

## Hybrid filter multispectral sensor with light flicker engine



Order code	Product version
VD6283TAB45/1	Red, green, blue, visible, IR, and clear

### Features

- Miniature optical module
  - 1.83 x 1.0 x 0.55 mm
  - Optical BGA, 6-balls, reflowable package
  - Operates with phone cover glass on top
- ALS operation with 6 independent channels
  - Advanced hybrid filters with high photo count response
  - Parallel sensing of all channels: red, green, blue, IR, clear, and visible
  - High dynamic range from 7 mLux to 36 kLux (green channel)
  - High sensitivity and low noise in low light conditions
- Light flicker extraction
  - Innovative readout architecture to extract AC light flicker signal
  - From 100 Hz to 2 kHz frequency detection, sine or square wave
  - Several extraction modes are available (analog or digital)
- Software driver provided by STMicroelectronics
- I<sup>2</sup>C interface up to 1 Mbit/s (fast mode plus)
- Perfectly suited for mobile applications
  - 1.8 V power supply
  - Low-power consumption
  - Operating temperature -30 to 85°C

### Applications

- True tone color-sensing IC for smartphone and smartwatch screen adjustments, camera white balance color assistance
- Lux and CCT measurement
- Light frequency extraction for flicker correction assistance

### Description


The VD6283TAB (1.83 x 1.0 x 0.55 mm) is the third version of ST's ambient light sensors with advanced light flicker extraction. Light measurement is fast and accurate thanks to an individual ADC and a readout for each color channel. The VD6283TAB uses hybrid color filters with precise responses which enhance the accuracy of the correlated color temperature (CCT) and Lux performance. The VD6283TAB can be used to assist camera white-balance in less than 30 ms.

With a patented architecture and a high-performance photodiode design, the VD6283TAB can extract light flickering frequencies to enhance camera experience, and avoid "banding effects" on videos or viewfinder modes. Additionally, the VD6283TAB is the only sensor able to extract different light flicker waveforms, including LED square signals that can run flicker operations simultaneously with ALS operations.

# 1 Product overview

**Table 1. Technical specifications**

Parameter	Value
Package type	Optical module with thin glass – 6 ball BGA
Product size	1.83 x 1.0 x 0.55 mm
Operating voltage	1.8 V typical (1.65 V to 1.95 V)
Operating temperature	-30 to 85°C
6 ALS channels	Red, visible, blue, green, IR, and clear
1 flicker channel	Flicker channel using any single channel from above (user selectable)
I <sup>2</sup> C	1 MHz fast mode plus compatible, default address = 0x40h (write)

**Figure 1. System block diagram (full options)**

**Table 2. VD6283TAB**

Channel number	Filter color
Channel 1	Red
Channel 2	Visible
Channel 3	Blue
Channel 4	Green
Channel 5	IR
Channel 6	Clear


**Table 3. Key functional parameters**

Parameter	Value
I <sup>2</sup> C	Fast mode (400 kHz) and fast mode plus (1 MHz) Programmable I <sup>2</sup> C address (see <a href="#">Section 3.4.2: I<sup>2</sup>C new device address</a> )
Channels	6 color channels with independent, parallel reading for ALS or flicker operations: red, visible, blue, green, IR, and clear. 1 dedicated fast channel for light flicker measurement 1 internal dark channel
ADC type	24 bit (16 bit + 8 bit, for high accuracy under low light)
Exposure time (EXTIME)	Integration time step size: 1.6 ms typical Number of integration steps: 1 to 1024 (1.6 ms to 1.6 s)
Readout time	ALS readout: 6 ms typical (fixed) for all channels together. This must be added to EXTIME for overall sensing operations. For example, EXTIME 24 ms and readout 6 ms -> 30 ms overall operation (33 Hz). AC flicker frequency: raw signal (PDM) is output continuously through GPIO1 or GPIO2.
Analog gain	15 programmable gains for high-dynamic range: 66x, 50x, 33x, 25x, 16x, 10x, 7.1x, 5x, 3.33x, 2.5x, 1.67x, 1.25x, 1x, 0.83x, 0.71x. Independent and selectable per channel
Intermeasurement period	256 steps of 20 ms (from 0 ms to 5.12 s)
Light flicker detection	Minimum frequency detection: 100 Hz
	<b>Output modes:</b> Mode 1 = digital PDM (pulse density modulation): in this mode, the host must input a main clock into GPIO2 to synchronize the data stream ( <a href="#">Figure 4. Application schematic, ALS, and flicker in digital PDM format (mode 1)</a> ). Mode 2 = analog format: in this mode, the PDM signal is routed out of GPIO2 and filtered by an external RC filter to get a continuous analog signal ( <a href="#">Figure 5. Application schematic, ALS, and flicker in analog format (mode 2)</a> ).
	FFT (Fast Fourier Transform) computation is required at host level for highest frequency detection accuracy. This is recommended for better screening of the light fundamental and harmonic extraction, especially with respect to multitone frequencies (combined light sources).

## 2 Ballout and application information

The figure below shows the ballout of the VD6283TAB (top view with balls down and silicon/glass up). The table below provides the ball description and voltages.

**Figure 2. Ballout (top view)**



**Table 4. Ball description**

Ball number	Signal name	Signal type	Typ. voltage	Description
A1	VDD	Supply	VDD	Supply, to be connected to the main supply
A2	SDA	Digital input/output		I <sup>2</sup> C serial data
A3	VSS	Ground	GND	To be connected to the main ground
B1	GPIO2	Digital input/output	VDD	Pulse-density modulation (PDM) input clock or AC flicker signal output (PDM data)
B2	GPIO1	Digital input/output		Interrupt output or AC flicker signal output (PDM data)
B3	SCL	Digital input		I <sup>2</sup> C serial clock

Figure 3. Application schematic, ALS operation only with interrupt handshake




Figure 4. Application schematic, ALS, and flicker in digital PDM format (mode 1)





Figure 5. Application schematic, ALS, and flicker in analog format (mode 2)



**Table 5. Recommended pull up resistors and SDA driver settings for I<sup>2</sup>C modes**

I <sup>2</sup> C mode	I <sup>2</sup> C bus capacitive load range (pF)	Pull up resistor R <sub>p</sub> (Ω)	SDA driver configuration (mA)
Standard and fast mode	10 - 115	1.65 k	SDA_DRV_CFG = '000' (4 mA) <u>or</u> SDA_DRV_CFG = '001' (8 mA) <u>or</u> SDA_DRV_CFG = '010' (12 mA) <u>or</u> SDA_DRV_CFG = '011' (16 mA)
	115 - 225	909	
	225 - 400	562	
Fast mode plus	13 - 35	1.62 k	SDA_DRV_CFG = '100' (20 mA)
	35 - 95	750	
	95 - 150	453	
	150 - 550	154	


## 3 System description

### 3.1 Functional description

The figure below shows the system level functional description. The host customer application controls the VD6283TAB device using a software (SW) driver API (application programming interface).

This software driver provides a set of high-level functions that allow the user to control the VD6283TAB without worrying about I<sup>2</sup>C register control. Such control includes: start/stop ALS sensing, color channel selection, activate AC flicker sensing and/or ALS sensing, set the exposure time or set the analog gain. This helps customer evaluation, software development, and prototype building.

**Figure 6. System functional description**



### 3.2 Sensing operation

The color channels can be individually enabled to optimize power consumption through the I<sup>2</sup>C (or software API):

- Up to 6 ALS channels can be read in parallel (ALS mode): red, visible, blue, green, IR, and clear channels can be enabled individually.
- Up to 5 ALS channels can be read in parallel, together with 1 flicker channel (ALS and flicker mode). The RGB - IR-visible channels can be sensed in ALS mode while AC flicker mode is configured with the clear channel. Note that in this configuration, the selected channel routed to the AC light flicker module (that is, clear) cannot provide an ALS value at the same time.

Exposure time (EXTIME) is defined by the user and is identical for all channels in ALS operation. EXTIME can be set from 1.6 ms up to 1.6 s. After each EXTIME duration, a fixed period of time of ~6 ms takes place to allow counts to be converted into digital information. This housekeeping time must be considered in the overall ALS speed framerate.

Individual analog gain (AGAIN) can be applied by the user for each channel, including the channel routed to the AC light flicker module.

### 3.3 Operating modes

The can stream the following data continuously: ALS color data over the I<sup>2</sup>C and raw flicker data over the GPIO1 or GPIO2 ball. Streaming starts when the host microcontroller sends a "start/stop" command. Then, the N-1 data measurements are automatically overwritten in the I<sup>2</sup>C registers with the latest N measurement batch.

The user can set an intermeasurement period through the software driver. This goes from 0 to 5.1 seconds, in steps of 20 ms (256 steps). This can be useful to reduce sensing frame rate and power consumption, without having the main microcontroller host awake during the intermeasurement period.

ALS and flicker sensing are totally independent and can be activated/stopped individually.

The can also work in a "continuous gated" way. Once measurement N is finished, the waits for the microcontroller handshake to carry on to measurement N+1. I<sup>2</sup>C data are not refreshed until the next acknowledgment, whilst the PDM data are still streaming over the GPIO1 or GPIO2 ball. The handshake mechanism is performed via I<sup>2</sup>C polling.

#### 3.3.1 Raw and calibration data

The VD6283 features an OTP memory bank to store calibration data. ST performs a light calibration of each individual channel in production. A calibration factor per channel is then stored in the VD6283 OTP memory. The user can retrieve both raw data and calibration data through the software driver.


### 3.3.2 Power up/Power down sequence

Following power up ( $t_{PU} = 0.03$  ms) of the VD6283TAB, some internal registers must be initialized before any mode (for example, ALS or Flicker) can operate. To ensure proper initialization of the sensor, one dedicated API function (STALS\_Init) is available in the VD6283TAB software driver and should be called right after power up. Before power down of the VD6283TAB, one dedicated API function (STALS\_Term) must be called. Note that the API function STALS\_Term should be called only before power down of the actual sensor.

### 3.3.3 24-bit/16-bit ADC readout

The VD6283TAB features a 24-bit ADC, which converts light information into digital format (counts). Each channel count data is proportional to channel irradiance. Note that the minimum reported irradiance level (guaranteed by design) is 0x000100.

Figure 7. 24-bit ADC readout vs. light level



At low light levels, the ADC data low byte (ALS\_CHx\_DATA\_L) is useful for improving sensing resolution. During nominal light conditions, the ALS\_CHx\_DATA\_L byte can be discarded and the application can read the 16 most significant bits of the ADC (ALS\_CHx\_DATA\_H and ALS\_CHx\_DATA\_M) using the software driver (16-bit ADC format).

### 3.3.4 Saturation

If an excessive light level is sensed by the VD6283TAB, a saturation condition may occur. Digital saturation defines the maximum channel count value software can read. This value is dependent on the exposure time programmed before the ALS operation started.

- If EXTIME is  $\leq 113$  ms, the saturation level is 910 counts/step
- If EXTIME is  $> 113$  ms, the saturation level is 65535 counts

Note: Values based on a 16-bit ADC format

Note: Step = 1.6 ms (see Table 16. ALS operating characteristics)

*Note:* To ensure correct functioning of user applications, it is recommended that the application software first checks that the VD6283TAB channels are not saturated. This should be done before the calibration data are used further (for example, for setting the AWB and CCT). In addition, it should be performed on VD6283TAB raw data.

### 3.3.5 AC light flicker extraction

The VD6283TAB features a digital module that extracts AC light signals (that is, flicker) based on analog readouts over time. The AC signal produced is then coded in PDM format. The clock selected for this modulation can be either the internal clock or an external clock fed over GPIO2.

This PDM signal can be output either on the GPIO1 or GPIO2 pins. This digital signal can be filtered externally to produce a baseband analog signal of the AC flicker (mode 2).

If an external clock is applied, the PDM output is available on GPIO1 only (mode 1). It is recommended to execute the AC flicker operation on a clear channel for better performance.

### 3.3.6 Flicker mapping configuration

Two configurations are available to output the PDM signal as described below

**Table 6. Flicker mapping configurations**

Configuration	GPIO1	GPIO2	PDM clock	External hardware	Host I/F
Mode 1	PDM	PDM_CLKin	External	None	SPI, PDM
Mode 2	Interrupt	PDM	Internal	RC filter	ADC

Mode 1 connects the VD6283TAB flicker signal to an external synchronous serial interface (i.e. SPI, PDM). The host sends a main clock signal for synchronization into GPIO2 and retrieves a PDM signal out of GPIO1 (Figure 4. Application schematic, ALS, and flicker in digital PDM format (mode 1)).

Mode 2 connects the VD6283TAB flicker signal to an ADC module (host or other). External RC filtering is required before connecting the ADC input (Figure 5. Application schematic, ALS, and flicker in analog format (mode 2)).

### 3.4 I<sup>2</sup>C interface


#### 3.4.1 I<sup>2</sup>C protocol description

Device control and data transfer are performed through an I<sup>2</sup>C serial communication interface. The I<sup>2</sup>C interface uses two signals: the serial data line (SDA) and serial clock line (SCL). Each device connected to the bus uses a unique address and a simple controller/target relationship exists.

Both SDA and SCL lines are connected to a positive supply voltage using pull-up resistors located on the host. Lines are only active when driven low. When no data is transmitted both lines are high.

Clock signal (SCL) generation is performed by the controller device. The controller device initiates data transfer. The I<sup>2</sup>C bus on the VD6283TAB has a maximum speed of 1 Mbit/s and the device supports a target address of 0x40 (or 0x20 in 7 bits).

**Figure 8. Data transfer protocol**



Information is exchanged in 8-bit packets (bytes) always followed by an acknowledge bit, Ac for VD6283TAB acknowledge and Am for controller acknowledge (host bus controller). The internal data are produced by sampling SDA at a rising edge of SCL. The external data must be stable during the high period of SCL. The exceptions to this are start (S) or stop (P) conditions when SDA falls or rises respectively, while SCL is high.

An I<sup>2</sup>C message contains a series of bytes preceded by a start condition and followed by either a stop or repeated start (another start condition but without a preceding stop condition) followed by another message. The first byte contains the device address and also specifies the data direction. If the least significant bit is low (that is, 0x40) the message is a controller write command to the target. If the LSB is set (that is, 0x41) then the message is a controller read command from the target.

**Figure 9. I<sup>2</sup>C device address**


MSBit							LSBit
0	1	0	0	0	0	0	R/W

All serial interface communications with the ambient light sensor must begin with a start condition. The sensor acknowledges reception of a valid address by driving the SDA line low. The state of the read/write bit (LSB of the address byte) is stored and the next byte of data, sampled from SDA, can be interpreted. During a write sequence, the second byte received provides an 8-bit index, which points to one of the internal 8-bit registers.

**Figure 10. Data format (write)**


As data are received by the target, they are written bit by bit to a serial/parallel register. After each data byte has been received by the target, an acknowledge is generated, the data are then stored in the internal register addressed by the current index.


During a read message, the contents of the register addressed by the current index are read out in the byte following the device address byte. The contents of this register are parallel loaded into the serial/parallel register and clocked out of the device by the falling edge of SCL.


**Figure 11. Data format (read)**


At the end of each byte, in both read and write message sequences, an acknowledge is issued by the receiving device (that is, the VD6283TAB for a write and the host for a read).

A message can only be terminated by the bus controller, either by issuing a stop condition or by a negative acknowledge (that is, not pulling the SDA line low) after reading a complete byte during a read operation.

The interface also supports auto-increment indexing. After the first data byte has been transferred, the index is automatically incremented by 1. The controller can therefore send data bytes continuously to the target until the target fails to provide an acknowledge or the controller terminates the write communication with a stop condition. If the auto-increment feature is employed, the controller does not have to send address indexes between each data byte.

**Figure 12. Data format (sequential write)**


**Figure 13. Data format (sequential read)**


### 3.4.2 I<sup>2</sup>C new device address

The VD6283TAB provides a feature to assign a new I<sup>2</sup>C device address, which should be used by the system implementer. The dedicated procedure below needs to be followed to reprogram the device address.

1. The device should be in the OFF state (that is, powered off) for more than 1 ms.
2. The host drives the GPIO1 signal to low state (that is, GND level).
3. Then, the system powers up the VD6283TAB.
4. After power-up time has elapsed ( $t_{pu} = 0.03$  ms), the host can send a valid I<sup>2</sup>C command with the desired new device address.
5. Finally, wait until the host can release the GPIO1 signal (that is, the host output should be set in high impedance).

The VD6283TAB I<sup>2</sup>C address is now changed and should be used as a reference address to communicate with the VD6283TAB.

- Note:* Once the VD6283TAB address is changed, any incoming I<sup>2</sup>C transactions with the default address (0x40) are ignored by the VD6283TAB.
- Note:* If the host attempts to change the VD6283TAB I<sup>2</sup>C address after the first I<sup>2</sup>C transaction is received, the device ignores such a request.
- Note:* The new I<sup>2</sup>C device address procedure should be repeated at each VD6283TAB power-up.
- Note:* During the VD6283TAB power-up phase, it is recommended to suspend any I<sup>2</sup>C transactions to avoid unwanted I<sup>2</sup>C device address assignment.
- Note:* The external pull-up resistor on GPIO1 is required to avoid unintended I<sup>2</sup>C device address assignment. Please refer to the recommended application schematics.

### 3.4.3 I<sup>2</sup>C interface timing characteristics

Timing characteristics are shown in the tables below. Refer to the figure below for parameters details.


**Table 7. I<sup>2</sup>C interface - timing characteristics for fast mode plus (1 MHz)**

Symbol	Parameter	Minimum	Typical	Maximum	Unit
F <sub>I<sup>2</sup>C</sub>	Operating frequency	0	—	1000	kHz
t <sub>LOW</sub>	Clock pulse width low	0.5	—	—	μs
t <sub>HIGH</sub>	Clock pulse width high	0.26	—	—	
t <sub>SP</sub>	Pulse width of spikes, which are suppressed by the input filter	—	—	50	ns
t <sub>BUF</sub>	Bus free time between transmissions	0.5	—	—	μs
t <sub>HD.STA</sub>	Start hold time	0.26	—	—	
t <sub>SU.STA</sub>	Start set-up time	0.26	—	—	
t <sub>HD.DAT</sub>	Data in hold time	0	—	0.9	ns
t <sub>SU.DAT</sub>	Data in set-up time	50	—	—	
t <sub>R</sub>	SCL/SDA rise time	—	—	120	ns
t <sub>F</sub>	SCL/SDA fall time	—	—	120	
t <sub>SU.STO</sub>	Stop set-up time	0.26	—	—	μs
t <sub>VD.DAT</sub>	Data valid time	—	—	0.4	
C <sub>i/o</sub>	Input/output capacitance (SDA)	—	—	10	pF
C <sub>in</sub>	Input capacitance (SCL)	—	—	4	
C <sub>L</sub>	Load capacitance	—	140	550	

**Table 8. I<sup>2</sup>C interface - timing characteristics for fast mode (400 kHz)**

Symbol	Parameter	Minimum	Typical	Maximum	Unit
F <sub>I<sup>2</sup>C</sub>	Operating frequency	0	—	400	kHz
t <sub>LOW</sub>	Clock pulse width low	1.3	—	—	μs
t <sub>HIGH</sub>	Clock pulse width high	0.6	—	—	
t <sub>SP</sub>	Pulse width of spikes, which are suppressed by the input filter	—	—	50	ns
t <sub>BUF</sub>	Bus free time between transmissions	1.3	—	—	μs
t <sub>HD.STA</sub>	Start hold time	0.6	—	—	
t <sub>SU.STA</sub>	Start set-up time	0.6	—	—	
t <sub>HD.DAT</sub>	Data in hold time	0	—	0.9	ns
t <sub>SU.DAT</sub>	Data in set-up time	100	—	—	
t <sub>R</sub>	SCL/SDA rise time	—	—	250	ns
t <sub>F</sub>	SCL/SDA fall time	—	—	250	
t <sub>SU.STO</sub>	Stop set-up time	0.6	—	—	μs
t <sub>VD.DAT</sub>	Data valid time	—	—	0.8	
C <sub>i/o</sub>	Input/output capacitance (SDA)	—	—	10	pF
C <sub>in</sub>	Input capacitance (SCL)	—	—	4	

Symbol	Parameter	Minimum	Typical	Maximum	Unit
$C_L$	Load capacitance	—	125	400	pF

**Figure 14. I<sup>2</sup>C timing characteristics**



All timings are measured from either  $V_{IL}$  or  $V_{IH}$ .

### 3.5 Pulse density modulation (PDM) interface

**Table 9. PDM timing characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$T_{clk}$	PDM input clock period	95	—	—	ns
$T_{rise}$	PDM input clock rise time	—	—	5	
$T_{fall}$	PDM input clock fall time	—	—	5	
Duty cycle	PMD input clock duty cycle	40	50	60	%
$T_{den}$	Data enabled on PDMDATA line	—	—	20	ns
$T_{ddis}^{(1)}$	Data disabled on PDMDATA line	20	—	—	

1. Guaranteed by design

**Figure 15. PDM timing waveforms**


## 4 VD6283TAB registers

### 4.1 Disclaimer

The VD6283TAB register descriptions are for information only. Unless otherwise stated, the VD6283TAB registers should be accessed only through the VD6283TAB software driver provided by STMicroelectronics.

### 4.2 I<sup>2</sup>C interface register map

This section describes in detail all the user-accessible device registers.

**Table 10. Register summary**

Address	Register name
0x00	DEVICE_ID
0x01	REVISION_ID
0x02	INTERRUPT_CTRL
0x03	ALS_CTRL
0x04	ALS_PERIOD
0x06	ALS_CH1_DATA_H
0x07	ALS_CH1_DATA_M
0x08	ALS_CH1_DATA_L
0x0A	ALS_CH2_DATA_H
0x0B	ALS_CH2_DATA_M
0x0C	ALS_CH2_DATA_L
0x0E	ALS_CH3_DATA_H
0x0F	ALS_CH3_DATA_M
0x10	ALS_CH3_DATA_L
0x12	ALS_CH4_DATA_H
0x13	ALS_CH4_DATA_M
0x14	ALS_CH4_DATA_L
0x16	ALS_CH5_DATA_H
0x17	ALS_CH5_DATA_M
0x18	ALS_CH5_DATA_L
0x1A	ALS_CH6_DATA_H
0x1B	ALS_CH6_DATA_M
0x1C	ALS_CH6_DATA_L
0x1D	ALS_EXPOSURE_M
0x1E	ALS_EXPOSURE_L
0x25	ALS_GAIN_CH1
0x26	ALS_GAIN_CH2
0x27	ALS_GAIN_CH3
0x28	ALS_GAIN_CH4
0x29	ALS_GAIN_CH5
0x2A	ALS_GAIN_CH6
0x2D	CHANNEL6_ENABLE

Address	Register name
0x2E	ALS_CHANNEL_ENABLE
0x31	AC_MODE_CTRL
0x32	PEDESTAL_VALUE
0x3C	SDA_DRV_CFG
0x41	GPIO1_DRV_CFG
0x5A	VD6283_OTP_STATUS
0x58	VD6283_OTP_CTRL1

### 4.3 I<sup>2</sup>C interface register description

#### 4.3.1 Device identification register

7	6	5	4	3	2	1	0
DEV_ID[7:0]							
R							

**Address:** 0x00  
**Type:** R  
**Reset:** 0x70  
**Description:** DEVICE\_ID

[7:0]	DEV_ID: VD6283TAB device identification
-------	---

#### 4.3.2 Silicon revision identification register

7	6	5	4	3	2	1	0
REV_ID[7:0]							
R							

**Address:** 0x01  
**Type:** R  
**Reset:** 0xBD  
**Description:** REVISION\_ID

[7:0]	REV_ID: VD6283TAB silicon revision identification
-------	---

### 4.3.3 Interrupt control register

7	6	5	4	3	2	1	0
RESERVED						INTR_ST	CLR_INTR
R/W						R	R/W

**Address:** 0x02  
**Type:** R/W  
**Reset:** 0x00  
**Description:** INTERRUPT\_CTRL

[1]	INTR_ST: interrupt status 1: no interrupt has been triggered or the last interrupt has not cleared
[0]	CLR_INTR: clear interrupt flag (handshake mechanism) INTR_ST interrupt flag is cleared by CLR_INTR = '1' followed by CLR_INTR = '0'

#### 4.3.4 ALS control register

7	6	5	4	3	2	1	0
RESERVED					ALS_CONT[1:0]		ALS_EN
R/W					R/W		R/W

**Address:** 0x03  
**Type:** R/W  
**Reset:** 0x00  
**Description:** ALS\_CTRL

[2:1]	<p>ALS_CONT: ALS continuous mode selection</p> <p>00: ALS mode 1: single ALS measurement request</p> <p>01: reserved</p> <p>11: ALS mode 3: continuous ALS measurement request defined by ALS_PERIOD with handshake mechanism from host.</p>
[0]	<p>ALS_EN: enable ALS operation</p> <p>0: ALS operation is stopped (i.e. idle)</p> <p>1: ALS operation started with ALS_CONT mode</p>

**4.3.5 ALS period register**

7	6	5	4	3	2	1	0
ALS_IM_PER[7:0]							
R/W							

**Address:** 0x04  
**Type:** R/W  
**Reset:** 0x00  
**Description:** ALS\_PERIOD

[7:0]	ALS_IM_PER: inter-measurement period LSB = 20.5 ms Min = 0 ms and Max = 5.22 s
-------	--

**4.3.6 ALS channel 1 data register**

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ALS_CH1_DATA_H[7:0]								ALS_CH1_DATA_M[7:0]								ALS_CH1_DATA_L[7:0]							
R																							

**Address:** 0x06 to 0x08  
**Type:** R  
**Reset:** 0x00  
**Description:** ALS\_CH1\_DATA

[23:16]	ALS_CH1_DATA_H: ALS channel 1 data high byte
[15:18]	ALS_CH1_DATA_M: ALS channel 1 data medium byte
[7:0]	ALS_CH1_DATA_L: ALS channel 1 data low byte

### 4.3.7 ALS channel 2 data register

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ALS_CH2_DATA_H[7:0]								ALS_CH2_DATA_M[7:0]								ALS_CH2_DATA_L[7:0]							
R																							

**Address:** 0x0A to 0x0C

**Type:** R

**Reset:** 0x00

**Description:** ALS\_CH2\_DATA

[23:16]	ALS_CH2_DATA_H: ALS channel 2 data high byte
[15:8]	ALS_CH2_DATA_M: ALS channel 2 data medium byte
[7:0]	ALS_CH2_DATA_L: ALS channel 2 data low byte

### 4.3.8 ALS channel 3 data register

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ALS_CH3_DATA_H[7:0]								ALS_CH3_DATA_M[7:0]								ALS_CH3_DATA_L[7:0]							
R																							

**Address:** 0x0E to 0x10

**Type:** R

**Reset:** 0x00

**Description:** ALS\_CH3\_DATA

[23:16]	ALS_CH3_DATA_H: ALS channel 3 data high byte
[15:8]	ALS_CH3_DATA_M: ALS channel 3 data medium byte
[7:0]	ALS_CH3_DATA_L: ALS channel 3 data low byte

### 4.3.9 ALS channel 4 data register

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ALS_CH4_DATA_H[7:0]								ALS_CH4_DATA_M[7:0]								ALS_CH4_DATA_L[7:0]							
R																							

**Address:** 0x12 to 0x14  
**Type:** R  
**Reset:** 0x00  
**Description:** ALS\_CH4\_DATA

[23:16]	ALS_CH4_DATA_H: ALS channel 4 data high byte
[15:8]	ALS_CH4_DATA_M: ALS channel 4 data medium byte
[7:0]	ALS_CH4_DATA_L: ALS channel 4 data low byte

### 4.3.10 ALS channel 5 data register

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ALS_CH5_DATA_H[7:0]								ALS_CH5_DATA_M[7:0]								ALS_CH5_DATA_L[7:0]							
R																							

**Address:** 0x16 to 0x18  
**Type:** R  
**Reset:** 0x00  
**Description:** ALS\_CH5\_DATA

[23:16]	ALS_CH5_DATA_H: ALS channel 5 data high byte
[15:8]	ALS_CH5_DATA_M: ALS channel 5 data medium byte
[7:0]	ALS_CH5_DATA_L: ALS channel 5 data low byte

**4.3.11 ALS channel 6 data register**

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ALS_CH6_DATA_H[7:0]								ALS_CH6_DATA_M[7:0]								ALS_CH6_DATA_L[7:0]							
R																							

**Address:** 0x1A to 0x1C

**Type:** R

**Reset:** 0x00

**Description:** ALS\_CH6\_DATA

[23:16]	ALS_CH6_DATA_H: ALS channel 6 data high byte
[15:8]	ALS_CH6_DATA_M: ALS channel 6 data medium byte
[7:0]	ALS_CH6_DATA_L: ALS channel 6 data low byte

**4.3.12 ALS exposure register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									EXTIME[9:0]						
R/W															

**Address:** 0x1D to 0x1E

**Type:** R/W

**Reset:** 0x0032

**Description:** ALS\_EXPOSURE

[9:0]	EXTIME: exposure time = (EXTIME[9:0] + 1) x 16384/Fosc Fosc = 10.24 MHz Default value = 80 ms (min. = 1.6 ms and max. = 1.6 s)
-------	--

### 4.3.13 ALS gain channel 1 register

7	6	5	4	3	2	1	0
RESERVED			AGAIN[3:0]				
R/W							

**Address:** 0x25  
**Type:** R/W  
**Reset:** 0x00  
**Description:** ALS\_GAIN\_CH1

[3:0]	<p>AGAIN: channel1 analog gain</p> <p>0000: reserved</p> <p>0001: AGAIN = 66.6x</p> <p>0010: AGAIN = 50x</p> <p>0011: AGAIN = 33x</p> <p>0100: AGAIN = 25x</p> <p>0101: AGAIN = 16x</p> <p>0110: AGAIN = 10x</p> <p>0111: AGAIN = 7.1x</p> <p>1000: AGAIN = 5x</p> <p>1001: AGAIN = 3.33x</p> <p>1010: AGAIN = 2.5x</p> <p>1011: AGAIN = 1.67x</p> <p>1100: AGAIN = 1.25x</p> <p>1101: AGAIN = 1x</p> <p>1110: AGAIN = 0.83x</p> <p>1111: AGAIN = 0.71x</p>
-------	---

#### 4.3.14 ALS gain channel 2 register

7	6	5	4	3	2	1	0
RESERVED			AGAIN[3:0]				
R/W							

**Address:** 0x26

**Type:** R/W

**Reset:** 0x00

**Description:** ALS\_GAIN\_CH2

[3:0] AGAIN: channel2 analog gain

0000: reserved

0001: AGAIN = 66.6x

0010: AGAIN = 50x

0011: AGAIN = 33x

0100: AGAIN = 25x

0101: AGAIN = 16x

0110: AGAIN = 10x

0111: AGAIN = 7.1x

1000: AGAIN = 5x

1001: AGAIN = 3.33x

1010: AGAIN = 2.5x

1011: AGAIN = 1.67x

1100: AGAIN = 1.25x

1101: AGAIN = 1x

1110: AGAIN = 0.83x

1111: AGAIN = 0.71x

### 4.3.15 ALS gain channel 3 register

7	6	5	4	3	2	1	0
RESERVED			AGAIN[3:0]				
R/W							

**Address:** 0x27

**Type:** R/W

**Reset:** 0x00

**Description:** ALS\_GAIN\_CH3

[3:0] AGAIN: channel3 analog gain

0000: reserved

0001: AGAIN = 66.6x

0010: AGAIN = 50x

0011: AGAIN = 33x

0100: AGAIN = 25x

0101: AGAIN = 16x

0110: AGAIN = 10x

0111: AGAIN = 7.1x

1000: AGAIN = 5x

1001: AGAIN = 3.33x

1010: AGAIN = 2.5x

1011: AGAIN = 1.67x

1100: AGAIN = 1.25x

1101: AGAIN = 1x

1110: AGAIN = 0.83x

1111: AGAIN = 0.71x

### 4.3.16 ALS gain channel 4 register

7	6	5	4	3	2	1	0
RESERVED			AGAIN[3:0]				
R/W							

**Address:** 0x28  
**Type:** R/W  
**Reset:** 0x00  
**Description:** ALS\_GAIN\_CH4

[3:0]	AGAIN: channel4 analog gain 0000: reserved 0001: AGAIN = 66.6x 0010: AGAIN = 50x 0011: AGAIN = 33x 0100: AGAIN = 25x 0101: AGAIN = 16x 0110: AGAIN = 10x 0111: AGAIN = 7.1x 1000: AGAIN = 5x 1001: AGAIN = 3.33x 1010: AGAIN = 2.5x 1011: AGAIN = 1.67x 1100: AGAIN = 1.25x 1101: AGAIN = 1x 1110: AGAIN = 0.83x 1111: AGAIN = 0.71x
-------	--

### 4.3.17 ALS gain channel 5 register

7	6	5	4	3	2	1	0
RESERVED			AGAIN[3:0]				
R/W							

**Address:** 0x29  
**Type:** R/W  
**Reset:** 0x00  
**Description:** ALS\_GAIN\_CH5

[3:0]	<p>AGAIN: channel5 analog gain</p> <p>0000: reserved</p> <p>0001: AGAIN = 66.6x</p> <p>0010: AGAIN = 50x</p> <p>0011: AGAIN = 33x</p> <p>0100: AGAIN = 25x</p> <p>0101: AGAIN = 16x</p> <p>0110: AGAIN = 10x</p> <p>0111: AGAIN = 7.1x</p> <p>1000: AGAIN = 5x</p> <p>1001: AGAIN = 3.33x</p> <p>1010: AGAIN = 2.5x</p> <p>1011: AGAIN = 1.67x</p> <p>1100: AGAIN = 1.25x</p> <p>1101: AGAIN = 1x</p> <p>1110: AGAIN = 0.83x</p> <p>1111: AGAIN = 0.71x</p>
-------	---

### 4.3.18 ALS gain channel 6 register

7	6	5	4	3	2	1	0
RESERVED			AGAIN[3:0]				
R/W							

**Address:** 0x2A  
**Type:** R/W  
**Reset:** 0x00  
**Description:** ALS\_GAIN\_CH6

[3:0]	<p>AGAIN: channel6 analog gain</p> <p>0000: reserved</p> <p>0001: AGAIN = 66.6x</p> <p>0010: AGAIN = 50x</p> <p>0011: AGAIN = 33x</p> <p>0100: AGAIN = 25x</p> <p>0101: AGAIN = 16x</p> <p>0110: AGAIN = 10x</p> <p>0111: AGAIN = 7.1x</p> <p>1000: AGAIN = 5x</p> <p>1001: AGAIN = 3.33x</p> <p>1010: AGAIN = 2.5x</p> <p>1011: AGAIN = 1.67x</p> <p>1100: AGAIN = 1.25x</p> <p>1101: AGAIN = 1x</p> <p>1110: AGAIN = 0.83x</p> <p>1111: AGAIN = 0.71x</p>
-------	---

### 4.3.19 Channel 6 enable register

7	6	5	4	3	2	1	0
RESERVED							CH6_EN
R/W							

**Address:** 0x2D  
**Type:** R/W  
**Reset:** 0x00  
**Description:** CHANNEL6\_ENABLE

[0]	CH6_EN: channel6 operation activation 0: Channel6 is disabled 1: Channel6 is enabled
-----	--

### 4.3.20 ALS channel enable register

7	6	5	4	3	2	1	0
RESERVED			ALS_CH_EN[4:0]				
R/W							

**Address:** 0x2E  
**Type:** R/W  
**Reset:** 0x00  
**Description:** ALS\_CHANNEL\_ENABLE

[4:0]	ALS_CH_EN: ALS channel [1..5] operation 00000: no channel enabled 00001: enables channel 1 00010: enables channel 2 00100: enables channel 3 01000: enables channel 4 10000: enables channel 5 11111: all channels [1..5] enabled
-------	--

### 4.3.21 AC mode control register

7	6	5	4	3	2	1	0
0	PEDESTAL_DIS	PDM_CLK_SEL	AC_OUT_SEL		AC_CH_SEL[2:0]		AC_FREQEXT_EN
R/W							

**Address:** 0x31  
**Type:** R/W  
**Reset:** 0x00  
**Description:** AC\_MODE\_CTRL

[6]	<p>Pedestal feature enable/disable:            0: pedestal feature enabled (default)            1: pedestal feature disabled</p>
[5]	<p>PDM clock input selection:            0: VD6283TAB internal clock used to sync the PDM signal (default)            1: external clock connected to GPIO2: used to synchronize the PDM signal (host)</p>
[4]	<p>AC_OUT_SEL: AC flicker signal output selection            0: PDM data output on GPIO1 MUX (default)            1: PDM data output on GPIO2</p>
[3:1]	<p>Flicker operation channel selection:            000: no channel selected (default)            001: ALS channel 6 selected            010: ALS channel 1 selected            011: ALS channel 2 selected            100: ALS channel 3 selected            101: ALS channel 4 selected            110: ALS channel 5 selected</p>
[0]	<p>Flicker frequency extractor:            0: flicker frequency extractor feature disabled (default)            1: flicker frequency extractor feature enabled</p>

**4.3.22 Pedestal value register**

7	6	5	4	3	2	1	0
RESERVED					PDST_VAL[2:0]		
R/W							

**Address:** 0x32  
**Type:** R/W  
**Reset:** 0x05  
**Description:** PEDESTAL\_VALUE

[2:0]	Read/write of the pedestal value (applies for flicker operation only). Recommended pedestal value = 3
-------	--

### 4.3.23 SDA driver configuration register

7	6	5	4	3	2	1	0
RESERVED				SDA_LOAD	SDA_DRV[2:0]		
R/W							

**Address:** 0x3C  
**Type:** R/W  
**Reset:** 0x09  
**Description:** SDA\_DRV\_CFG

[3]	SDA capacitive load line: 0: <95 pF 1: >95 pF (default)
[2:0]	SDA_DRV configures the SDA driver output current capability: 000: output driver 1 value (lowest) 001: output driver 2 value (default) 010: output driver 3 value 011: output driver 4 value 100: output driver 5 value (recommended for I <sup>2</sup> C fast mode plus)

**4.3.24 GPIO1 driver configuration register**

7	6	5	4	3	2	1	0
RESERVED						GPIO1_CFG[1:0]	
R/W							

**Address:** 0x41  
**Type:** R/W  
**Reset:** 0x00  
**Description:** GPIO1\_DRV\_CFG

[1:0]	GPIO1_CFG: GPIO1 driver configuration 00: open drain output (default value) 01: push-pull output 10: output analog via series resistor (200 Ohms) 11: reserved
-------	--

**4.3.25 OTP status**

7	6	5	4	3	2	1	0
RESERVED				OTP2_DATA_READY	RESERVED	OTP1_DATA_READY	RESERVED
R							

**Address:** 0x5A  
**Type:** R  
**Reset:** 0x00  
**Description:** VD6283\_OTP\_STATUS

[7:4]	Reserved
[3]	OTP2_DATA_READY <ul style="list-style-type: none"> <li>• 0: OTP block 2 transfer not complete or data not valid.</li> <li>• 1: OTP block 2 data ready.</li> </ul>
[2]	Reserved
[1]	OTP1_DATA_READY <ul style="list-style-type: none"> <li>• 0: OTP block 2 transfer not complete or data not valid.</li> <li>• 1: OTP block 2 data ready.</li> </ul>
[0]	Reserved

**Data-ready condition**

The OTP data are considered valid when both OTP1\_DATA\_READY (bit 1) and OTP2\_DATA\_READY (bit 3) of the VD6283\_OTP\_STATUS register are set to 1.

### 4.3.26 OTP control

7	6	5	4	3	2	1	0
RESERVED							OTP_TRIG
R/W							

**Address:** 0x58  
**Type:** R/W  
**Reset:** 0x00  
**Description:** VD6283\_OTP\_CTRL1

[7:1]	Reserved
[0]	OTP_TRIG: OTP window update trigger <ul style="list-style-type: none"> <li>• Writing 0 to this bit starts the internal transfer of the factory OTP contents into the OTP read window.</li> <li>• Other values are reserved and must not be used.</li> </ul>

**Note:** *Typical usage is to write 0x00 to VD6283\_OTP\_CTRL1 once, then poll VD6283\_OTP\_STATUS until the OTP data-ready bits are set.*

## 5 Absolute maximum ratings, operating conditions and electrostatic discharge (ESD) values

### 5.1 Absolute maximum ratings

**Table 11. Absolute maximum ratings**

Parameters	Min.	Typ.	Max.	Unit
VDD	-0.5	—	2.5	V
SDA, SCL, GPIO1, GPIO2	-0.5		2.5	

Stresses above those listed in the table above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 5.2 Recommended operating conditions

**Table 12. Recommended operating conditions**

Parameter	Min.	Typ.	Max.	Unit
Voltage (VDD)	1.65	1.8	1.95	V
IO	1.65	1.8	1.95	
Temperature (normal operating)	-30	25	85	°C
Storage temperature	-40	—	125	

### 5.3 Electrostatic discharge (ESD)

The VD6283TAB is compliant with the ESD values presented in the table below.

**Table 13. ESD values**

Parameter	Specification	Conditions	Max. value	Unit
Human body model	JS001 2024	25°C, 1500 Ω, 100 pF	±2000	V
Charge device model <sup>(1)</sup>	JS002 2025	25°C	±500	

1. For information only. The final package contributes to CDM performance. Consequently, STMicroelectronics cannot guarantee CDM performances in final packages.

## 6 Electrical characteristics

The table gives an overview of the VD6283TAB current consumption in different operating states.

**Table 14. Current consumption in different operating states**

Parameter	Min.	Typ.	Max.	Unit
Idle (no I <sup>2</sup> C activity)	—	3	5	μA
Intermeasurement		5	10	
ALS only 1 channel		350	400	
ALS only 5 channels		450	500	
Flicker only 1 channel		640	800	
ALS + flicker 5 channels + 1 channel simultaneously		760	850	

*Note:* All current consumption values include silicon process variations.

*Note:* In ambient light, temperature and voltage are at nominal conditions (25°C and 1.8 V).

*Note:* The flicker operation is performed as shown in Figure 5. Application schematic, ALS, and flicker in analog format (mode 2).

One possible application use is given in the figure below.


**Figure 16. ALS only, single shot mode**



**Figure 17. Continuous ALS operation with intermeasurement = 0 ms**



**Figure 18. Continuous ALS operation with intermeasurement > 0 ms**



**Table 15. Digital I/O electrical characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Unit	
GPIO1/GPIO2						
$V_{IL}$	Low level input voltage	—	—	$0.3 * V_{DD}$	V	
$V_{IH}$	High level input voltage	$0.7 * V_{DD}$		—		
$V_{OL}$	Low level output voltage (IOUT = 4 mA)	—		0.4		
$V_{OH}$	High level output voltage (IOUT = 4 mA)	$V_{DD} - 0.4$		—		
I <sup>2</sup> C interface (SDA/SCL)						
$V_{IL}$	Low level input voltage	-0.5	—	$0.3 * V_{DD}$	V	
$V_{IH}$	High level input voltage	$0.7 * V_{DD}$		$V_{DD} + 0.5$		
$V_{OL}$	Low level output voltage (IOUT = 2 mA in standard and fast modes)	—		$0.2 * V_{DD}$		
$I_{OL1}$	Low level output current 1, SDA_DRV_CFG = '000', $V_{OL} = 0.4$ V	4		—	—	mA
$I_{OL2}$	Low level output current 2, SDA_DRV_CFG = '001', $V_{OL} = 0.4$ V	8				
$I_{OL3}$	Low level output current 3, SDA_DRV_CFG = '010', $V_{OL} = 0.4$ V	12				
$I_{OL4}$	Low level output current 4, SDA_DRV_CFG = '011', $V_{OL} = 0.4$ V	16				
$I_{OL5}^{(1)}$	Low level output current 5, SDA_DRV_CFG = '100', $V_{OL} = 0.4$ V	20				
$I_{L/IH}$	Leakage current, $V_{DD} = 0$ V, $0.1 * V_{DD} < V_{IL} < 0.9 * V_{DD}$	-10		10	$\mu$ A	

1. Recommended value for I<sup>2</sup>C fast mode plus. Refer to Table 5. Recommended pull up resistors and SDA driver settings for I<sup>2</sup>C modes

## 7 ALS and flicker performances

**Table 16. ALS operating characteristics**

Parameter	Conditions	Min.	Typ.	Max.	Unit	
Exposure time	EXTIME step size	1.52	1.6	1.68	ms	
	Number of EXTIME steps overall, 1.6 ms to 1.6 s	1		1024	Steps	
Inter measurement period	IM step size		20		ms	
	Number of IM steps overall, 20 ms to 5.12 s	1		256	Steps	
ADC count value	Minimum reported irradiance level	24-bit ADC readout	—	256	—	Counts
		16-bit ADC readout (w/o low byte)	—	1	—	
	EXTIME = 0x001 to 0x047 (1.6 ms to 113.6 ms)	24-bit ADC readout	0		233045	Counts/ steps
		16-bit ADC readout (w/o low byte)	0		910	
	EXTIME = 0x048 to 0x3FF (115.2 ms to 1.6 s)	24-bit ADC readout	0		16777215	Counts
		16-bit ADC readout (w/o low byte)	0		65535	
Gain scaling (relative to 1x)	AGAIN = 0.7x	0.7	0.71	0.74	—	
	AGAIN = 0.8x	0.82	0.83	0.85		
	AGAIN = 1x	0.99	1.00	1.01		
	AGAIN = 1.25x	1.25	1.25	1.27		
	AGAIN = 1.7x	1.66	1.68	1.69		
	AGAIN = 2.5x	2.49	2.52	2.54		
	AGAIN = 3.3x	3.31	3.36	3.38		
	AGAIN = 5x	4.97	5.04	5.08		
	AGAIN = 7.1x	7	7.17	7.27		
	AGAIN = 10x	9.73	10.07	10.23		
	AGAIN = 16x	16.04	16.76	17.18		
	AGAIN = 25x	23.83	25.1	26.2		
	AGAIN = 33.3x	31.35	33.3	35.07		
	AGAIN = 50x	45.67	50.12	54.39		
AGAIN = 66.6x	59.2	66.78	73.01			
ALS readout RMS noise	16-bit ADC readout AGAIN = 16x, EXTIME = 24 ms Clear channel Tamb = 25 °C, VDD = 1.8 V Irradiance = 40 μW/cm <sup>2</sup>			0.25	Counts	
Minimum detectable light level <sup>(1)</sup>	AGAIN = 66x, EXTIME = 113.6 ms Clear channel <sup>(2)</sup>			0.0015	Lux	
	AGAIN = 66x, EXTIME = 113.6 ms Green channel <sup>(2)</sup>			0.007		

Parameter	Conditions	Min.	Typ.	Max.	Unit
Maximum light level <sup>(1)</sup>	AGAIN = 0.7x, EXTIME = 1.6 ms Clear channel <sup>(2)</sup>	6209			Lux
	AGAIN = 0.7x, EXTIME = 1.6 ms, Green channel <sup>(2)</sup>	36802			
Dark count noise <sup>(1)</sup>	Irradiance = 0 $\mu$ W/m <sup>2</sup> (i.e. total dark) AGAIN = 66x, EXTIME = 100 ms Tamb = 25°C		0	2	Counts

1. Based on five typical parts characterization (these values are provided for information purpose)

2. D65 vs visible light source

**Table 17. Flicker operating characteristics**

Unless otherwise stated, the flicker characteristics below are valid under the following host conditions: Flicker channel = Clear, Configuration mode 1 (SPI) or mode 2 (ADC), FFT method, 300 ms data capture time.


Parameter	Conditions	Min.	Typ.	Max.	Unit
PDM input clock	External PDM clock frequency	2	5	10	MHz
	External PDM clock duty cycle	40	50	60	%
Percent flicker ranges	White LED, 4000 K (DC level) from 1 to 5 Lux	20		100	%
	White LED, 4000 K (DC level) from 5 to 4000 Lux	3		100	
AC flicker frequency detection range	For above percent flicker ranges	100		2000	Hz
AC flicker frequency detection accuracy	Frequency range = 100 Hz to 2000 Hz Light waveform = square (PWM)		1	3.3	%
	Frequency range = 100 Hz / 120 Hz Light waveform = sine wave		1	3.3	

## 8 Optical characteristics

### 8.1 Photodiode matrix

The sensing matrix is 25 photodiodes in total (5x5).

Figure 19. VD6283TAB



**Figure legends:**

- B = blue
- R = red
- G = green
- I = IR
- VIS = visible
- C = clear photodiode (no filter)
- D = dark channel

## 8.2 Channel sensitivity

Unless otherwise stated:  $T_{amb} = 25^{\circ}\text{C}$ , typical supply (VDD) voltage = 1.8 V, and EXTIME = 50 ms. ST performs a light calibration of every part in production, with individual adjustment of counts into the product memory. A calibration factor is stored in the VD6283TAB OTP memory and calibrated data can be retrieved through the software driver.

**Table 18. Clear channel**

Parameter	Conditions	Min.	Typ.	Max.	Unit
Clear channel, irradiance responsivity before calibration	White LED (CCT = 4000 K) 16-bit ADC readout AGAIN = 5x	48.48	60.60	72.72	Counts/( $\mu\text{W}/\text{cm}^2$ )
Clear channel, irradiance responsivity after calibration		54.54	60.60	66.66	

**Table 19. Visible channel**

Parameter	Conditions	Min.	Typ.	Max.	Unit
Visible channel, irradiance responsivity before calibration	White LED (CCT = 4000 K) 16-bit ADC readout AGAIN = 10x	42.56	53.20	63.85	Counts/( $\mu\text{W}/\text{cm}^2$ )
Visible channel, irradiance responsivity after calibration		47.88	53.20	58.53	

**Table 20. Red channel**

Parameter	Conditions	Min.	Typ.	Max.	Unit
Red channel, irradiance responsivity before calibration	White LED (CCT = 4000 K) 16-bit ADC readout AGAIN = 10x	16.27	20.34	24.41	Counts/( $\mu\text{W}/\text{cm}^2$ )
Red channel, irradiance responsivity after calibration		18.31	20.34	22.38	

**Table 21. Green channel**

Parameter	Conditions	Min.	Typ.	Max.	Unit
Green channel, irradiance responsivity before calibration	White LED (CCT = 4000 K) 16-bit ADC readout AGAIN = 10x	21.12	26.40	31.68	Counts/( $\mu\text{W}/\text{cm}^2$ )
Green channel, irradiance responsivity after calibration		23.76	26.40	29.04	

**Table 22. Blue channel**

Parameter	Conditions	Min.	Typ.	Max.	Unit
Blue channel, irradiance responsivity before calibration	White LED (CCT = 4000 K) 16-bit ADC readout AGAIN = 10x	9.46	11.83	14.20	Counts/( $\mu\text{W}/\text{cm}^2$ )
Blue channel, irradiance responsivity after calibration		10.65	11.83	13.01	

**Table 23. IR channel**

Parameter	Conditions	Min.	Typ.	Max.	Unit
IR channel, irradiance responsivity before calibration	IR LED ( $\lambda_P = 850 \text{ nm}$ ) 16-bit ADC readout AGAIN = 10x	63.48	79.35	95.22	Counts/( $\mu\text{W}/\text{cm}^2$ )
IR channel, irradiance responsivity after calibration		71.41	79.35	87.28	


*Note:* Irradiance measurements are performed with an R203 radiometer RFF-Cos filter in the ST laboratories.

*Note:* The main characteristic of white LED is a nominal color temperature of 4000 K (reference: L130-4080001400001).

*Note:* The main characteristics of IR LED are: peak wavelength of  $\lambda_P = 850 \text{ nm}$ , and spectral half width  $\Delta\lambda_{IR} = 30 \text{ nm}$  (reference: MTE8600MT).


### 8.3 Spectral response

Figure 20.




### 8.4 Angular response

Figure 21.



9 Outline drawings

Figure 22. Outline drawing - FoV 60 °



ITEM NO.	PART NUMBER	QTY.
1	VD6283 Glass	1
2	VD6283 Silicon	1
3	VD6283 Solderball	6
4	VD6283 Cone	1

Interpret drawing per  
ISO 9001  
SMD Angle Projection  
Tolerances, unless otherwise stated  
Linear:  $\pm 0.05$   
Angular:  $\pm 1$  degrees

This drawing and the information within this document are the property of STMicroelectronics and are not to be distributed, copied, or used in any manner other than that for which STMicroelectronics has given prior written permission.

Material: Fresh

Drawn:   
Date: 12/06/2020   
Drawing Number:   
Title: STMicroelectronics - Imaging Division

ALL DIMENSIONS IN mm Do Not Scale Scale: 90:1   
Sheet: 1 Of 3   
Title: VD6283 - Bare Module

Figure 23. Outline drawing - FoV 90 °





Figure 24. Outline drawing - FoV 120 °



## 10 Package information



To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 10.1 ECOPACK®2

The VD6283TAB is an ECOPACK® grade 2 product.

### 10.2 Tape and reel outline drawing

Figure 25. Tape and reel



*Note:* The drawing above is proposed. The dimensions may vary slightly from the actual carrier.

### 10.3 Optical BGA 6-ball reflowable package information

Figure 26. Optical BGA 6-ball reflowable package outline





Table 24. Optical BGA 6-ball reflowable mechanical data

Ref.	Symbol	Dimension ( $\mu\text{m}$ )		
		Min.	Typ.	Max.
Package body dimension X	A	1807	1832	1857
Package body dimension Y	B	983	1008	1033
Package height	C	495	555	615
Ball height	C1	90	120	150
Package body thickness	C2	390	435	480
Thickness of glass surface to wafer	C3	285	305	325
Ball diameter	D	170	200	230
Total ball count	N		6	
Ball count X-axis	N1		3	
Ball count Y-axis	N2		2	
Ball pitch X-axis	J1		450	
Ball pitch Y-axis	J2		450	
Edge-to-ball center distance along X	S1	436	466	496
Edge-to-ball center distance along Y	S2	249	279	309

Figure 27. Visual anti-rotation mark



### 10.4 Solder ball information

Figure 28. Solder ball information




Table 25. Solder ball information

Layer	Material		Dimensions (µm)		
			Min.	Typ.	Max.
Solder ball	SAC305	Sn = 96.5%	170	200	230
		Ag = 3%			
		Cu = 0.5%			
UBM	NiAu		—	200	—
Metal pad	CuAl		—	—	—

## 10.5 PCB layout and stencil drawing

Figure 29. PCB layout





Figure 30. PCB stencil drawing



Note: The above PCB stencil drawing is recommended in ST. However, it is permissible to work with a different stencil drawing in the production line.

## 10.6 Lead-free solder reflow process

The table and figure below show the recommended and maximum values for the solder profile. Customers will have to tune the reflow profile depending on the PCB, solder paste, and material used. We expect customers to follow the “recommended” reflow profile, which is specifically tuned for the VD6283TAB package. For any reason, if a customer must perform a reflow profile which is different from the “recommended” one (especially peak >240°C), this new profile must be qualified by the customer at their own risk. In any case, the profile has to be within the “maximum” profile limit described in the figure below.


**Table 26. Recommended soldering profile**

Parameters	Recommended	Maximum	Units
Minimum temperature ( $T_{Smin}$ )	100	150	°C
Maximum temperature ( $T_{Smax}$ )	180	200	°C
Time $t_s$ ( $T_{Smin}$ to $T_{Smax}$ )	80	60-120	s
Temperature ( $T_L$ )	180	217	°C
Time ( $t_L$ )	110	60-150	s
Ramp up	1.5	3	°C/s
Temperature ( $T_{p-10}$ )	230	250	°C
Time (as index)	—	30	s
Ramp up	0.5	3	°C/s
Peak temperature ( $T_p$ )	240	260	°C
Time to peak	220	480	s
Ramp down (peak to $T_L$ )	-2	-6	°C/s

*Note:* The temperature mentioned in the above table is measured on top of the VD6283TAB package.

*Note:* The VD6283TAB can sustain up to three passes maximum through the recommended solder reflow profile.

**Figure 31. Soldering profile**



## 10.7 Handling and storage precautions

### 10.7.1 Part handling

The parts must be handled with non-marring ESD safe carbon, plastic, or teflon tweezers. Ranging modules are susceptible to damage or contamination. The customer is advised to use a clean assembly process after removing the tape from the parts, and until a protective cover glass is mounted.

### 10.7.2 Moisture sensitivity level

Moisture sensitivity for the VD6283TAB is level 3 (MSL) as described in IPC/JEDEC JSTD-020-F.

### 10.7.3 Storage temperature conditions

**Table 27. Recommended storage conditions**

Parameter	Min.	Typ.	Max.	Unit
Storage temperature	-40	23	125	°C

## 11 Ordering information

**Table 28. Order codes**

Order code	Package	Comment
VD6283TAB45/1	Optical WLCSP BGA 6-ball	Red, green, blue, IR, clear, and visible

## 12 Acronyms and abbreviations

**Table 29. Acronyms and abbreviations**

Acronym/abbreviation	Definition
ALS	ambient light sensing
AWB	auto white balance
CCT	correlated color temperature
CWL	central wavelength
ESD	electrostatic discharge
EWS	electrical wafer sort
FFT	fast Fourier transform
FoV	field of view
FWHM	full width at half maximum
I <sup>2</sup> C	inter-integrated circuit (serial bus)
LUT	lookup table
OTP	one-time programmable
PCB	printed circuit board
PDM	pulse density modulation
RMS	root mean square
UBM	under bump metallurgy
VCSEL	Vertical-cavity surface-emitting laser

## Revision history

**Table 30. Document revision history**

Date	Version	Changes
14-Feb-2025	1	Initial release.
22-May-2025	2	Section 8.2: Channel sensitivity: Added min and max values.
06-Mar-2026	3	<p>Replaced terms: master and slave.</p> <p>Added Figure 17. Continuous ALS operation with intermeasurement = 0 ms and Figure 18. Continuous ALS operation with intermeasurement &gt; 0 ms.</p> <p>Added Section 4.3.25: OTP status and Section 4.3.26: OTP control</p> <p>Section 7: ALS and flicker performances: Updated Table 16. ALS operating characteristics footnote 1.</p> <p>Section 4.2: I<sup>2</sup>C interface register map: Updated Table 10. Register summary by adding addresses and register names.</p> <p>Section 8.2: Channel sensitivity: Updated tables' values.</p> <p>Section 5.3: Electrostatic discharge (ESD): Updated Table 13. ESD values' specification column.</p> <p>Section 10.7.2: Moisture sensitivity level: Updated values.</p>
16-Mar-2026	4	First public release

## Contents

<b>1</b>	<b>Product overview</b> .....	<b>2</b>
<b>2</b>	<b>Ballout and application information</b> .....	<b>4</b>
<b>3</b>	<b>System description</b> .....	<b>7</b>
<b>3.1</b>	Functional description .....	7
<b>3.2</b>	Sensing operation .....	7
<b>3.3</b>	Operating modes .....	7
<b>3.3.1</b>	Raw and calibration data .....	7
<b>3.3.2</b>	Power up/Power down sequence .....	8
<b>3.3.3</b>	24-bit/16-bit ADC readout .....	8
<b>3.3.4</b>	Saturation .....	8
<b>3.3.5</b>	AC light flicker extraction .....	9
<b>3.3.6</b>	Flicker mapping configuration .....	9
<b>3.4</b>	I <sup>2</sup> C interface .....	10
<b>3.4.1</b>	I <sup>2</sup> C protocol description .....	10
<b>3.4.2</b>	I <sup>2</sup> C new device address .....	12
<b>3.4.3</b>	I <sup>2</sup> C interface timing characteristics .....	13
<b>3.5</b>	Pulse density modulation (PDM) interface .....	14
<b>4</b>	<b>VD6283TAB registers</b> .....	<b>15</b>
<b>4.1</b>	Disclaimer .....	15
<b>4.2</b>	I <sup>2</sup> C interface register map .....	15
<b>4.3</b>	I <sup>2</sup> C interface register description .....	17
<b>4.3.1</b>	Device identification register .....	17
<b>4.3.2</b>	Silicon revision identification register .....	17
<b>4.3.3</b>	Interrupt control register .....	18
<b>4.3.4</b>	ALS control register .....	19
<b>4.3.5</b>	ALS period register .....	20
<b>4.3.6</b>	ALS channel 1 data register .....	20
<b>4.3.7</b>	ALS channel 2 data register .....	21
<b>4.3.8</b>	ALS channel 3 data register .....	21
<b>4.3.9</b>	ALS channel 4 data register .....	22
<b>4.3.10</b>	ALS channel 5 data register .....	22
<b>4.3.11</b>	ALS channel 6 data register .....	23
<b>4.3.12</b>	ALS exposure register .....	23
<b>4.3.13</b>	ALS gain channel 1 register .....	24
<b>4.3.14</b>	ALS gain channel 2 register .....	25

4.3.15	ALS gain channel 3 register	26
4.3.16	ALS gain channel 4 register	27
4.3.17	ALS gain channel 5 register	28
4.3.18	ALS gain channel 6 register	29
4.3.19	Channel 6 enable register	30
4.3.20	ALS channel enable register	31
4.3.21	AC mode control register	32
4.3.22	Pedestal value register	33
4.3.23	SDA driver configuration register	34
4.3.24	GPIO1 driver configuration register	35
4.3.25	OTP status	35
4.3.26	OTP control	36
<b>5</b>	<b>Absolute maximum ratings, operating conditions and electrostatic discharge (ESD) values</b>	<b>37</b>
5.1	Absolute maximum ratings	37
5.2	Recommended operating conditions	37
5.3	Electrostatic discharge (ESD)	37
<b>6</b>	<b>Electrical characteristics</b>	<b>38</b>
<b>7</b>	<b>ALS and flicker performances</b>	<b>40</b>
<b>8</b>	<b>Optical characteristics</b>	<b>42</b>
8.1	Photodiode matrix	42
8.2	Channel sensitivity	43
8.3	Spectral response	45
8.4	Angular response	45
<b>9</b>	<b>Outline drawings</b>	<b>46</b>
<b>10</b>	<b>Package information</b>	<b>49</b>
10.1	ECOPACK®2	49
10.2	Tape and reel outline drawing	49
10.3	Optical BGA 6-ball reflowable package information	50
10.4	Solder ball information	51
10.5	PCB layout and stencil drawing	52
10.6	Lead-free solder reflow process	54
10.7	Handling and storage precautions	55
10.7.1	Part handling	55
10.7.2	Moisture sensitivity level	55
10.7.3	Storage temperature conditions	55



**11** Ordering information .....56

**12** Acronyms and abbreviations .....57

Revision history .....58

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers’ market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved