

Single channel high-side driver with analog current sense for 48 V automotive applications



HPAK

Features

Description	Parameter	Value
Max. transient supply voltage	V_{CC}	60 V
Operating voltage range	V_{CC}	8 to 54 V
Typ. on-state resistance (per channel)	R_{ON}	16 m Ω
Current limitation (typ.)	I_{LIM}	70 A
Off-state supply current	I_S	45 μ A ⁽¹⁾

1. Typical value with all loads connected.

- AEC-Q100 qualified 
- General
 - Very low standby current
 - 3.0 V CMOS compatible input
 - Optimized electromagnetic emission
 - Very low electromagnetic susceptibility
 - Compliant with European directive 2002/95/EC
 - Fault reset standby pin (FR_Stby)
 - Optimized for LED application
- Diagnostic functions
 - Proportional load current sense
 - Current sense precision for wide range currents
 - Off-state open-load detection
 - Output short to V_{CC} detection
 - Overload and short to ground latch-off
 - Thermal shutdown latch-off
 - Very low current sense leakage
- Protections
 - Undervoltage shutdown
 - Overvoltage clamp
 - Load current limitation
 - Self limiting of fast thermal transients
 - Protection against loss of ground and loss of V_{CC}
 - Thermal shutdown
 - Electrostatic discharge protection

Applications

- All types of resistive, inductive and capacitive loads

Product status link
VN5HV16AH-E

Product summary	
Order code	VN5HV16AH-E
Package	HPAK
Packing	Tube
Order code	VN5HV16AHTR-E
Package	HPAK
Packing	Tape and reel

Description

The VN5HV16AH-E is a device made using STMicroelectronics VIPower technology, intended for driving resistive or inductive loads with one side connected to ground. Active V_{CC} pin voltage clamp protects the device against low energy spikes.

The device integrates an analog current sense, which delivers a current proportional to the load current.

Fault conditions such as overload, overtemperature, or short to V_{CC} are reported via the current sense pin.


Output current limitation protects the device in overload conditions. The device latches off in case of overload or thermal shutdown.

The device is reset by a low level pass on the fault reset standby pin.

A permanent low level on the inputs and on the fault reset standby pin disables all outputs and sets the device in standby mode.

1 Block diagram and pin description

Figure 1. Block diagram




GADG220820231132GT

Table 1. Pin function

Name	Function
V _{CC}	Battery connection
OUT	Power output
GND	Ground connection
IN	Voltage controlled input pin with hysteresis, CMOS compatible. It controls output switch state
CS	Analog current sense pin, it delivers a current proportional to the load current
FR_Stby	In case of latch-off for overtemperature/overcurrent condition, a low pulse on the FR_Stby pin is needed to reset the channel. The device enters in standby mode if all inputs and the FR_Stby pin are low

Figure 2. Configuration diagram (top view)



GAPGCFT00653


Table 2. Suggested connections for unused and not connected pins

Connection/pin	Current sense	NC	Output	Input	FR_Stby
Floating	Not allowed	X ⁽¹⁾	X	X	X
To ground	Through 10 kΩ resistor	X	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

1. X: do not care.

2 Electrical specification

Figure 3. Current and voltage conventions



GAPGCFT00195

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the [Table 3](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions reported in this section for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter		Value	Unit
V_{CC}	DC supply voltage		60	V
I_{OUT}	DC output current		Internally limited	A
I_{IN}	DC input current		0 to 10	mA
I_{FR_Stby}	Fault reset standby DC input current		0 to 1.5	mA
$V_{CSSENSE}$	Current sense maximum voltage		$(V_{CC} - 60)$ to V_{CC}	V
E_{MAX}	Maximum switching energy ($T_{Jstart} = 150\text{ }^{\circ}\text{C}$; $I_{OUT} = I_{limL} (typ.)$)		390	mJ
L_{smax}	Maximum stray inductance in short circuit condition ($R_L = 100\text{ m}\Omega$, $V_{BAT} = 54\text{ V}$, $T_{Jstart} = 150\text{ }^{\circ}\text{C}$, $I_{OUT} = I_{limH} (max.)$)		10	μH
V_{ESD}	Electrostatic discharge (human body model: $R = 1.5\text{ k}\Omega$, $C = 100\text{ pF}$)	IN	4000	V
		CS	2000	
		FR_Stby	4000	
		OUT	5000	
		V_{CC}	5000	
	Charge device model (CDM-AEC-Q100-011)		750	
T_J	Operating junction temperature range		-40 to 150	$^{\circ}\text{C}$
T_{stg}	Storage temperature range		-55 to 150	$^{\circ}\text{C}$

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	1.5	°C/W
R_{thJA}	Thermal resistance, junction-to-ambient	See Figure 15	°C/W

2.3 Electrical characteristics

8 V < V_{CC} < 54 V, -40 °C < T_J < 150 °C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		8	48	54	V
V_{USD}	Undervoltage shutdown			3.5	5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
R_{ON}	On-state resistance	$I_{OUT} = 5\text{ A}$, $T_J = 25\text{ °C}$		16		mΩ
		$I_{OUT} = 5\text{ A}$, $T_J = 150\text{ °C}$			32	
V_{clamp}	Clamp voltage	$I_S = 20\text{ mA}$	60	64	70	V
I_S	Supply current	Off-state, $V_{CC} = 48\text{ V}$, $T_J = 25\text{ °C}$, $V_{IN} = V_{OUT} = V_{SENSE} = 0\text{ V}$, $V_{FR_Stby} = 0\text{ V}$		45 ⁽¹⁾	70	μA
		On-state, $V_{CC} = 48\text{ V}$, $T_J = 25\text{ °C}$, $V_{IN} = 5\text{ V}$, $I_{OUT} = 0\text{ A}$		3.5	4.7	mA
$I_{L(off1)}$	Off-state output current	$V_{IN} = V_{OUT} = 0\text{ V}$, $V_{CC} = 48\text{ V}$, $T_J = 25\text{ °C}$	0	0.01	3	μA
		$V_{IN} = V_{OUT} = 0\text{ V}$, $V_{CC} = 48\text{ V}$, $T_J = 125\text{ °C}$	0		5	

1. Power MOSFET leakage included.

Table 6. Switching ($V_{CC} = 48\text{ V}$, $T_J = 25\text{ °C}$)


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$R_L = 9.6\text{ Ω}$		54		μs
$t_{d(off)}$	Turn-off delay time	$R_L = 9.6\text{ Ω}$		64		μs
$(dV_{OUT}/dt)_{(on)}$	Turn-on voltage slope	$R_L = 9.6\text{ Ω}$		1.66		V/μs
$(dV_{OUT}/dt)_{(off)}$	Turn-off voltage slope	$R_L = 9.6\text{ Ω}$		1.63		V/μs
$W_{ON}^{(1)}$	Switching energy losses during t_{won}	$R_L = 9.6\text{ Ω}$		2.8		mJ
$W_{OFF}^{(1)}$	Switching energy losses during t_{woff}	$R_L = 9.6\text{ Ω}$		1.5		mJ

1. Parameter specified by design and evaluated by characterization, not tested in production.


Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level voltage			-	0.9	V
I_{IL}	Low level input current	$V_{IN} = 0.9\text{ V}$	1	-		μA
V_{IH}	Input high level voltage		2.1	-		V
I_{IH}	High level input current	$V_{IN} = 2.1\text{ V}$		-	10	μA
$V_{I(hyst)}$	Input hysteresis voltage		0.25	-		V
V_{ICL}	Input clamp voltage	$I_{IN} = 1\text{ mA}$, $V_{CC} = 48\text{ V}$	5.5	-	7	V
$V_{FR_Stby_L}$	Fault_reset_standby low level voltage			-	0.9	V
$I_{FR_Stby_L}$	Low level fault_reset_standby current	$V_{FR_Stby} = 0.9\text{ V}$	1	-		μA
$V_{FR_Stby_H}$	Fault_reset_standby high level voltage		2.1	-		V
$I_{FR_Stby_H}$	High level fault_reset_standby current	$V_{FR_Stby} = 2.1\text{ V}$		-	10	μA
$V_{FR_Stby(hyst)}$	Fault_reset_standby hysteresis voltage		0.25	-		V
$V_{FR_Stby_CL}$	Fault_reset_standby clamp voltage	$I_{FR_Stby} = 15\text{ mA}$ (10 ms), $V_{CC} = 48\text{ V}$	11	-	15	V
$t_{reset}^{(1)}$	Overload latch-off reset time	See Figure 4	2	-	24	μs
t_{stby}	Standby delay	See Figure 5	120	-	1200	μs

1. Parameter specified by design and evaluated by characterization, not tested in production.

Figure 4. t_{reset} definition


GAPGCFT000112

Figure 5. t_{stby} definition


GAPGCFT000111

Table 8. Protections and diagnostics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{limH}	DC short circuit current	$V_{CC} = 48\text{ V}$	43	70	96	A
		$5\text{ V} < V_{CC} < 54\text{ V}$			96	
I_{limL}	Short circuit current during thermal cycling	$V_{CC} = 48\text{ V}$, $T_R < T_J < T_{TSD}$		18		A
$T_{TSD}^{(1)}$	Shutdown temperature		150	175	200	°C
$T_R^{(1)}$	Reset temperature		$T_{RS} + 1$	$T_{RS} + 5$		°C
$T_{RS}^{(1)}$	Thermal reset of status		135			°C
$T_{HYST}^{(1)}$	Thermal hysteresis ($T_{TSD} - T_R$)			7		°C
V_{DEMAG}	Turn-off output voltage clamp	$I_{OUT} = 2\text{ A}$, $V_{IN} = 0\text{ V}$, $L = 6\text{ mH}$	$V_{CC} - 60$	$V_{CC} - 64$	$V_{CC} - 70$	V
V_{ON}	Output voltage drop limitation	$I_{OUT} = 500\text{ mA}$, $T_J = -40\text{ °C to }150\text{ °C}$		25		mV

1. Parameter specified by design and evaluated by characterization, not tested in production.

Table 9. Current sense ($8\text{ V} < V_{CC} < 54\text{ V}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$dK_{LED}/K_{LEDTOT}^{(1)}$	Current sense ratio drift	$I_{OUT} = 12\text{ mA to }100\text{ mA}$, $I_{OUTCAL} = 50\text{ mA}$, $V_{SENSE} = 0.5\text{ V}$, $T_J = -40\text{ °C to }150\text{ °C}$	-50		50	%
K_0	I_{OUT}/I_{SENSE}	$I_{OUT} = 100\text{ mA}$, $V_{SENSE} = 0.5\text{ V}$, $T_J = -40\text{ °C to }150\text{ °C}$	780	5005	11880	
$dK_0/K_0^{(1)}$	Current sense ratio drift	$I_{OUT} = 100\text{ mA}$, $V_{SENSE} = 0.5\text{ V}$, $T_J = -40\text{ °C to }150\text{ °C}$	-21		32	%
K_1	I_{OUT}/I_{SENSE}	$I_{OUT} = 0.6\text{ A}$, $V_{SENSE} = 1\text{ V}$, $T_J = -40\text{ °C to }150\text{ °C}$	2010	4910	8500	
		$I_{OUT} = 0.6\text{ A}$, $V_{SENSE} = 1\text{ V}$, $T_J = 25\text{ °C to }150\text{ °C}$	2550		7500	
$dK_1/K_1^{(1)}$	Current sense ratio drift	$I_{OUT} = 0.6\text{ A}$, $V_{SENSE} = 1\text{ V}$, $T_J = -40\text{ °C to }150\text{ °C}$	-21		23	%

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K_2	I_{OUT}/I_{SENSE}	$I_{OUT} = 1.6 \text{ A}$, $V_{SENSE} = 1 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	2480	4550	7320	
		$I_{OUT} = 1.6 \text{ A}$, $V_{SENSE} = 1 \text{ V}$, $T_J = 25^\circ\text{C}$ to 150°C	2710		5900	
$dK_2/K_2^{(1)}$	Current sense ratio drift	$I_{OUT} = 1.6 \text{ A}$, $V_{SENSE} = 1 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	-26		21	%
K_3	I_{OUT}/I_{SENSE}	$I_{OUT} = 2.4 \text{ A}$, $V_{SENSE} = 2 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	2475	4190	6775	
		$I_{OUT} = 2.4 \text{ A}$, $V_{SENSE} = 2 \text{ V}$, $T_J = 25^\circ\text{C}$ to 150°C	2820		5750	
$dK_3/K_3^{(1)}$	Current sense ratio drift	$I_{OUT} = 2.4 \text{ A}$, $V_{SENSE} = 2 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	-19		24	%
K_4	I_{OUT}/I_{SENSE}	$I_{OUT} = 3 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	2415	4130	6510	
		$I_{OUT} = 3 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = 25^\circ\text{C}$ to 150°C	3050		5450	
$dK_4/K_4^{(1)}$	Current sense ratio drift	$I_{OUT} = 3 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	-16		22	%
K_5	I_{OUT}/I_{SENSE}	$I_{OUT} = 4.2 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	2760	4150	5930	
		$I_{OUT} = 4.2 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = 25^\circ\text{C}$ to 150°C	3400		5275	
$dK_5/K_5^{(1)}$	Current sense ratio drift	$I_{OUT} = 4.2 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	-13		16	%
K_6	I_{OUT}/I_{SENSE}	$I_{OUT} = 20 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	3855	4200	4690	
$dK_6/K_6^{(1)}$	Current sense ratio drift	$I_{OUT} = 20 \text{ A}$, $V_{SENSE} = 4 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	-5		5	%
$dK/K_{bulb1(TOT)}^{(1)}$	Current sense ratio drift	$I_{OUT} = 1.6 \text{ A}$ to 4.2 A , $I_{OUTCAL} = 3 \text{ A}$; $V_{SENSE} = 4 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	-22		35	%
$dK/K_{bulb2(TOT)}^{(1)}$		$I_{OUT} = 0.6 \text{ A}$ to 2.4 A , $I_{OUTCAL} = 1.2 \text{ A}$, $V_{SENSE} = 2 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	-31		33	%
I_{SENSE0}	Analog sense leakage current	$I_{OUT} = 0 \text{ A}$, $V_{SENSE} = 0 \text{ V}$, $V_{IN} = 0 \text{ V}$, $V_{CC} = 48 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	0		6	μA
		$I_{OUT} = 0 \text{ A}$, $V_{SENSE} = 0 \text{ V}$, $V_{IN} = 5 \text{ V}$, $V_{CC} = 48 \text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C	0		6	
V_{SENSE}	Max analog sense output voltage	$I_{OUT} = 20 \text{ A}$, $R_{SENSE} = 3.9 \text{ k}\Omega$	5			V
V_{SENSEH}	Analog sense output voltage in fault condition ⁽²⁾	$V_{CC} = 48 \text{ V}$, $R_{SENSE} = 3.9 \text{ k}\Omega$		8		V
I_{SENSEH}	Analog sense output current in fault condition ⁽²⁾	$V_{CC} = 48 \text{ V}$, $V_{SENSE} = 5 \text{ V}$		9	12	mA
$t_{DSENSE2H}$	Delay response time from rising edge of INPUT pin	$V_{SENSE} < 4 \text{ V}$, $0.5 \text{ A} < I_{OUT} < 5 \text{ A}$, $I_{SENSE} = 90\%$ of $I_{SENSE \text{ max.}}$, (see Figure 6)		300	600	μs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$\Delta t_{\text{DSENSE2H}}$	Delay response time between rising edge of output current and rising edge of current sense	$V_{\text{SENSE}} < 4 \text{ V}$, $I_{\text{SENSE}} = 90\% \text{ of } I_{\text{SENSEMAX}}$, $I_{\text{OUT}} = 90\% \text{ of } I_{\text{OUTMAX}}$, $I_{\text{OUTMAX}} = 5 \text{ A}$ (see Figure 10)			450	μs
t_{DSENSE2L}	Delay response time from falling edge of INPUT pin	$V_{\text{SENSE}} < 4 \text{ V}$, $0.5 \text{ A} < I_{\text{OUT}} < 5 \text{ A}$, $I_{\text{SENSE}} = 10\% \text{ of } I_{\text{SENSE max.}}$ (see Figure 6)		3	20	μs

1. Specified by design, not tested in production.
2. Fault condition includes: power limitation, overtemperature and open-load in off-state condition.

Table 10. Current sense ($36 \text{ V} < V_{\text{CC}} < 54 \text{ V}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$\frac{dK_{\text{LED}}}{K_{\text{LEDTOT}}}^{(1)}$	Current sense ratio drift	$I_{\text{OUT}} = 12 \text{ mA to } 100 \text{ mA}$, $I_{\text{OUTCAL}} = 50 \text{ mA}$, $V_{\text{SENSE}} = 0.5 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	-50		50	%
K_0	$I_{\text{OUT}}/I_{\text{SENSE}}$	$I_{\text{OUT}} = 100 \text{ mA}$, $V_{\text{SENSE}} = 0.5 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	780	5005	11800	
$dK_0/K_0^{(1)}$	Current sense ratio drift	$I_{\text{OUT}} = 100 \text{ mA}$, $V_{\text{SENSE}} = 0.5 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	-21		32	%
K_1	$I_{\text{OUT}}/I_{\text{SENSE}}$	$I_{\text{OUT}} = 0.6 \text{ A}$, $V_{\text{SENSE}} = 1 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	2010	4910	8030	
		$I_{\text{OUT}} = 0.6 \text{ A}$, $V_{\text{SENSE}} = 1 \text{ V}$, $T_J = 25 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	2550		7000	
$dK_1/K_1^{(1)}$	Current sense ratio drift	$I_{\text{OUT}} = 0.6 \text{ A}$, $V_{\text{SENSE}} = 1 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	-21		23	%
K_2	$I_{\text{OUT}}/I_{\text{SENSE}}$	$I_{\text{OUT}} = 1.6 \text{ A}$, $V_{\text{SENSE}} = 1 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	2480	4550	7215	
		$I_{\text{OUT}} = 1.6 \text{ A}$, $V_{\text{SENSE}} = 1 \text{ V}$, $T_J = 25 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	2710		5500	
$dK_2/K_2^{(1)}$	Current sense ratio drift	$I_{\text{OUT}} = 1.6 \text{ A}$, $V_{\text{SENSE}} = 1 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	-26		21	%
K_3	$I_{\text{OUT}}/I_{\text{SENSE}}$	$I_{\text{OUT}} = 2.4 \text{ A}$, $V_{\text{SENSE}} = 2 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	2475	4190	6695	
		$I_{\text{OUT}} = 2.4 \text{ A}$, $V_{\text{SENSE}} = 2 \text{ V}$, $T_J = 25 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	3000		5000	
$dK_3/K_3^{(1)}$	Current sense ratio drift	$I_{\text{OUT}} = 2.4 \text{ A}$, $V_{\text{SENSE}} = 2 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	-19		24	%
K_4	$I_{\text{OUT}}/I_{\text{SENSE}}$	$I_{\text{OUT}} = 3 \text{ A}$, $V_{\text{SENSE}} = 4 \text{ V}$, $T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	2415	4130	6325	
		$I_{\text{OUT}} = 3 \text{ A}$, $V_{\text{SENSE}} = 4 \text{ V}$, $T_J = 25 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	3150		5100	
$dK_4/K_4^{(1)}$	Current sense ratio drift	$I_{\text{OUT}} = 3 \text{ A}$, $V_{\text{SENSE}} = 4 \text{ V}$,	-16		22	%


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
		$T_J = -40\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$				
K_5	I_{OUT}/I_{SENSE}	$I_{OUT} = 4.2\text{ A}, V_{SENSE} = 4\text{ V}, T_J = -40\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	2760	4150	5700	
		$I_{OUT} = 4.2\text{ A}, V_{SENSE} = 4\text{ V}, T_J = 25\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	3400		4900	
$dK_5/K_5^{(1)}$	Current sense ratio drift	$I_{OUT} = 4.2\text{ A}, V_{SENSE} = 4\text{ V}, T_J = -40\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	-13		16	%
K_6	I_{OUT}/I_{SENSE}	$I_{OUT} = 20\text{ A}, V_{SENSE} = 4\text{ V}, T_J = -40\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	3855	4200	4640	
$dK_6/K_6^{(1)}$	Current sense ratio drift	$I_{OUT} = 20\text{ A}, V_{SENSE} = 4\text{ V}, T_J = -40\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	-5		5	%
$dK/K_{bulb1(TOT)}^{(1)}$	Current sense ratio drift	$I_{OUT} = 1.6\text{ A to } 4.2\text{ A}, I_{OUTCAL} = 3\text{ A}; V_{SENSE} = 4\text{ V}, T_J = -40\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	-22		35	%
$dK/K_{bulb2(TOT)}^{(1)}$		$I_{OUT} = 0.6\text{ A to } 2.4\text{ A}, I_{OUTCAL} = 1.2\text{ A}, V_{SENSE} = 2\text{ V}, T_J = -40\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	-31		33	%

1. Specified by design, not tested in production.

Table 11. Open-load detection ($V_{FR_Stby} = 5\text{ V}$)


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{OL}	Open-load off-state voltage detection threshold	$V_{IN} = 0\text{ V}, 8\text{ V} < V_{CC} < 54\text{ V}$	2.2	-	4.2	V
t_{DSTKON}	Output short circuit to V_{CC} detection delay at turn off	See Figure 7	180	-	1800	μs
$I_{L(off2)}$	Off-state output current at $V_{OUT} = 4.2\text{ V}$	$V_{IN} = 0\text{ V}, V_{SENSE} = 0\text{ V}, V_{CC} = 48\text{ V}, V_{OUT}$ rising from 0 V to 4.2 V	-120	-	0	μA
t_{d_vol}	Delay response from output rising edge to V_{SENSE} rising edge in open-load	$V_{OUT} = 4.2\text{ V}, V_{IN} = 0\text{ V}, V_{SENSE} = 90\% \text{ of } V_{SENSEH}, R_{SENSE} = 3.9\text{ k}\Omega$		-	20	μs
t_{DFRSTK_ON}	Output short circuit to V_{CC} detection delay at FR_Stby activation	See Figure 9, Input = low		-	50	μs

Figure 6. Current sense delay characteristics




GAPGCFT000117

Figure 7. Open-load off-state delay timing




GAPGCFT000113

Figure 8. Switching characteristics




GAPGCFT000114

Figure 9. Output stuck to V_{CC} detection delay time at FR_Stby activation




GAPGCFT00038


Figure 10. Delay response time between rising edge of output current and rising edge of current sense



GAPGCFT000115

Figure 11. Output voltage drop limitation


AG00074V1

Figure 12. Device behavior in overload condition


- 1: OUTPUT and CS controlled by IN
 - 2: FAULT_RESET from '0' to '1' → no action on CS pin
 - 3: overload latch-off. IN high → CS high
 - 4: FAULT_RESET low AND Temp channel < overload_reset → overload latch reset after t_{reset}
 - 4 to 5: FAULT_RESET low AND IN high → thermal cycling, CS high
 - 5: FAULT_RESET high → latch-off reset disabled
 - 6 to 7: overload event and FAULT_RESET high → latch-off, no thermal cycling
 - 7 to 8: overload diagnostic disabled/enabled by the input
 - 8: overload latch-off reset by FAULT_RESET
- (*) OVERLOAD = thermal shutdown OR power limitation


GAPGCF000116

Table 12. Truth table

Conditions	Fault reset standby	Input	Output	Sense
Standby	L	L	X	0
Normal operation	X	L	L	0
	X	H	H	Nominal
Overload	X	L	L	0
	X	H	H	> Nominal
Overtemperature/short to ground	X	L	L	0
	L	H	Cycling	V _{SENSEH}
	H	H	Latched	V _{SENSEH}
Undervoltage	X	X	L	0
Short to V _{BAT}	L	L	H	0
	H	L	H	V _{SENSEH}
	X	H	H	< Nominal
Open-load off-state (with pull-up)	L	L	H	0
	H	L	H	V _{SENSEH}
	X	H	H	0
Negative output voltage clamp	X	L	Negative	0

3 Application information

Figure 13. Application schematic



GAPGCFT000119

3.1 MCU I/Os protection

If a ground protection network is used and negative transient is present on the V_{CC} line, the control pins are pulled negative. ST suggests that a resistor (R_{prot}) has to be inserted in line to prevent the microcontroller I/Os pins from latching-up.

The value of these resistors is a compromise between the leakage current of the microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation: R_{prot} range calculation

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -600 \text{ V}$ and $I_{latchup} \geq 20 \text{ mA}$; $V_{OH\mu C} \geq 4.5 \text{ V}$


$$30 \text{ k}\Omega \leq R_{prot} \leq 190 \text{ k}\Omega.$$

Recommended R_{prot} value is 56 k Ω .

4 Package and PCB thermal data

4.1 HPAK thermal data

Figure 14. HPAK PCB



Layout condition of R_{th} and Z_{th} measurements (board finish thickness 1.6 mm $\pm$ 10%, board double layer, board dimension 78x86, board material FR4, Cu thickness 0.070 mm (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm $\pm$ 0.08 mm, Cu thickness on vias 0.025 mm, footprint dimension 6.4 mm x 7 mm).

Figure 15. R_{thJA} vs PCB copper area in open box free air condition






Figure 16. HPAK thermal impedance junction ambient single pulse



GAPGCFT00813

Figure 17. Thermal fitting model of a single channel HSD in HPAK



GAPGCFT00280

The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Equation: pulse calculation formula

$$Z_{th\delta} = R_{th} \cdot \delta + Z_{thtp} (1 - \delta)$$

where $\delta = t_p/T$

Table 13. Thermal parameters


Area/island (cm ²)	Footprint	4	8
R1 (°C/W)	0.1		
R2 (°C/W)	0.5		
R3 (°C/W)	2		
R4 (°C/W)	8		
R5 (°C/W)	28	22	14
R6 (°C/W)	31	25	18
C1 (W.s/°C)	0.01		
C2 (W.s/°C)	0.05		
C3 (W.s/°C)	0.2		
C4 (W.s/°C)	0.4		
C5 (W.s/°C)	0.8	1.4	3
C6 (W.s/°C)	3	6	9

5 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

5.1 HPAK package information

Figure 18. HPAK package dimensions




GAPGCFT00134_Rev8

Table 14. HPAK mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.40		0.60
b1	0.45		0.65
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.00	5.20	5.40
e		0.85	
e1	1.60		1.80
e2	3.30		3.50
e3	5.00		5.20
H	9.35		10.10
L	1		1.50
(L1)	2.60	2.80	3.00
L2	0.60	0.80	1.00
L4	0.50		1.00
R		0.20	
V2	0°		8°


5.2 HPAK packing information

Figure 19. HPAK tube shipment (no suffix)


Base q.ty	75
Bulk q.ty	3000
Tube length (± 0.5)	532
A	6
B	21.3
C (± 0.1)	0.6

All dimensions are in mm.



GADG061120191325IG

Figure 20. HPAK tape and reel (suffix "TR")

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

Tape width	W	16
Tape hole spacing	P0 (± 0.1)	4
Component spacing	P	8
Hole diameter	D (± 0.1/-0)	1.5
Hole diameter	D1 (min)	1.5
Hole position	F (± 0.05)	7.5
Compartment depth	K (max)	2.75
Hole spacing	P1 (± 0.1)	2

All dimensions are in mm.



GADG061120191328IG

Revision history

Table 15. Document revision history

Date	Revision	Changes
23-Aug-2023	1	Initial release.
15-Sep-2023	2	Updated <i>Table 9. Current sense</i> ($8\text{ V} < V_{CC} < 54\text{ V}$).
05-Oct-2023	3	Updated <i>Figure 1. Block diagram</i> . Updated <i>Table 5. Power section</i> , <i>Table 6. Switching</i> ($V_{CC} = 48\text{ V}$, $T_J = 25\text{ °C}$), <i>Table 7. Logic inputs</i> , <i>Table 8. Protections and diagnostics</i> , <i>Table 9. Current sense</i> ($8\text{ V} < V_{CC} < 54\text{ V}$), <i>Table 11. Open-load detection</i> ($V_{FR_Stby} = 5\text{ V}$) and added <i>Table 10. Current sense</i> ($36\text{ V} < V_{CC} < 54\text{ V}$).
06-Nov-2023	4	Updated <i>Table 9. Current sense</i> ($8\text{ V} < V_{CC} < 54\text{ V}$) and <i>Table 10. Current sense</i> ($36\text{ V} < V_{CC} < 54\text{ V}$).
06-Sep-2024	5	Product classification changed from ST restricted to public.

Contents

1	Block diagram and pin description	3
2	Electrical specification	5
2.1	Absolute maximum ratings	5
2.2	Thermal data	6
2.3	Electrical characteristics	6
3	Application information	16
3.1	MCU I/Os protection	16
4	Package and PCB thermal data	17
4.1	HPAK thermal data	17
5	Package information	20
5.1	HPAK package information	20
5.2	HPAK packing information	21
	Revision history	23

List of figures

Figure 1.	Block diagram	3
Figure 2.	Configuration diagram (top view).	4
Figure 3.	Current and voltage conventions.	5
Figure 4.	t_{reset} definition	7
Figure 5.	t_{stby} definition	8
Figure 6.	Current sense delay characteristics	11
Figure 7.	Open-load off-state delay timing	12
Figure 8.	Switching characteristics	12
Figure 9.	Output stuck to V_{CC} detection delay time at FR_Stby activation	13
Figure 10.	Delay response time between rising edge of output current and rising edge of current sense	13
Figure 11.	Output voltage drop limitation	14
Figure 12.	Device behavior in overload condition	14
Figure 13.	Application schematic	16
Figure 14.	HPAK PCB.	17
Figure 15.	R_{thJA} vs PCB copper area in open box free air condition	17
Figure 16.	HPAK thermal impedance junction ambient single pulse.	18
Figure 17.	Thermal fitting model of a single channel HSD in HPAK	18
Figure 18.	HPAK package dimensions	20
Figure 19.	HPAK tube shipment (no suffix)	21
Figure 20.	HPAK tape and reel (suffix "TR").	22

List of tables

Table 1.	Pin function	3
Table 2.	Suggested connections for unused and not connected pins	4
Table 3.	Absolute maximum ratings	5
Table 4.	Thermal data	6
Table 5.	Power section	6
Table 6.	Switching ($V_{CC} = 48\text{ V}$, $T_J = 25\text{ °C}$)	6
Table 7.	Logic inputs	7
Table 8.	Protections and diagnostics	8
Table 9.	Current sense ($8\text{ V} < V_{CC} < 54\text{ V}$)	8
Table 10.	Current sense ($36\text{ V} < V_{CC} < 54\text{ V}$)	10
Table 11.	Open-load detection ($V_{FR_Stby} = 5\text{ V}$)	11
Table 12.	Truth table	15
Table 13.	Thermal parameters	19
Table 14.	HPAK mechanical data	21
Table 15.	Document revision history	23

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved