

High-side driver with CurrentSense analog feedback for automotive applications

Datasheet - production data



- Protections
 - Undervoltage shutdown
 - Overvoltage clamp
 - Load current limitation
 - Self limiting of fast thermal transients
 - Loss of ground and loss of V_{CC}
 - Reverse battery
 - Electrostatic discharge protection

Features

Max transient supply voltage	V_{CC}	40 V
Operating voltage range	V_{CC}	4 to 28 V
Typ. on-state resistance (per Ch)	R_{ON}	7 m Ω
Current limitation (typ)	I_{LIMH}	100 A
Stand-by current (max)	I_{STBY}	0.5 μ A

- Automotive qualified
- General
 - Single channel smart high-side driver with CurrentSense analog feedback
 - Very low standby current
 - Compatible with 3 V and 5 V CMOS outputs
- Diagnostic functions
 - Overload and short to ground (power limitation) indication
 - Thermal shutdown indication
 - OFF-state open-load detection
 - Output short to V_{CC} detection
 - Sense enable/ disable

Applications

- All types of Automotive resistive, inductive and capacitive loads
- Specially intended for Automotive Headlamps

Description

The VN7007AH-E is a single channel high-side driver manufactured using ST proprietary VIPower® technology and housed in the Octapak package. The device is designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, and to provide protection and diagnostics.

The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices.

Table 1. Device summary

Package	Order codes	
	Tube	Tape and reel
Octapak	—	VN7007AHTR-E

Contents

1	Block diagram and pin description	5
2	Electrical specification	7
2.1	Absolute maximum ratings	7
2.2	Thermal data	8
2.3	Main electrical characteristics	9
2.4	Electrical characteristics curves	17
3	Protections	21
3.1	Power limitation	21
3.2	Thermal shutdown	21
3.3	Current limitation	21
3.4	Negative voltage clamp	21
4	Application information	22
4.1	GND protection network against reverse battery	23
4.2	Immunity against transient electrical disturbances	23
4.3	MCU I/Os protection	24
4.4	CS - analog current sense	24
4.4.1	Principle of CurrentSense signal generation	26
4.4.2	Short to VCC and OFF-state open-load detection	28
5	Maximum demagnetization energy ($V_{CC} = 16\text{ V}$)	30
6	Package and PCB thermal data	31
6.1	Octapak thermal data	31
7	Package information	35
7.1	ECOPACK®	35
7.2	Octapak package information	35
8	Revision history	37

List of tables

Table 1.	Device summary	1
Table 2.	Pin functions	5
Table 3.	Suggested connections for unused and not connected pins	6
Table 4.	Absolute maximum ratings	7
Table 5.	Thermal data.	8
Table 6.	Power section	9
Table 7.	Switching ($V_{CC} = 13\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$, unless otherwise specified).	10
Table 8.	Logic Inputs ($7\text{ V} < V_{CC} < 28\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$).	10
Table 9.	Protections ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$).	11
Table 10.	Current Sense ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$).	11
Table 11.	Truth table.	16
Table 12.	ISO 7637-2 - electrical transient conduction along supply line	24
Table 13.	CurrentSense pin levels in off-state	28
Table 14.	PCB properties	31
Table 15.	Thermal parameters	34
Table 16.	Octapak mechanical data	36
Table 17.	Document revision history	37

List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	I_{OUT}/I_{SENSE} versus I_{OUT}	14
Figure 5.	Current sense accuracy versus I_{OUT}	14
Figure 6.	Switching times and Pulse skew	15
Figure 7.	T_{DSTKON}	15
Figure 8.	OFF-state output current	17
Figure 9.	Standby current	17
Figure 10.	$I_{GND(ON)}$ vs. I_{OUT}	17
Figure 11.	Logic Input high level voltage	17
Figure 12.	Logic Input low level voltage	17
Figure 13.	High level logic input current	17
Figure 14.	Low level logic input current	18
Figure 15.	Logic Input hysteresis voltage	18
Figure 16.	Undervoltage shutdown	18
Figure 17.	On-state resistance vs. T_{case}	18
Figure 18.	On-state resistance vs. V_{CC}	18
Figure 19.	Turn-on voltage slope	18
Figure 20.	Turn-off voltage slope	19
Figure 21.	W_{on} vs T_{case}	19
Figure 22.	W_{off} vs T_{case}	19
Figure 23.	I_{LIMH} vs. T_{case}	19
Figure 24.	Turn-off output voltage clamp	19
Figure 25.	OFF-state open-load voltage detection threshold	19
Figure 26.	V_{sense} clamp vs T_{case}	20
Figure 27.	V_{senseh} vs T_{case}	20
Figure 28.	Application diagram	22
Figure 29.	Simplified internal structure	23
Figure 30.	CurrentSense and diagnostic – block diagram	25
Figure 31.	CurrentSense block diagram	26
Figure 32.	Analogue HSD – open-load detection in off-state	27
Figure 33.	Open-load / short to VCC condition	28
Figure 34.	Maximum turn off current versus inductance	30
Figure 35.	Octapak on two-layers PCB (2s0p to JEDEC JESD 51-5)	31
Figure 36.	Octapak on four-layers PCB (2s2p to JEDEC JESD 51-7)	31
Figure 37.	$R_{thj-amb}$ vs PCB copper area in open box free air conditions	32
Figure 38.	Octapak thermal impedance junction ambient single pulse	33
Figure 39.	Thermal fitting model for Octapak	33
Figure 40.	Octapak package dimensions	35

1 Block diagram and pin description

Figure 1. Block diagram




Table 2. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT	Power outputs. All the pins must be connected together.
GND	Ground connection.
INPUT	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
CS	Analog current sense output pin delivers a current proportional to the load current.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the CurrentSense diagnostic pin.

Figure 2. Configuration diagram (top view)





Table 3. Suggested connections for unused and not connected pins

Connection / pin	CurrentSense	N.C.	Output	Input	SEn
Floating	Not allowed	X ⁽¹⁾	X	X	X
To ground	Through 1 k Ω resistor	X	Not allowed	Through 15 k Ω resistor	Through 15 k Ω resistor

1. X: do not care.

2 Electrical specification

Figure 3. Current and voltage conventions



Note: $V_F = V_{OUT} - V_{CC}$ when $V_{OUT} > V_{CC}$ and $INPUT = LOW$

2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 4](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	38	V
$-V_{CC}$	Reverse DC supply voltage	16	
V_{CCPK}	Maximum transient supply voltage (ISO7637-2:2004 Pulse 5b level IV clamped to 40 V; $R_L = 4 \Omega$)	40	
V_{CCJS}	Maximum jump start voltage for single pulse short circuit protection	28	
$-I_{GND}$	DC reverse ground pin current	200	mA
I_{OUT}	OUTPUT DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	30	
I_{IN}	INPUT DC input current	-1 to 10	mA
I_{SEn}	SEn DC input current		
I_{SENSE}	CS pin DC output current ($V_{GND} = V_{CC}$ and $V_{SENSE} < 0$ V)	10	mA
	CS pin DC output current in reverse ($V_{CC} < 0$ V)	-20	

Table 4. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
E_{MAX}	Maximum switching energy (single pulse) ($T_{DEMAG} = 0.4 \text{ ms}$; $T_{jstart} = 150 \text{ °C}$)	170	mJ
V_{ESD}	Electrostatic discharge (JEDEC 22A-114F)		
	– INPUT	4000	V
	– CurrentSense	2000	V
	– SEn	4000	V
	– OUTPUT	4000	V
	– V_{CC}	4000	V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	°C
T_{stg}	Storage temperature	-55 to 150	

2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Typ. value	Unit
$R_{thj-board}$	Thermal resistance junction-board (JEDEC JESD 51-8)	2.8	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-2) ⁽¹⁾	58.3	
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-2) ⁽²⁾	15.8	

1. Device mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace
2. Device mounted on four-layers 2s2p PCB

2.3 Main electrical characteristics

7 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise specified.

All typical values refer to $V_{CC} = 13$ V; $T_j = 25^\circ\text{C}$, unless otherwise specified.

Table 6. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4	13	28	V
V_{USD}	Undervoltage shutdown				4	
$V_{USDReset}$	Undervoltage shutdown reset				5	
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.3		
R_{ON}	On-state resistance	$I_{OUT} = 6$ A; $T_j = 25^\circ\text{C}$		7		mΩ
		$I_{OUT} = 6$ A; $T_j = 150^\circ\text{C}$			14.3	
		$I_{OUT} = 6$ A; $V_{CC} = 4$ V; $T_j = 25^\circ\text{C}$			10.5	
R_{ON_Rev}	$R_{DS(on)}$ in reverse battery condition	$V_{CC} = -13$ V; $I_{OUT} = -6$ A; $T_j = 25^\circ\text{C}$		7		mΩ
V_{clamp}	Clamp voltage	$I_S = 20$ mA; $T_j = -40^\circ\text{C}$	38			V
		$I_S = 20$ mA; $25^\circ\text{C} < T_j < 150^\circ\text{C}$	41	46	52	V
I_{STBY}	Supply current in standby at $V_{CC} = 13$ V (1)	$V_{CC} = 13$ V; $V_{IN} = V_{OUT} = V_{SEn} = 0$ V; $T_j = 25^\circ\text{C}$			0.5	μA
		$V_{CC} = 13$ V; $V_{IN} = V_{OUT} = V_{SEn} = 0$ V; $T_j = 85^\circ\text{C}$ (2)			0.5	
		$V_{CC} = 13$ V; $V_{IN} = V_{OUT} = V_{SEn} = 0$ V; $T_j = 125^\circ\text{C}$			3	
t_{D_STBY}	Standby mode blanking time	$V_{CC} = 13$ V; $V_{IN} = 5$ V; $V_{SEn} = 0$ V; $I_{OUT} = 0$ A	60	300	550	μs
$I_{S(ON)}$	Supply current	$V_{CC} = 13$ V; $V_{SEn} = 0$ V; $V_{IN} = 5$ V; $I_{OUT} = 0$ A		3	6.5	mA
$I_{GND(ON)}$	Control stage current consumption in ON state. All channels active.	$V_{CC} = 13$ V; $V_{SEn} = 5$ V; $V_{IN} = 5$ V; $I_{OUT} = 6$ A			9	mA
$I_{L(off)}$	Off-state output current at $V_{CC} = 13$ V	$V_{IN} = V_{OUT} = 0$ V; $V_{CC} = 13$ V; $T_j = 25^\circ\text{C}$	0	0.01	0.5	μA
		$V_{IN} = V_{OUT} = 0$ V; $V_{CC} = 13$ V; $T_j = 125^\circ\text{C}$	0		3	
V_F	Output - V_{CC} diode voltage	$I_{OUT} = -6$ A; $T_j = 150^\circ\text{C}$			0.7	V

1. PowerMOS leakage included.

2. Parameter specified by design; not subject to production test.

Table 7. Switching ($V_{CC} = 13\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}^{(1)}$	Turn-on delay time at $T_j = 25^{\circ}\text{C}$	$R_L = 2.2\ \Omega$	10	65	120	μs
$t_{d(off)}^{(1)}$	Turn-off delay time at $T_j = 25^{\circ}\text{C}$		10	55	100	
$(dV_{OUT}/dt)_{on}^{(1)}$	Turn-on voltage slope at $T_j = 25^{\circ}\text{C}$	$R_L = 2.2\ \Omega$	0.1	0.36	0.8	$\text{V}/\mu\text{s}$
$(dV_{OUT}/dt)_{off}^{(1)}$	Turn-off voltage slope at $T_j = 25^{\circ}\text{C}$		0.1	0.47	0.8	
W_{ON}	Switching energy losses at turn-on (t_{won})	$R_L = 2.2\ \Omega$	—	0.6	1.7 ⁽²⁾	mJ
W_{OFF}	Switching energy losses at turn-off (t_{woff})	$R_L = 2.2\ \Omega$	—	0.6	1.7 ⁽²⁾	mJ
$t_{SKEW}^{(1)}$	Differential Pulse skew ($t_{PHL} - t_{PLH}$)	$R_L = 2.2\ \Omega$	-65	-15	35	μs

1. See [Figure 6: Switching times and Pulse skew](#).

2. Parameter guaranteed by design and characterization; not subject to production test.

Table 8. Logic Inputs ($7\text{ V} < V_{CC} < 28\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
INPUT characteristics						
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.2			V
V _{ICL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.5	V
		I _{IN} = -1 mA		-0.7		
SEn characteristics (7 V < V _{CC} < 18 V)						
V _{SEnL}	Input low level voltage				0.9	V
I _{SEnL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{SEnH}	Input high level voltage		2.1			V
I _{SEnH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{SEn(hyst)}	Input hysteresis voltage		0.2			V
V _{SEnCL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.5	V
		I _{IN} = -1 mA		-0.7		

Table 9. Protections ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{LIMH}^{(1)}$	DC short circuit current	$V_{CC} = 13\text{ V}$	70	100	140	A
		$4\text{ V} < V_{CC} < 18\text{ V}^{(2)}$			140	
I_{LIML}	Short circuit current during thermal cycling	$V_{CC} = 13\text{ V}$; $T_R < T_j < T_{TSD}$		33		A
T_{TSD}	Shutdown temperature		150	175	200	$^{\circ}\text{C}$
T_R	Reset temperature ⁽²⁾		$T_{RS} + 1$	$T_{RS} + 7$		$^{\circ}\text{C}$
T_{RS}	Thermal reset of fault diagnostic indication	$V_{FR} = 0\text{ V}$; $V_{SEN} = 5\text{ V}$;	135			$^{\circ}\text{C}$
T_{HYST}	Thermal hysteresis ($T_{TSD} - T_R$) ⁽²⁾			7		$^{\circ}\text{C}$
ΔT_{J_SD}	Dynamic temperature	$T_j = -40^{\circ}\text{C}$; $V_{CC} = 13\text{ V}$		60		K
V_{DEMAG}	Turn-off output voltage clamp	$I_{OUT} = 2\text{ A}$; $L = 6\text{ mH}$; $T_j = -40^{\circ}\text{C}$	$V_{CC} - 38$			V
		$I_{OUT} = 2\text{ A}$; $L = 6\text{ mH}$; $T_j = 25^{\circ}\text{C}$ to 150°C	$V_{CC} - 41$	$V_{CC} - 46$	$V_{CC} - 52$	
V_{ON}	Output voltage drop limitation	$I_{OUT} = 1.2\text{ A}$		20		mV

1. Parameter guaranteed by an indirect test sequence.

2. Parameter guaranteed by design and characterization; not subject to production test.

Table 10. Current Sense ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{SENSE_CL}	CurrentSense clamp voltage	V _{SEn} = 0 V; I _{SENSE} = 1 mA	-17		-12	V
		V _{SEn} = 0 V; I _{SENSE} = -1 mA		7		V
Current Sense characteristics						
K _{OL1}	I _{OUT} /I _{SENSE}	I _{OUT} = 10 mA; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	800			
K _{OL2}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.25 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V			10400	
K ₀	I _{OUT} /I _{SENSE}	I _{OUT} = 1 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	3390	6600	10180	
dK ₀ /K ₀ ⁽¹⁾⁽²⁾	Current sense ratio drift	I _{OUT} = 1 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-25		25	%
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 4.6 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	4080	6570	9530	
dK ₁ /K ₁ ⁽¹⁾⁽²⁾	Current sense ratio drift	I _{OUT} = 4.6 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-20		20	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 9 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	4830	6350	8060	

Table 10. Current Sense (7 V < V_{CC} < 18 V; -40°C < T_j < 150°C) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$dK_2/K_2^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 9\text{ A}$; $V_{SENSE} = 4\text{ V}$; $V_{SEn} = 5\text{ V}$	-13		13	%
K_3	I_{OUT}/I_{SENSE}	$I_{OUT} = 27\text{ A}$; $V_{SENSE} = 4\text{ V}$; $V_{SEn} = 5\text{ V}$	5600	6300	7150	
$dK_3/K_3^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 27\text{ A}$; $V_{SENSE} = 4\text{ V}$; $V_{SEn} = 5\text{ V}$	-8		8	%
I_{SENSE0}	CurrentSense leakage current	CurrentSense disabled: $V_{SEn} = 0\text{ V}$	0		0.5	μA
		CurrentSense disabled: $-1\text{ V} < V_{SENSE} < 5\text{ V}^{(1)}$	-0.5		0.5	μA
		CurrentSense enabled: $V_{SEn} = 5\text{ V}$; $V_{IN} = 5\text{ V}$; $I_{OUT} = 0\text{ A}$	0		2	μA
$V_{OUT_CSD}^{(1)}$	Output Voltage for CurrentSense shutdown	$V_{SEn} = 5\text{ V}$; $R_{SENSE} = 2.7\text{ k}\Omega$; $V_{IN} = 5\text{ V}$; $I_{OUT} = 3\text{ A}$		5		V
V_{SENSE_SAT}	Multisense saturation voltage	$V_{CC} = 7\text{ V}$; $R_{SENSE} = 2.7\text{ k}\Omega$; $V_{SEn} = 5\text{ V}$; $V_{IN} = 5\text{ V}$; $I_{OUT} = 27\text{ A}$; $T_j = 150^\circ\text{C}$	5			V
$I_{SENSE_SAT}^{(1)}$	CS saturation current	$V_{CC} = 7\text{ V}$; $V_{SENSE} = 4\text{ V}$; $V_{IN} = 5\text{ V}$; $V_{SEn} = 5\text{ V}$; $T_j = 150^\circ\text{C}$	4			mA
$I_{OUT_SAT}^{(1)}$	Output saturation current	$V_{CC} = 7\text{ V}$; $V_{SENSE} = 4\text{ V}$; $V_{IN} = 5\text{ V}$; $V_{SEn} = 5\text{ V}$; $T_j = 150^\circ\text{C}$	45			A
OFF-state diagnostic						
V_{OL}	OFF-state open-load voltage detection threshold	$V_{IN} = 0\text{ V}$; $V_{SEn} = 5\text{ V}$	2	3	4	V
$I_{L(off2)}$	OFF-state output sink current	$V_{IN} = 0\text{ V}$; $V_{OUT} = V_{OL}$; $T_j = -40^\circ\text{C}$ to 125°C	-100		-15	μA
t_{DSTKON}	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 7)	$V_{IN} = 5\text{ V}$ to 0 V ; $V_{SEn} = 5\text{ V}$; $I_{OUT} = 0\text{ A}$; $V_{OUT} = 4\text{ V}$	100	350	700	μs
$t_{D_OL_V}$	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEN	$V_{IN} = 0\text{ V}$; $V_{FR} = 0\text{ V}$; $V_{OUT} = 4\text{ V}$; $V_{SEn} = 0\text{ V}$ to 5 V			60	μs

Table 10. Current Sense ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t_{D_VOL}	OFF-state diagnostic delay time from rising edge of V_{OUT}	$V_{IN} = 0\text{ V}$; $V_{SEn} = 5\text{ V}$; $V_{OUT} = 0\text{ V}$ to 4 V		5	30	μs
Fault diagnostic feedback (see Table 11)						
V_{SENSEH}	CurrentSense output voltage in fault condition	$V_{CC} = 13\text{ V}$; $V_{IN} = 0\text{ V}$; $V_{SEn} = 5\text{ V}$; $I_{OUT} = 0\text{ A}$; $V_{OUT} = 4\text{ V}$; $R_{SENSE} = 1\text{ k}\Omega$	5		6.6	V
I_{SENSEH}	CurrentSense output current in fault condition	$V_{CC} = 13\text{ V}$; $V_{SENSE} = 5\text{ V}$	7	20	30	mA
CurrentSense timings (current sense mode)⁽³⁾						
$t_{DSENSE1H}$	Current sense settling time from rising edge of SEn	$V_{IN} = 5\text{ V}$; $V_{SEn} = 0\text{ V}$ to 5 V ; $R_{SENSE} = 1\text{ k}\Omega$; $R_L = 2.2\text{ }\Omega$			60	μs
$t_{DSENSE1L}$	Current sense disable delay time from falling edge of SEn	$V_{IN} = 5\text{ V}$; $V_{SEn} = 5\text{ V}$ to 0 V ; $R_{SENSE} = 1\text{ k}\Omega$; $R_L = 2.2\text{ }\Omega$		5	20	μs
$t_{DSENSE2H}$	Current sense settling time from rising edge of INPUT	$V_{IN} = 0\text{ V}$ to 5 V ; $V_{SEn} = 5\text{ V}$; $R_{SENSE} = 1\text{ k}\Omega$; $R_L = 2.2\text{ }\Omega$		100	300	μs
$\Delta t_{DSENSE2H}$	Current sense settling time from rising edge of I_{OUT} (dynamic response to a step change of I_{OUT})	$V_{IN} = 5\text{ V}$; $V_{SEn} = 5\text{ V}$; $R_{SENSE} = 1\text{ k}\Omega$; $I_{SENSE} = 90\%$ of $I_{SENSEMAX}$; $R_L = 2.2\text{ }\Omega$			200	μs
$t_{DSENSE2L}$	Current sense turn-off delay time from falling edge of INPUT	$V_{IN} = 5\text{ V}$ to 0 V ; $V_{SEn} = 5\text{ V}$; $R_{SENSE} = 1\text{ k}\Omega$; $R_L = 2.2\text{ }\Omega$		50	250	μs

1. Parameter guaranteed by design and characterization; not subject to production test.
2. All values refer to $V_{CC} = 13\text{ V}$; $T_j = 25^{\circ}\text{C}$, unless otherwise specified.
3. Transition delay are measured up to $\pm 10\%$ of final conditions.

Figure 4. I_{OUT}/I_{SENSE} versus I_{OUT}




Figure 5. Current sense accuracy versus I_{OUT}




Figure 6. Switching times and Pulse skew




Figure 7. T_{DSTKON}





Table 11. Truth table

Mode	Conditions	IN _x	SEn	OUT _x	Current Sense	Comments
Stand by	All logic inputs low	L	L	L	Hi-Z	Low quiescent current consumption
Normal	Nominal load connected; T _j < 150°C	L	H	L	0	
		H	L	H	Hi-Z	
		H	H	H	I _{SENSE} = 1/K * I _{OUT}	
Overload	Overload or short to GND causing: T _j > T _{TSD} or ΔT _j > ΔT _{j,SD}	H	L	H	Hi-Z	Output cycles with temperature hysteresis
		H	H	H	V _{SENSEH}	
Under-voltage	V _{CC} < V _{USD} (falling)	X	X	L L	Hi-Z Hi-Z	Re-start when V _{CC} > V _{USD} + V _{USDhyst} (rising)
OFF-state diagnostics	Short to V _{CC}	L	H	H	V _{SENSEH}	
	Open-load	L	H	H		External pull-up
Negative output voltage	Inductive loads turn-off	L	X	< 0 V	0	


2.4 Electrical characteristics curves

Figure 8. OFF-state output current




GAPG2204150942CFT

Figure 9. Standby current




GAPG2204150942CFT

Figure 10. $I_{GND(ON)}$ vs. I_{out} 


GAPG2204151021CFT

Figure 11. Logic Input high level voltage




GAPG2204151022CFT

Figure 12. Logic Input low level voltage




GAPG2204151023CFT

Figure 13. High level logic input current




GAPG2204151025CFT

Figure 14. Low level logic input current




GAPG2204151026CFT

Figure 15. Logic Input hysteresis voltage




GAPG2204151027CFT

Figure 16. Undervoltage shutdown




GAPG2204151028CFT

Figure 17. On-state resistance vs. T_{case}




GAPG2204151030CFT

Figure 18. On-state resistance vs. V_{CC}




GAPG2204151031CFT

Figure 19. Turn-on voltage slope




GAPG2204151033CFT


Figure 20. Turn-off voltage slope




GAPG2204151034CFT

Figure 21. W_{on} vs T_{case} 

GAPG2204151035CFT


Figure 22. W_{off} vs T_{case} 

GAPG2204151036CFT

Figure 23. I_{limh} vs. T_{case} 


GAPG2204151037CFT

Figure 24. Turn-off output voltage clamp



GAPG2204151038CFT

Figure 25. OFF-state open-load voltage detection threshold



GAPG2204151040CFT

Figure 26. V_{sense} clamp vs T_{case}





Figure 27. V_{senseh} vs T_{case}



3 Protections

3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. The device switches on again as soon as its junction temperature drops to T_R (see [Table 9](#)).

3.3 Current limitation


The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I_{LIMH} , by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG} (see [Table 9](#)), allowing the inductor energy to be dissipated without damaging the device.


4 Application information

Figure 28. Application diagram



4.1 GND protection network against reverse battery

Figure 29. Simplified internal structure



The device does not need any external components to protect the internal logic in case of a reverse battery condition. The protection is provided by internal structures.

In addition, due to the fact that the output MOSFET turns on even in reverse battery mode, thus providing the same low ohmic path as in regular operating conditions, no additional power dissipation has to be considered.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V_{CC} pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in [Table 12](#).

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V_{CC} and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: “The function does not perform as designed during the test but returns automatically to normal operation after the test”.

Table 12. ISO 7637-2 - electrical transient conduction along supply line

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance
	Level	$U_S^{(1)}$		min	max	
1	III	-112V	500 pulses	0,5 s		2ms, 10 Ω
2a	III	+55V	500 pulses	0,2 s	5 s	50 μ s, 2 Ω
3a	IV	-220V	1h	90 ms	100 ms	0.1 μ s, 50 Ω
3b	IV	+150V	1h	90 ms	100 ms	0.1 μ s, 50 Ω
4 ⁽²⁾	IV	-7V	1 pulse			100ms, 0.01 Ω
Load dump according to ISO 16750-2:2010						
Test B ⁽³⁾		40V	5 pulse	1 min		400ms, 2 Ω

1. U_S is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

2. Test pulse from ISO 7637-2:2004(E).

3. With 40 V external suppressor referred to ground ($-40^\circ\text{C} < T_J < 150^\circ\text{C}$).

4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line both to prevent the microcontroller I/O pins to latch-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation 1

$$V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -150\text{ V}$; $I_{latchup} \geq 20\text{ mA}$; $V_{OH\mu C} \geq 4.5\text{ V}$

$$7.5\text{ k}\Omega \leq R_{prot} \leq 140\text{ k}\Omega.$$


Recommended values: $R_{prot} = 15\text{ k}\Omega$

4.4 CS - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (CS) delivering the following signal:


- Current monitor: current monitor of channel output current

Figure 30. CurrentSense and diagnostic – block diagram



4.4.1 Principle of CurrentSense signal generation

Figure 31. CurrentSense block diagram



Current sense

This output is capable to provide:

- **Current mirror proportional to the load current in normal operation**, delivering current proportional to the load according to known ratio named **K**
- **Diagnostics flag in fault conditions** delivering fixed voltage V_{SENSEH}

The current delivered by the current sense circuit, I_{SENSE} , can be easily converted to a voltage V_{SENSE} by using an external sense resistor, R_{SENSE} , allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), V_{SENSE} calculation can be done using simple equations

Current provided by CurrentSense output: $I_{SENSE} = I_{OUT}/K$

Voltage on R_{SENSE} : $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$

Where :

- V_{SENSE} is voltage measurable on R_{SENSE} resistor
- I_{SENSE} is current provided from CS pin in current output mode
- I_{OUT} is current flowing through output
- K factor represent the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying ratio between I_{OUT} and I_{SENSE} .

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the CS pin which is switched to a “current limited” voltage source, V_{SENSEH} (see [Table 10](#)).

In any case, the current sourced by the CS in this condition is limited to I_{SENSEH} (see [Table 10](#)).

Figure 32. Analogue HSD – open-load detection in off-state





Figure 33. Open-load / short to V_{CC} condition

Table 13. CurrentSense pin levels in off-state

Condition	Output	CurrentSense	SEn
Open-load	$V_{OUT} > V_{OL}$	Hi-Z	L
		V_{SENSEH}	H
	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H
Short to V_{CC}	$V_{OUT} > V_{OL}$	Hi-Z	L
		V_{SENSEH}	H
Nominal	$V_{OUT} < V_{OL}$	Hi-Z	L
		0	H

4.4.2 Short to V_{CC} and OFF-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.


R_{PU} must be selected in order to ensure $V_{OUT} > V_{OLmax}$ in accordance with the following equation:

Equation 2

$$R_{PU} < \frac{V_{PU} - 4}{I_{L(off2)min @ 4V}}$$

5 Maximum demagnetization energy ($V_{CC} = 16\text{ V}$)

Figure 34. Maximum turn off current versus inductance



Note:

Values are generated with $R_L = 0\ \Omega$.

In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

6 Package and PCB thermal data

6.1 Octapak thermal data

Figure 35. Octapak on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 36. Octapak on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 14. PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	78 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm

Table 14. PCB properties (continued)

Dimension	Value
Footprint dimension (top layer)	6.4 mm x 7 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm ² or 8 cm ²

Figure 37. $R_{thj-amb}$ vs PCB copper area in open box free air conditions





Figure 38. Octapak thermal impedance junction ambient single pulse




Equation 3: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p/T$

Figure 39. Thermal fitting model for Octapak



Note:

The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. Thermal parameters

Area/island (cm ²)	Footprint	2	8	4L
R1 (°C/W)	0.2	0.2	0.2	0.2
R2 (°C/W)	0.7	0.7	0.7	0.7
R3 (°C/W)	1.4	1.4	1.4	1.4
R4 (°C/W)	10	10	10	2.5
R5 (°C/W)	28	20	12	5
R6 (°C/W)	36	26	18	6
C1 (W.s/°C)	0.0015	0.0015	0.0015	0.0015
C2 (W.s/°C)	0.013	0.013	0.013	0.013
C3 (W.s/°C)	0.15	0.15	0.15	0.15
C4 (W.s/°C)	0.6	0.6	0.6	0.8
C5 (W.s/°C)	0.8	1.4	2.2	3
C6 (W.s/°C)	3	6	9	25

7 Package information

7.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

7.2 Octapak package information

Figure 40. Octapak package dimensions




Table 16. Octapak mechanical data

Symbol	Millimeters		
	Min.	Typ.	Max.
A	2.20	2.30	2.40
A1	0.90	1.00	1.10
A2	0.03		0.15
b	0.38	0.45	0.52
b4	5.20	5.30	5.40
c	0.45	0.50	0.60
c2	0.75	0.80	0.90
D	6.00	6.10	6.20
D1		5.15	
E	6.40	6.50	6.60
E1		5.30	
e	0.85 BSC		
e1	1.60	1.70	1.80
e2	3.30	3.40	3.50
e3	5.00	5.10	5.20
H	9.35	9.70	10.10
L	1.00		
(L1)		2.80	
L2		0.80	
L3		0.85	
R	0.40 BSC		
V2	0°		8°

8 Revision history

Table 17. Document revision history

Date	Revision	Changes
19-Dec-2011	1	Initial release
20-Mar-2013	2	Updated Features list Updated Table 2: Pin functions and Table 3: Suggested connections for unused and not connected pins Table 4: Absolute maximum ratings: – V_{CC}, $-I_{OUT}$: updated value – V_{CCPK}, I_{SENSE}, E_{MAX}, V_{ESD}: updated parameter and value – $-V_{SENSE}$: removed row – V_{CCJS}: added row Table 5: Thermal data: – $R_{thj-board}$: added row – $R_{thj-case}$: removed row Table 6: Power section: – $V_{USDReset}$, R_{ON_Rev}, $I_{GND(ON)}$: added rows – V_{clamp}: updated test conditions – $I_{S(ON)}$: updated values Updated Table 7: Switching ($V_{CC} = 13\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$, unless otherwise specified) Table 8: Logic Inputs ($7\text{ V} < V_{CC} < 28\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$): – V_{ICL}, V_{SENCL}: updated maximum value Table 9: Protections ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$): – I_{LIMH}, I_{LIML}: updated values – T_R, T_{HYST}: added note – V_{DEMAG}: updated min value Table 10: Current Sense ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$): – K_0, K_1, K_2, K_3, $t_{DSENSE1L}$, $t_{DSENSE2H}$, $\Delta t_{DSENSE2H}$, $t_{DSENSE2L}$, V_{SENSE_SAT}, $I_{L(off2)}$: updated test conditions – dK_0/K_0, dK_1/K_1, dK_2/K_2, dK_3/K_3: added note and updated test conditions – I_{SENSE0}: updated test conditions and values – V_{OUT_CSD}, V_{SENSE_SAT}, I_{SENSE_SAT}, I_{OUT_SAT}: add rows – V_{SENSEH}, $t_{DSENSE1H}$: updated test condition and values – I_{SENSEH}: updated values Updated Figure 6: Switching times and Pulse skew Deleted Figure: Pulse skew Added Figure 7: TDSTKON Table 11: Truth table: – Updated overload conditions
18-Sep-2013	3	Updated disclaimer.

Table 17. Document revision history

Date	Revision	Changes
15-Oct-2014	4	Updated Features list Updated Figure 2: Configuration diagram (top view) Table 4: Absolute maximum ratings: – $-I_{OUT}$, E_{MAX}: updated parameter and value Updated Table 5: Thermal data and Table 7: Switching ($V_{CC} = 13\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$, unless otherwise specified) Updated Table 7: Switching ($V_{CC} = 13\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$, unless otherwise specified) Table 9: Protections ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$): – I_{LIMH}: updated values; added note – I_{LIML}: updated values Table 10: Current Sense ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$): – K_X, dK_X/K_X: updated test conditions and values – K_{nom}, dK_{nom}/K_{nom}, K_4, dK_4/K_4: added rows – I_{OUT_SAT}, $t_{DSENSE2H}$, $\Delta t_{DSENSE2H}$: updated values Removed Table: Electrical transient requirements (part 1/3), Table: Electrical transient requirements (part 2/3), Table: Electrical transient requirements (part 3/3), Added Chapter 3: Protections, Chapter 4: Application information and Chapter 6: Package and PCB thermal data Removed Section 4.5: Maximum demagnetization energy ($V_{CC} = 16\text{ V}$) Updated Section 7.2: Octapak package information
03-Feb-2015	5	Table 4: Absolute maximum ratings: – E_{MAX}: updated value Updated Table 5: Thermal data Table 6: Power section: – R_{ON}: updated value Table 10: Current Sense ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$): – K_X, dK_X/K_X: updated values – I_{OUT_SAT}: updated minimum value Added Chapter 5: Maximum demagnetization energy ($V_{CC} = 16\text{ V}$) Updated Figure 38: Octapak thermal impedance junction ambient single pulse Updated Table 15: Thermal parameters
23-Mar-2015	6	Updated Table 1: Device summary Table 6: Power section: – $I_{S(ON)}$: updated typical value Updated Table 7: Switching ($V_{CC} = 13\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$, unless otherwise specified) Table 10: Current Sense ($7\text{ V} < V_{CC} < 18\text{ V}$; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$): – K_X, I_{OUT_SAT}: updated values Updated Figure 34: Maximum turn off current versus inductance

Table 17. Document revision history

Date	Revision	Changes
22-Apr-2015	7	Added Figure 4: IOUT/ISENSE versus IOUT and Figure 5: Current sense accuracy versus IOUT Added Chapter 2.4: Electrical characteristics curves Updated Figure 38: Octapak thermal impedance junction ambient single pulse and Table 15: Thermal parameters

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved