Introduction

This programming manual provides information for application and system-level software developers. It gives a full description of the STM32 Cortex®-M33 processor programming model, instruction set and core peripherals. The applicable products are listed in the table below. The Cortex®-M33 processor is a high performance 32-bit processor designed for the microcontroller and microprocessor market. It offers significant benefits to developers, including:

- Outstanding processing performance combined with fast interrupt handling.
- Enhanced system debug with extensive breakpoint and trace capabilities.
- Efficient processor core, system and memories.
- Instruction set extension for signal processing applications.
- Ultra-low power consumption with integrated sleep modes.
- Platform robustness with integrated memory protection unit.
- Extended security features with Security Extension for Armv8-M.

<table>
<thead>
<tr>
<th>Type</th>
<th>Product Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>Microcontrollers</td>
<td>STM32L5 Series, STM32U5 Series</td>
</tr>
</tbody>
</table>
1 About this document

This document provides information required for application and system-level software development. It does not provide information on debug components, features, or operation.

This document applies to the STM32 MCUs that embed an Arm® Cortex®-M33 processor.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

This material is for microcontroller software and hardware engineers, including those who have no experience with Arm cores.

1.1 Typographic conventions

The typographical conventions used in this document are:

*italic* Highlights important notes, introduces special terminology, denotes internal cross-references, and citations.

*bold* Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

*monospace* Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

*space* Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

*monospace italic* Denotes arguments to monospace text where the argument is to be replaced by a specific value.

*monospace bold* Denotes language keywords when used outside example code.

<and> Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```
LDRSB<cond> <Rt>, [<Rn>, #<offset>]
```

1.2 List of abbreviations for registers

The following abbreviations are used in register descriptions:

- **read/write (rw)** Software can read and write to these bits.
- **read-only (r)** Software can only read these bits.
- **write-only (w)** Software can only write to this bit.
  Reading the bit returns the reset value.
- **read/clear (rc_w1)** Software can read as well as clear this bit by writing 1.
  Writing ‘0’ has no effect on the bit value.
- **read/clear (rc_w0)** Software can read as well as clear this bit by writing 0.
  Writing ‘1’ has no effect on the bit value.
- **toggle (t)** Software can only toggle this bit by writing ‘1’. Writing ‘0’ has no effect.
- **Reserved (Res.)** Reserved bit, must be kept at reset value.

1.3 About the Cortex®-M33 processor and core peripherals

The Cortex®-M33 processor is a high-performance 32-bit processor that is designed for the microcontroller market. The processor offers outstanding performance, fast interrupt handling, and enhanced system debug with extensive breakpoint and trace capabilities.

Other significant benefits to developers include:

- Efficient processor core, system, and memories.
- Instruction set extension for signal processing applications.
- Ultra-low power consumption with integrated sleep modes.
- Platform robustness with integrated memory protection unit (MPU).
- Extended security features with security extension for Armv8-M.

The Cortex®-M33 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The in-order processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design.

The Cortex®-M33 processor provides high-end processing hardware including:
- IEEE754-compliant single-precision floating-point computation.
- Single Instruction Multiple Data (SIMD) multiplication and multiply-with-accumulate capabilities.
- Saturating arithmetic and dedicated hardware division.

**Figure 1. STM32 Cortex®-M33 processor implementation without the security extension**
To facilitate the design of cost-sensitive devices, the STM32 Cortex®-M33 processor implements tightly-coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The STM32 Cortex®-M33 processor implements the T32 instruction set based on STM32 Cortex®-M33-2 technology, ensuring high code density and reduced program memory requirements. The STM32 Cortex®-M33 processor instruction set provides the exceptional performance that is expected of a modern 32-bit architecture, with better code density than most other architectures.

The STM32 Cortex®-M33 processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC) to deliver industry-leading interrupt performance. The NVIC includes a non-maskable interrupt, and provides up to 256 interrupt priority levels for other interrupts. The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), which dramatically reduces interrupt latency. This reduced latency is achieved through:

- The hardware stacking of registers.
- The ability to suspend load multiple and store multiple operations.
- Parallel instruction-side and data-side paths.
- Tail-chaining.
- Late-arriving interrupts.

Interrupt handlers do not require wrapping in assembler code, removing any code overhead from the ISRs. The tail-chain optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC supports different sleep modes, including a deep sleep function that enables the entire device to be rapidly powered down while still retaining program state.

To increase instruction throughput, the STM32 Cortex®-M33 processor can execute certain pairs of 16-bit instructions simultaneously. This is called dual issue.

### 1.3.1 System-level interface

The Cortex®-M33 processor provides multiple interfaces using Arm AMBA® technology to provide high speed, low latency memory accesses.
1.3.2 Security Extension

The Armv8-M Security Extension adds security through code and data protection features. A processor with the Security Extension supports both Non-secure and Secure states, which are orthogonal to the traditional thread and handler modes. The four modes of operation are:

- Non-secure Thread mode.
- Non-secure Handler mode.
- Secure Thread mode.
- Secure Handler mode.

When the Security Extension is implemented, the following happens:

- The processor resets into Secure state.
- Some registers are banked between Security states. There are two separate instances of the same register, one in Secure state and one in Non-secure state.
- The architecture allows the Secure state to access the Non-secure versions of banked registers.
- Interrupts can be configured to target one of the two Security states.
- Some faults are banked between Security states or are configurable.
- Secure memory can only be accessed from Secure state.

1.3.3 Integrated configurable debug

The Cortex®-M33 processor implements a complete hardware debug solution. This provides high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The MCU vendor determines the debug feature configuration, therefore debug features can differ across different devices and families.

The processor provides instruction and data trace and profiling support. To enable simple and cost-effective profiling of the resulting system events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Breakpoint Unit (BPU) supports eight hardware breakpoint comparators and the Data Watchpoint and Trace (DWT) eight watchpoint comparators, which debuggers can use.

1.3.4 Cortex®-M33 processor features and benefits summary

The Cortex®-M33 processor benefits include tight integration of system peripherals that reduces area and development costs, T32 instruction set that combines high code density with 32-bit performance, and IEEE754-compliant single-precision Floating-Point Unit (FPU).

Other processor features and benefits are:

- Power control optimization of system components.
- Integrated sleep modes for low power consumption.
- Fast code execution permits slower processor clock or increases sleep mode time.
- Hardware integer division and fast multiply accumulate for digital signal processing.
- Saturating arithmetic for signal processing.
- Deterministic, high-performance interrupt handling for time-critical applications.
- MPU and SAU for safety-critical applications.
- Extensive debug and trace capabilities.
1.3.5 Cortex®-M33 processor core peripherals

The Cortex®-M33 processor has the following core peripherals:

**Nested Vectored Interrupt Controller**

The NVIC is an embedded interrupt controller that supports low-latency interrupt processing.

**System Control Space**

The SCS is the programmer's model interface to the processor. It provides system implementation information and system control.

**System timer**

The system timer, SysTick, is a 24 bit count-down timer. Use this as a Real Time Operating System (RTOS) tick timer or as a simple counter. In an implementation with the Security Extension, there are two SysTicks, one Secure and one Non-secure.

**Security Attribution Unit**

The SAU improves system security by defining security attributes for different regions. It provides eight different regions and a default background region.

**Memory Protection Unit**

The MPU improves system reliability by defining the memory attributes for different memory regions. It provides up to 8 different regions, and an optional predefined background region. There can be two MPUs, one Secure (8 regions) and one Non-secure (8 regions). Each MPU can define memory attributes independently.

**Floating-point Unit**

The Floating-point Unit (FPU) provides IEEE754-compliant operations on 32-bit single-precision floating-point values.
2 The Cortex®-M33 processor

This chapter provides the reference material for the Cortex®-M33 processor description in a User Guide. It contains the following sections:

2.1 Programmer's model

The programmer's model describes the modes, privilege levels, Security states, stacks and core registers available for software execution.

2.1.1 Processor modes and privilege levels for software execution

The processor modes are:

**Thread mode**

- Intended for applications.
- The processor enters Thread mode out of reset and returns to Thread mode on completion of an exception handler.

**Handler mode**

- Intended for OS execution.
- All exceptions cause entry into Handler mode.

**Privilege levels**

There are two levels of privilege:

- **Unprivileged**
  - Software has limited access to system resources.

- **Privileged**
  - Software has full access to system resources, subject to security restrictions.

In Thread mode, the CONTROL register controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the CONTROL register to change the privilege level for software execution in Thread mode. Unprivileged software can use the `SVC` instruction to make a Supervisor Call to transfer control to privileged software.

2.1.2 Security states

There are two Security states, Secure and Non-secure.

Security states are orthogonal to mode and privilege. Therefore each Security state supports execution in both modes and both levels of privilege.

2.1.3 Core registers

The Cortex®-M33 core registers comprise the general-purpose registers, stack pointer, link register, Program Counter, and special registers.

The following figures and tables illustrate the core registers of the Cortex®-M33 processor:

- Without the Security Extension.
- With the Security Extension.
Figure 3. Core registers without the Security Extension

Table 2. Core register set summary without the Security Extension

<table>
<thead>
<tr>
<th>Name</th>
<th>Type(1)</th>
<th>Required privilege(2)</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0-R12</td>
<td>RW</td>
<td>Either</td>
<td>UNKNOWN</td>
<td>Section 2.1.3.1 General-purpose registers</td>
</tr>
<tr>
<td>MSP</td>
<td>RW</td>
<td>Either</td>
<td>-</td>
<td>Section 2.1.3.2 Stack Pointer</td>
</tr>
<tr>
<td>PSP</td>
<td>RW</td>
<td>Either</td>
<td>UNKNOWN</td>
<td>Section 2.1.3.2 Stack Pointer</td>
</tr>
<tr>
<td>LR</td>
<td>RW</td>
<td>Either</td>
<td>0xFFFFFFFF</td>
<td>Section 2.1.3.4 Link Register</td>
</tr>
<tr>
<td>PC</td>
<td>RW</td>
<td>Either</td>
<td>-</td>
<td>Section 2.1.3.5 Program Counter</td>
</tr>
<tr>
<td>xPSR (includes APSR, IPSR, and EPSR)</td>
<td>RW</td>
<td>Either</td>
<td>-f(4)</td>
<td>Section 2.1.3.6 Combined Program Status Register</td>
</tr>
<tr>
<td>APSR</td>
<td>RW</td>
<td>Either</td>
<td>UNKNOWN</td>
<td>Section 2.1.3.6.1 Application Program Status Register</td>
</tr>
<tr>
<td>IPSR</td>
<td>RO</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 2.1.3.6.2 Interrupt Program Status Register</td>
</tr>
<tr>
<td>EPSR</td>
<td>RO</td>
<td>Privileged</td>
<td>-f(4)</td>
<td>Section 2.1.3.6.3 Execution Program Status Register</td>
</tr>
<tr>
<td>PRIMASK</td>
<td>RW</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 2.1.3.7.1 Priority Mask Register</td>
</tr>
<tr>
<td>FAULTMASK</td>
<td>RW</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 2.1.3.7.2 Fault Mask Register</td>
</tr>
<tr>
<td>BASEPRI</td>
<td>RW</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 2.1.3.7.3 Base Priority Mask Register</td>
</tr>
<tr>
<td>CONTROL</td>
<td>RW</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 2.1.3.8 CONTROL register</td>
</tr>
<tr>
<td>PSPLIM</td>
<td>RW</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 2.1.3.3 Stack limit registers</td>
</tr>
<tr>
<td>MSPLIM</td>
<td>RW</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 2.1.3.3 Stack limit registers</td>
</tr>
</tbody>
</table>

1. Describes access type during program execution in Thread mode and Handler mode. Debug access can differ.
2. An entry of Either means privileged and unprivileged software can access the register.
3. Soft reset to the value retrieved by the reset handler.
4. Bit[24] is the T-bit and is loaded from bit[0] of the reset vector. All other bits are reset to 0.
Figure 4. Core registers with the Security Extension

- **Low registers**
  - R0-R12
- **High registers**
  - MSP_S
  - PSP_S
  - CONTROL_S
  - MSPLIM_S
  - PSPLIM_S
  - MSPLIM_NS
  - PSPLIM_NS
- **Active Stack Pointer**
  - SP (R13)
  - LR (R14)
- **Combined Program Status Registers**
  - PC (R15)
  - xPSR
- **Banked stack pointers**
  - PSP_S
  - PSP_NS
  - MSP_S
  - MSP_NS
- **Banked special registers**
  - PRIMASK_S
  - FAULTMASK_S
  - BASIPRI_S
  - CONTROL_S
  - PSPLIM_S
  - MSPLIM_S

Table 3. Core register set summary with the Security Extension

<table>
<thead>
<tr>
<th>Name</th>
<th>Type(1)</th>
<th>Required privilege(2)</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0-R12</td>
<td>RW</td>
<td>Either</td>
<td>UNKNOWN</td>
<td>Section 2.1.3.1 General-purpose registers.</td>
</tr>
<tr>
<td>MSP_S</td>
<td>RW</td>
<td>Either</td>
<td>(3)</td>
<td>Section 2.1.3.2 Stack Pointer</td>
</tr>
<tr>
<td>MSP_NS</td>
<td>RW</td>
<td>Either</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PSP_S</td>
<td>RW</td>
<td>Either</td>
<td>UNKNOWN</td>
<td></td>
</tr>
<tr>
<td>PSP_NS</td>
<td>RW</td>
<td>Either</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LR</td>
<td>RW</td>
<td>Either</td>
<td>UNKNOWN</td>
<td>Section 2.1.3.4 Link Register</td>
</tr>
<tr>
<td>PC</td>
<td>RW</td>
<td>Either</td>
<td>(3)</td>
<td>Section 2.1.3.5 Program Counter</td>
</tr>
<tr>
<td>xPSR (includes APSR, IPSR, and EPSR)</td>
<td>RW</td>
<td>Either</td>
<td>(4)</td>
<td>Section 2.1.3.6 Combined Program Status Register.</td>
</tr>
<tr>
<td>APSR</td>
<td>RW</td>
<td>Either</td>
<td>UNKNOWN</td>
<td>Section 2.1.3.6.1 Application Program Status Register.</td>
</tr>
<tr>
<td>IPSR</td>
<td>RO</td>
<td>Privileged</td>
<td>0x000000000</td>
<td>Section 2.1.3.6.2 Interrupt Program Status Register.</td>
</tr>
<tr>
<td>EPSR</td>
<td>RO</td>
<td>Privileged</td>
<td>(4)</td>
<td>Section 2.1.3.6.3 Execution Program Status Register.</td>
</tr>
<tr>
<td>PRIMASK_S</td>
<td>RW</td>
<td>Privileged</td>
<td>0x000000000</td>
<td>Section 2.1.3.7.1 Priority Mask Register</td>
</tr>
<tr>
<td>PRIMASK_NS</td>
<td>RW</td>
<td>Privileged</td>
<td>0x000000000</td>
<td></td>
</tr>
<tr>
<td>FAULTMASK_S</td>
<td>RW</td>
<td>Privileged</td>
<td>0x000000000</td>
<td>Section 2.1.3.7.2 Fault Mask Register</td>
</tr>
<tr>
<td>FAULTMASK_NS</td>
<td>RW</td>
<td>Privileged</td>
<td>0x000000000</td>
<td></td>
</tr>
<tr>
<td>BASEPRI_S</td>
<td>RW</td>
<td>Privileged</td>
<td>0x000000000</td>
<td>Section 2.1.3.7.3 Base Priority Mask Register</td>
</tr>
<tr>
<td>BASEPRI_NS</td>
<td>RW</td>
<td>Privileged</td>
<td>0x000000000</td>
<td></td>
</tr>
<tr>
<td>CONTROL_S</td>
<td>RW</td>
<td>Privileged</td>
<td>0x000000000</td>
<td>Section 2.1.3.8 CONTROL register</td>
</tr>
</tbody>
</table>
### General-purpose registers

R0-R12 are 32-bit general-purpose registers for data operations.

### Stack Pointer

The stack pointer (SP) is register R13.

The processor uses a full descending stack, meaning the Stack Pointer holds the address of the last stacked item in memory. When the processor pushes a new item onto the stack, it decrements the Stack Pointer and then writes the item to the new memory location.

When Security state is implemented, software must initialize MSP_NS.

**Table 4. Stack pointer register without the Security Extension**

<table>
<thead>
<tr>
<th>Stack</th>
<th>Stack pointer register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main</td>
<td>MSP</td>
</tr>
<tr>
<td>Process</td>
<td>PSP</td>
</tr>
</tbody>
</table>

In Thread mode, the CONTROL.SPSEL bit indicates the stack pointer to use.

0  

*Main stack pointer* (MSP). This is the reset value.

1  

*Process stack pointer* (PSP)

**Table 5. Stack pointer register with the Security Extension**

<table>
<thead>
<tr>
<th>Stack</th>
<th>stack pointer register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure Main</td>
<td>MSP_S</td>
</tr>
<tr>
<td>Secure Process</td>
<td>PSP_S</td>
</tr>
<tr>
<td>Non-secure Main</td>
<td>MSP_NS</td>
</tr>
<tr>
<td>Non-secure Process</td>
<td>PSP_NS</td>
</tr>
</tbody>
</table>
In Non-secure Thread mode, the CONTROL_NS.SPSEL bit indicates the stack pointer to use:

0  
Main stack pointer (MSP_NS). This is the reset value.
1  
Process stack pointer (PSP_NS).

In Non-secure Handler mode, the MSP_NS is always used.

In Secure Thread mode, the CONTROL_S.SPSEL bit indicates the stack pointer to use:

0  
Main stack pointer (MSP_S). This is the reset value.
1  
Process stack pointer (PSP_S).

In Secure Handler mode, the MSP_S is always used.

The current Security state of the processor determines whether the Secure or Non-secure stacks are used.

To ensure that stacks do not overrun, the processor has stack limit check registers that can be programmed to define the bounds for each of the implemented stacks.

2.1.3.3 Stack limit registers

The stack limit registers define the lower limit for the corresponding stack. The processor raises an exception on most instructions that attempt to update the stack pointer below its defined limit.

The Cortex®-M33 processor has two stack limit registers, as the following table shows.

If the Security Extension is not implemented, the Cortex®-M33 processor has four stack limit registers, as the following table shows.

### Table 6. Stack limit registers without the Security Extension

<table>
<thead>
<tr>
<th>Stack</th>
<th>Stack limit register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main</td>
<td>MSPLIM</td>
</tr>
<tr>
<td>Process</td>
<td>PSPLIM</td>
</tr>
</tbody>
</table>

The Cortex®-M33 processor has four stack limit registers, as the following table shows.

### Table 7. Stack limit registers with the Security Extension

<table>
<thead>
<tr>
<th>Security state</th>
<th>Stack</th>
<th>Stack limit register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure</td>
<td>Main</td>
<td>MSPLIM_S</td>
</tr>
<tr>
<td></td>
<td>Process</td>
<td>PSPLIM_S</td>
</tr>
<tr>
<td>Non-secure</td>
<td>Main</td>
<td>MSPLIM_NS</td>
</tr>
<tr>
<td></td>
<td>Process</td>
<td>PSPLIM_NS</td>
</tr>
</tbody>
</table>

Note: The four stack limit registers are banked between Security states.

See Table 2. Core register set summary without the Security Extension table for the stack limit registers attributes.

The bit assignments for the MSPLIM and PSPLIM registers are as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:3]</td>
<td>LIMIT</td>
<td>Main stack limit or process stack limit address for the selected Security state. Limit address for the selected stack pointer.</td>
</tr>
</tbody>
</table>

### Table 8. MSPLIM and PSPLIM register bit assignments
2.1.3.4 **Link Register**

The Link Register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor sets the LR value to 0xFFFFFFFF.

2.1.3.5 **Program Counter**

The Program Counter (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value of the reset vector defined in the vector table.

2.1.3.6 **Combined Program Status Register**

The Combined Program Status Register (xPSR) consists of the Application Program Status Register (APSR), Interrupt Program Status Register (IPSR), and Execution Program Status Register (EPSR).

These registers are mutually exclusive bit fields in the 32-bit PSR. The bit assignments are as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>N</td>
<td>Negative flag.</td>
</tr>
</tbody>
</table>

Access these registers individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example:
- Read all the registers using PSR with the MRS instruction.
- Write to the APSR N, Z, C, V, and Q bits using APSR_nzcvq with the MSR instruction.

The PSR combinations and attributes are:

<table>
<thead>
<tr>
<th>Register</th>
<th>Type</th>
<th>Combination</th>
</tr>
</thead>
<tbody>
<tr>
<td>xPSR</td>
<td>RW(1)(2)</td>
<td>APSR, EPSR, and IPSR</td>
</tr>
<tr>
<td>IEPSR</td>
<td>RO(2)</td>
<td>EPSR and IPSR</td>
</tr>
<tr>
<td>IAPSR</td>
<td>RW(1)</td>
<td>APSR and IPSR</td>
</tr>
<tr>
<td>EAPSR</td>
<td>RW(2)</td>
<td>APSR and EPSR</td>
</tr>
</tbody>
</table>

1. The processor ignores writes to the IPSR bits.
2. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

See the MRS and MSR instruction descriptions for more information about how to access the Program Status Registers.

2.1.3.6.1 **Application Program Status Register**

The APSR contains the current state of the condition flags from previous instruction executions.

See Table 2. Core register set summary without the Security Extension for the APSR attributes.

The APSR bit assignments are as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>N</td>
<td>Negative flag.</td>
</tr>
</tbody>
</table>


<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[29]</td>
<td>C</td>
<td>Carry or borrow flag.</td>
</tr>
<tr>
<td>[28]</td>
<td>V</td>
<td>Overflow flag.</td>
</tr>
<tr>
<td>[27]</td>
<td>Q</td>
<td>DSP overflow and saturation flag.</td>
</tr>
<tr>
<td>[26:20]</td>
<td></td>
<td>Reserved.</td>
</tr>
<tr>
<td>[15:0]</td>
<td></td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 2.1.3.6.2 Interrupt Program Status Register

The IPSR contains the exception number of the current ISR. The bit assignments are:

#### Table 11. IPSR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:9]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[8:0]</td>
<td>Exception number</td>
<td>This is the number of the current exception:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Thread mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Reset.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = NMI.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 = HardFault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 = MemManage.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 = BusFault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6 = UsageFault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7 = SecureFault</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8-10 = Reserved.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11 = SVCall.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>12 = DebugMonitor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>13 = Reserved.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>14 = PendSV.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15 = SysTick</td>
</tr>
<tr>
<td></td>
<td></td>
<td>16 = IRQ0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>495 = IRQ479.</td>
</tr>
</tbody>
</table>

The active bits in the Exception number field depend on the number of interrupts implemented.

- 0-47 interrupts = [5:0].
- 48-111 interrupts = [6:0].
- 112-239 interrupts = [7:0].
- 240-479 interrupts = [8:0].
### 2.1.3.6.3 Execution Program Status Register

The EPSR contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction, and Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. See the Table 2. Core register set summary without the Security Extension for the EPSR attributes. The following table shows the EPSR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:27]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[26:25], [15:10]</td>
<td>ICI</td>
<td>Interruptible-continuable instruction bits, see Section 2.1.3.6.4 Interruptible-continuable instructions</td>
</tr>
<tr>
<td>[26:25], [15:10]</td>
<td>IT</td>
<td>Indicates the execution state bits of the IT instruction, see Section 3.9.5 IT</td>
</tr>
<tr>
<td>[24]</td>
<td>T</td>
<td>Thumb state bit, see Section 2.1.3.6.6 Thumb state</td>
</tr>
<tr>
<td>[23:16]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[9:0]</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Attempts to read the EPSR directly through application software using the MSR instruction always return zero. Attempts to write the EPSR using the MSR instruction in application software are ignored.

### 2.1.3.6.4 Interruptible-continuable instructions

When an interrupt occurs during the execution of an LDM, STM, PUSH, POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor can stop the load multiple or store multiple instruction operation temporarily, storing the next register operand in the multiple operation to be transferred into EPSR[15:12]. After servicing the interrupt, the processor resumes execution of the load or store multiple, starting at the register stored in EPSR[15:12]. When the EPSR holds ICI execution state, bits[26:25,11:10] are zero.

*Note:* There might be cases where the processor cannot pause and resume load or store multiple instructions in this way. When this happens, the processor restarts the instruction from the beginning on return from the interrupt. As a result, your software should never use load or store multiple instructions to memory that is not robust to repeated accesses.

### 2.1.3.6.5 If-Then block

The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others.

*Note:* Interruptible-continuable operation is not supported when the load multiple or store multiple instructions are located inside an If-Then block. In these cases, the processor can take an interrupt part-way through the load or store multiple instruction, restarting it from the beginning on return from the interrupt.

### 2.1.3.6.6 Thumb state

The Cortex®-M33 processor only supports execution of instructions in Thumb state. The following can modify the T bit in the EPSR:

- Instructions BLX, BX, LDR pc, [], and POP{PC}.
- Restoration from the stacked xPSR value on an exception return.
- Bit[0] of the vector value on an exception entry or reset.

Attempting to execute instructions when the T bit is 0 results in a fault or lockup. See Section 2.6.4 Lockup for more information.

### 2.1.3.7 Exception mask registers

The exception mask registers disable the handling of exceptions by the processor. For example, you might want to disable exceptions when running timing critical tasks.
To access the exception mask registers use the MSR and MRS instructions, or the CPS instruction to change the value of PRIMASK.PM or FAULTMASK.FM.

### 2.1.3.7.1 Priority Mask Register

The PRIMASK register is intended to disable interrupts by preventing activation of all exceptions with configurable priority in the current Security state. 

See Table 2. Core register set summary without the Security Extension table for the PRIMASK attributes. 

The bit assignments for the PRIMASK register are as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:1]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
</tbody>
</table>
| [0] | PM | Setting this bit to one boosts the current execution priority to 0, masking all exceptions with a programmable priority.  
Setting PRIMASK_S to one boosts the current execution priority to 0. If AIRCR.PRIS is:  
0  
1  
Setting PRIMASK_NS to one boosts the current execution priority to 80. |

When the current execution priority is boosted to a particular value, all exceptions with a lower or equal priority are masked.

### 2.1.3.7.2 Fault Mask Register

The FAULTMASK register prevents activation of all exceptions with configurable priority and also some exceptions with fixed priority depending on the value of AIRCR.BFHFNMINS and AIRCR.PRIS. 

See Table 2. Core register set summary without the Security Extension table for the FAULTMASK register attributes. 

The bit assignments for the FAULTMASK register are as follows:
### Table 14. FAULTMASK register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:1]</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
<tr>
<td>[0]</td>
<td>FM</td>
<td>When TrustZone is disabled, setting this bit to one boosts the current execution priority to -1, masking all exceptions except NMI. When TrustZone is enabled, setting this bit to one boosts the current execution priority to -1, masking all exceptions with a lower priority. If AICR.BFHFMNINS is:</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Setting FAULTMASK_S to one boosts the current execution priority to -1. If AICR.PRIS is:</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Setting FAULTMASK_NS to one boosts the current execution priority to -1. Setting FAULTMASK_NS to one boosts the current execution priority to -3. Setting FAULTMASK_NS to one boosts the current execution priority to -1.</td>
</tr>
</tbody>
</table>

When the current execution priority is boosted to a particular value, all exceptions with a lower or equal priority are masked.

### 2.1.3.7.3 Base Priority Mask Register

Use the BASEPRI register to change the priority level that is required for exception preemption. See Table 2. Core register set summary without the Security Extension table for the BASEPRI register attributes.

The bit assignments for the BASEPRI register are as follows:

![BASEPRI register bit assignments](image)

### Table 15. BASEPRI register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
<tr>
<td>[7:0]</td>
<td>BASEPRI(1)</td>
<td>Software can set BASEPRI to a priority number between 1 and the maximum supported priority number. Software can set BASEPRI_S to a priority number between 1 and the maximum supported priority number. If AICR.PRIS is:</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Software can set BASEPRI_NS to a priority number between 1 and the maximum supported priority number. Software can set BASEPRI_NS to a priority number between 1 and the maximum supported priority number. The value in BASEPRI_NS is then mapped to the bottom half of the priority range, so that the current execution priority is boosted to the mapped-to value in the bottom half of the priority range.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>When the current execution priority is boosted to a particular value, all exceptions with a lower priority are masked. Writing 0 to BASEPRI disables base priority boosting.</td>
</tr>
</tbody>
</table>

1. This field is similar to the priority fields in the interrupt priority registers. If the device implements only bits[7:M] of this field, bits[M-1:0] read as zero and ignore writes. See Section 4.2.7 Interrupt Priority Registers for more information. Remember that higher priority field values correspond to lower exception priorities.

### 2.1.3.8 CONTROL register

The CONTROL register controls the stack that is used, the privilege level for software execution when the core is in Thread mode and indicates whether the FPU state is active.
See Table 2. Core register set summary without the Security Extension table for the CONTROL register attributes. This register is banked between Security states on a bit by bit basis. The bit assignments for the CONTROL register are as follows:

```
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
<td>Reserved, res0</td>
</tr>
<tr>
<td>3</td>
<td>SFPA</td>
<td>Indicates that the floating-point registers contain active state that belongs to the Secure state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: The floating-point registers do not contain state that belongs to the Secure state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: The floating-point registers contain state that belongs to the Secure state.</td>
</tr>
<tr>
<td>This bit is not banked between Security states and RAZ/WI from Non-secure state.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>FPCA</td>
<td>Indicates whether floating-point context is active:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No floating-point context active.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Floating-point context active.</td>
</tr>
<tr>
<td>This bit is used to determine whether to preserve floating-point state when processing an exception.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>This bit is not banked between Security states.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>SPSEL</td>
<td>Defines the currently active stack pointer:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: MSP is the current stack pointer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: PSP is the current stack pointer.</td>
</tr>
<tr>
<td>In Handler mode, this bit reads as zero and ignores writes. The Cortex®-M33 core updates this bit automatically on exception return.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>This bit is banked between Security states.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>nPRIV</td>
<td>Defines the Thread mode privilege level:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Privileged.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Unprivileged.</td>
</tr>
<tr>
<td>This bit is banked between Security states.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Handler mode always uses the MSP, so the processor ignores explicit writes to the active stack pointer bit of the CONTROL register when in Handler mode. The exception entry and return mechanisms automatically update the CONTROL register based on the EXC_RETURN value.

In an OS environment, Arm® recommends that threads running in Thread mode use the process stack and the kernel and exception handlers use the main stack.

By default, Thread mode uses the MSP. To switch the stack pointer that is used in Thread mode to the PSP, either:

- Use the MSR instruction to set the CONTROL.SPSEL bit, the current active stack pointer bit, to 1.
- Perform an exception return to Thread mode with the appropriate EXC_RETURN value.

Note: When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB instruction execute using the new stack pointer.
2.1.4 Exceptions and interrupts

The Cortex®-M33 processor implements all the logic required to handle and prioritize interrupts and other exceptions. Software can control this prioritization using the NVIC registers. All exceptions are vectored and except for reset, handled in Handler mode. Exceptions can target either Security state.

The NVIC registers control interrupt handling.

Related reference
Section 4.2 Nested Vectored Interrupt Controller

2.1.5 Data types and data memory accesses

The Cortex®-M33 processor manages all data memory accesses as little-endian.

The processor supports the following data types:
- 32-bit words.
- 16-bit halfwords.
- 8-bit bytes.
- 32-bit single-precision floating-point numbers.
- 64-bit double-precision floating-point numbers.

2.1.6 The Cortex Microcontroller Software Interface Standard

The Cortex Microcontroller Software Interface Standard (CMSIS) simplifies software development by enabling the reuse of template code and the combination of CMSIS-compliant software components from various middleware vendors. Vendors can expand the CMSIS to include their peripheral definitions and access functions for those peripherals.

For a Cortex®-M33 microcontroller system, the CMSIS defines:

- A common way to:
  - Access peripheral registers.
  - Define exception vectors.
- The names of:
  - The registers of the core peripherals.
  - The core exception vectors.
- A device-independent interface for RTOS kernels, including a debug channel.

The CMSIS includes address definitions and data structures for the core peripherals in the Cortex®-M33 processor.

This document includes the register names defined by the CMSIS, and short descriptions of the CMSIS functions that address the processor core and the core peripherals.

Note: This document uses the register short names that are defined by the CMSIS. In a few cases these short names differ from the architectural short names that might be used in other documents.

2.2 Cortex® M33 configurations

Table 17 shows the configuration for the STM32L5 and STM32U5 Series Cortex® M33.

<table>
<thead>
<tr>
<th>Features</th>
<th>STM32L5xx</th>
<th>STM32U5xx</th>
</tr>
</thead>
<tbody>
<tr>
<td>Security extension (TrustZone®)</td>
<td>Yes(^1)</td>
<td></td>
</tr>
<tr>
<td>DSP</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Floating Point Unit</td>
<td>Yes, single precision floating point unit</td>
<td></td>
</tr>
<tr>
<td>MPU</td>
<td>MPU secure (8 regions), MPU non-secure (8 regions)</td>
<td></td>
</tr>
<tr>
<td>SAU</td>
<td>8 regions</td>
<td>8 regions</td>
</tr>
<tr>
<td>Interrupt priority levels</td>
<td>8</td>
<td>16</td>
</tr>
</tbody>
</table>
### Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>STM32L5xx</th>
<th>STM32U5xx</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of IRQ</td>
<td>109</td>
<td>Up to 141</td>
</tr>
<tr>
<td>WIC</td>
<td>Not implemented</td>
<td></td>
</tr>
<tr>
<td>CTI</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Debug</td>
<td>JTAG and serial-wire debug ports 8 breakpoints and 4 watchpoints.</td>
<td></td>
</tr>
<tr>
<td>ITM support</td>
<td>Data trace (DWT), and instrumentation trace (ITM)</td>
<td>Instruction trace interface</td>
</tr>
<tr>
<td>ETM support</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. The TrustZone® is enabled by setting the TZEN option bit.

#### 2.3 Memory model

The Cortex®-M33 processor has a fixed default memory map that provides up to 4GB of addressable memory.

#### 2.3.1 Processor memory map

The Cortex-M33 processor memory map.

**Figure 5. Cortex-M33 processor memory map**

![Memory Map Diagram](image)

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers.
2.3.2 Memory regions, types, and attributes

The memory map and the programming of the Secure and Non-secure MPUs splits memory into regions. If your implementation has an MPU or has the Security Extension MPUs, programming the relevant MPUs splits memory into regions.

The memory types are:

- **Normal**: The processor can reorder transactions for efficiency, or perform Speculative reads.
- **Device**: The processor preserves transaction order relative to other transactions to Device memory.

The additional memory attributes include:

- **Shareable**: For a shareable memory region, the memory system might provide data synchronization between bus masters in a system with multiple bus masters, for example, a processor with a DMA controller.
  - If multiple bus masters can access a Non-shareable memory region, software must ensure data coherency between the bus masters.
  - Device memory is always Shareable.
  - <This description is required only if the device is likely to be used in systems where memory is shared between multiple processors.>

- **Execute Never (XN)**: Means that the processor prevents instruction accesses. A MemManage fault exception is generated on executing an instruction fetched from an XN region of memory.

2.3.3 Device memory

Device memory must be used for memory regions that cover peripheral control registers. Some of the optimizations that are permitted for Normal memory, such as access merging or repeating, can be unsafe for a peripheral register.

The Device memory type has several attributes:

- **G or nG**: Gathering or non-Gathering. Multiple accesses to a device can be merged into a single transaction except for operations with memory ordering semantics, for example, memory barrier instructions, load acquire/store release.
- **R or nR**: Reordering or non-Reordering.
- **E or nE**: Early Write Acknowledgement or no Early Write Acknowledgement.

For the Cortex-M33 processor, only two combinations of these attributes are valid:

- Device-nGnRnE.
- Device-nGnRE.

**Note:**
- Device-nGnRnE is equivalent to Armv7-M Strongly Ordered memory type
- Device-nGnRE is equivalent to Armv7-M Device memory.
- Device-nGRE and Device-GRE are new to the Armv8-M architecture.

Typically, peripheral control registers must be either Device-nGnRE or Device-nGnRnE to prevent reordering of the transactions in the programming sequences.

**Note:** Device memory is shareable, and must not be cached.

2.3.4 Secure memory system and memory partitioning

In an implementation with the Security Extension, the Security Attribution Unit (SAU) and Implementation Defined Attribution Unit (IDAU) partition the 4GB memory space into Secure and Non-secure memory regions.

**Note:** The partitioning of the memory into Secure and Non-secure regions is independent of the Security state that the processor executes in. See Section 2.5 Security state switches for more information on Security state.

Secure addresses are used for memory and peripherals that are only accessible by Secure software or Secure masters. Transactions are deemed to be secure if they are to an address that is defined as Secure. Illegitimate accesses that are made by Non-secure software to Secure memory are blocked and raise an exception.
Non-secure Callable (NSC)  NSC is a special type of Secure location that is permitted to hold an SG instruction to enable software to transition from Non-secure to Secure state. The inclusion of NSC memory locations removes the need for Secure software creators to allow for the accidental inclusion of SG instructions, or data sharing encoding values, in normal Secure memory by restricting the functionality of the SG instruction to NSC memory only.

Non-secure (NS)  Non-secure addresses are used for memory and peripherals accessible by all software running on the device. Transactions are deemed to be Non-secure if they are to an address that is defined as Non-Secure.

Note:  Transactions are deemed to be Non-secure even if secure software performs the access. Memory accesses initiated by Secure software to regions marked as Non-secure in the SAU IDAU are marked as Non-secure on the AHB bus.

The MPU is banked between Secure and Non-secure memory. For instructions fetches, addresses that are Secure are subject to the Secure MPU settings. Addresses that are Non-secure are subject to the Non-secure MPU settings. For example, if the processor is in Secure state the access is subject to the Secure MPU settings. If the processor is in Non-secure state the access is subject to the Non-secure MPU settings.

2.3.5  Behavior of memory accesses

Summary of the behavior of accesses to each region in the memory map.

Table 18. Memory access behavior

<table>
<thead>
<tr>
<th>Address range</th>
<th>Memory region</th>
<th>Memory type</th>
<th>Shareability</th>
<th>XN</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000-0x1FFFFFFF</td>
<td>Code</td>
<td>Normal</td>
<td>Non-shareable</td>
<td></td>
<td>Executable region for program code. You can also put data here.</td>
</tr>
<tr>
<td>0x20000000-0x3FFFFFFF</td>
<td>SRAM</td>
<td>Normal</td>
<td>Non-shareable</td>
<td></td>
<td>Executable region for data. You can also put code here.</td>
</tr>
<tr>
<td>0x40000000-0x5FFFFFFF</td>
<td>Peripheral</td>
<td>Device, nGnRE</td>
<td>Shareable</td>
<td>XN</td>
<td>On-chip device memory.</td>
</tr>
<tr>
<td>0x60000000-0x9FFFFFFF</td>
<td>RAM</td>
<td>Normal</td>
<td>Non-shareable</td>
<td></td>
<td>Executable region for data.</td>
</tr>
<tr>
<td>0xA0000000-0xDFFFFFFF</td>
<td>External device</td>
<td>Device, nGnRE</td>
<td>Shareable</td>
<td>XN</td>
<td>External device memory.</td>
</tr>
<tr>
<td>0xE0000000-0xE003FFFFF</td>
<td>Private Peripheral Bus</td>
<td>Device, nGnRE</td>
<td>Shareable</td>
<td>XN</td>
<td>This region includes the SCS, NVIC, MPU, SAU, BPU, ITM, and DWT registers.</td>
</tr>
<tr>
<td>0xE0040000-0xE0043FFF</td>
<td>Device</td>
<td>Device, nGnRE</td>
<td>Shareable</td>
<td>XN</td>
<td>This region is for debug components and can include the ETM, CTI, and TPIU configuration registers or none.</td>
</tr>
<tr>
<td>0xE0044000-0xE0047FFF</td>
<td>Private Peripheral Bus</td>
<td>Device, nGnRE</td>
<td>Shareable</td>
<td>XN</td>
<td>This region includes the ROM tables.</td>
</tr>
<tr>
<td>0xE0100000-0xE0100000</td>
<td>Vendor_SYS</td>
<td>Device, nGnRE</td>
<td>Shareable</td>
<td>XN</td>
<td>Vendor specific.</td>
</tr>
</tbody>
</table>

Note:  For more information on memory types, see Section 2.3.2 Memory regions, types, and attributes. The Code, SRAM, and RAM regions can hold programs. The MPU can override the default memory access behavior described in this section.

2.3.5.1  Additional memory access constraints for caches and shared memory

When a system includes caches or shared memory, some memory regions have additional access constraints, and some regions are subdivided. This behavior is shown by the following table:
Table 19. Memory region shareability and cache policies

<table>
<thead>
<tr>
<th>Address range</th>
<th>Memory region</th>
<th>Memory type</th>
<th>Shareability</th>
<th>Cache policy</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000-0x1FFFFFFF</td>
<td>Code</td>
<td>Normal</td>
<td>-</td>
<td>WT</td>
</tr>
<tr>
<td>0x20000000-0x3FFFFFFF</td>
<td>SRAM</td>
<td>Normal</td>
<td>-</td>
<td>WBWA</td>
</tr>
<tr>
<td>0x40000000-0x5FFFFFFF</td>
<td>Peripheral</td>
<td>Device</td>
<td>Shareable</td>
<td>-</td>
</tr>
<tr>
<td>0x60000000-0x7FFFFFFF</td>
<td>RAM</td>
<td>Normal</td>
<td>-</td>
<td>WBWA</td>
</tr>
<tr>
<td>0x80000000-0x9FFFFFFF</td>
<td></td>
<td></td>
<td></td>
<td>WT</td>
</tr>
<tr>
<td>0xA0000000-0xDFFFFFFF</td>
<td>External device</td>
<td>Device</td>
<td>Shareable</td>
<td>-</td>
</tr>
<tr>
<td>0xE0000000-0xE003FFFFF</td>
<td>Private Peripheral Bus</td>
<td>Device</td>
<td>Shareable</td>
<td>-</td>
</tr>
<tr>
<td>0xE0040000-0xE0043FFF</td>
<td>Device</td>
<td>Device</td>
<td>Shareable</td>
<td>-</td>
</tr>
<tr>
<td>0xE0044000-0xE00EFFFFF</td>
<td>Private Peripheral Bus</td>
<td>-</td>
<td>Shareable</td>
<td>Device</td>
</tr>
<tr>
<td>0xF0000000-0xFFFFFFFF</td>
<td>Vendor_SYS</td>
<td>Device</td>
<td>Shareable</td>
<td>Device</td>
</tr>
</tbody>
</table>

Note: For more information on memory types and shareability, see Section 2.3.2 Memory regions, types, and attributes.

2.3.6 Software ordering of memory accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions.

In the Cortex-M33 processor this behavior can occur because of two reasons:

- Memory or devices in the memory map might have different wait states.
- Some memory accesses associated with instruction fetches are speculative.

Section 2.3.3 Device memory describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering.

The processor provides the following memory barrier instructions:

**DMB**

The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.

**DSB**

The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.

**ISB**

The Instruction Synchronization Barrier (ISB) ensures that the effect of any context-changing operations is recognizable by subsequent instructions.

The following are examples of using memory barrier instructions:

**Exception vector and vector table programming**

If the program changes an entry in the vector table, and then enables the corresponding exception, use a DMB instruction between the operations. This ensures that if the exception is taken immediately after being enabled, then the processor uses the new exception vector.

If the program updates the value of the VTOR, use a DMB instruction to ensure that the new vector table is used for subsequent exceptions.

**Self-modifying code**

If a program contains self-modifying code, use a DSB instruction followed by an ISB instruction immediately after the code modification in the program. This ensures subsequent instruction execution uses the updated program.

**Memory map switching**

If the system contains a memory map switching mechanism, use a DSB instruction followed by an ISB instruction after switching the memory map. This ensures subsequent instruction execution uses the updated memory map.

**MPU programming**

Use a DSB followed by an ISB instruction or exception return to ensure that the new MPU configuration is used by subsequent instructions.

**SAU programming**

Use a DSB followed by an ISB instruction or exception return to ensure that the SAU configuration is used by subsequent instructions.
2.3.7 Memory endianness

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Little-endian format in Figure 6 describes how words of data are stored in memory.

Little-endian format

In little-endian format, the processor stores the least significant byte (lsbyte) of a word at the lowest-numbered byte, and the most significant byte (msbyte) at the highest-numbered byte.

Figure 6. Little-endian example

![Little-endian example diagram]

2.3.8 Synchronization primitives

The instruction set support for the processor includes pairs of synchronization primitives. These provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use them to implement semaphores or an exclusive read-modify-write memory sequence.

Instructions in synchronization primitives

A pair of synchronization primitives contains the following:

A Load-Exclusive instruction

Used to read the value of a memory location, requesting exclusive access to that location.

A Store-Exclusive instruction

Used to attempt to write to the same memory location, returning a status bit to a register. If this bit is:

0

It indicates that the thread or process gained exclusive access to the memory, and the write succeeded.

1

It indicates that the thread or process did not gain exclusive access to the memory, and no write was performed.

Load-Exclusive and Store-Exclusive instructions

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions:
  - LDAEX and STLEX.
  - LDREX and STREX.

- The halfword instructions:
  - LDAEXH and STLEXH.
  - LDREXH and STREXH.

- The byte instructions:
  - LDAEXB and STLEXB.
  - LDREXB and STREXB.
Performing an exclusive read-modify-write

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.
To perform an exclusive read-modify-write of a memory location, the software must:
1. Use a Load-Exclusive instruction to read the value of the location.
2. Modify the value, as required.
3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
4. Test the returned status bit. If this bit is:
   0
   The read-modify-write completed successfully.
   1
   No write was performed. This indicates that the value returned at step 1 might be out of date.
   The software must retry the entire read-modify-write sequence.

Implementing a semaphore

The software can use the synchronization primitives to implement a semaphore as follows:
1. Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
2. If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
3. If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

Exclusive tags

The processor includes an exclusive access monitor, that tags the fact that the processor has executed a Load-Exclusive instruction. If the processor is part of a multiprocessor system with a global monitor, and the address is in a shared region of memory, then the system also globally tags the memory locations that are addressed by exclusive accesses by each processor.

The processor clears its exclusive access tag if:
- It executes a CLREX instruction.
- It executes a STREX or STLEX instruction, regardless of whether the write succeeds.
- An exception occurs. This means that the processor can resolve semaphore conflicts between different threads.

In a multiprocessor implementation:
- Executing a CLREX instruction clears only the local exclusive access tag for the processor.
- Executing a STREX or STLEX instruction, or an exception, clears the local exclusive access tags for the processor.
- Executing a STREX or STLEX instruction to a Shareable memory region can also clear the global exclusive access tags for the processor in the system.

For more information about the synchronization primitive instructions, see Section 3.12.10 LDREX and STREX and Section 3.12.12 CLREX.

A global exclusive access can be performed:
- In a Shared region if the MPU is implemented.
- By setting ACTLR.EXTEXCLALL. In this case, exclusive information is always sent externally.

In any other case, exclusive information is not sent on the AHB bus, HEXCL is 0, and only the local monitor is used.
If HEXCL is sent externally and there is no exclusive monitor for the corresponding memory region, then STREX and STLEX fails.

2.3.9 Programming hints for the synchronization primitives

ISO/IEC C cannot directly generate the exclusive access instructions. CMSIS provides intrinsic functions for generation of these instructions.
### Table 20. CMSIS functions for exclusive access instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>CMSIS function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDAEX</td>
<td>uint16_t __LDAEX (volatile uint16_t * ptr)</td>
</tr>
<tr>
<td>LDAEXB</td>
<td>uint8_t __LDAEXB (volatile uint8_t * ptr)</td>
</tr>
<tr>
<td>LDAEXH</td>
<td>uint16_t __LDAEXH (volatile uint16_t * ptr)</td>
</tr>
<tr>
<td>LDREX</td>
<td>uint32_t __LDREXW uint32_t *addr</td>
</tr>
<tr>
<td>LDREXB</td>
<td>uint8_t __LDREXB (uint8_t * addr)</td>
</tr>
<tr>
<td>LDREXH</td>
<td>uint16_t __LDREXH (uint16_t * addr)</td>
</tr>
<tr>
<td>STLEX</td>
<td>uint16_t __STLEX uint16_t value, volatile uint16_t * ptr</td>
</tr>
<tr>
<td>STLEXB</td>
<td>uint8_t __STLEXB (uint8_t value, volatile uint8_t * ptr)</td>
</tr>
<tr>
<td>STLEXH</td>
<td>uint16_t __STLEXH (uint16_t value, volatile uint16_t * ptr)</td>
</tr>
<tr>
<td>STREX</td>
<td>uint32_t __STREXW uint32_t value, uint32_t * addr</td>
</tr>
<tr>
<td>STREXB</td>
<td>uint8_t __STREXB (uint8_t value, uint8_t * addr)</td>
</tr>
<tr>
<td>STREXH</td>
<td>uint16_t __STREXH (uint16_t value, uint16_t * addr)</td>
</tr>
<tr>
<td>CLREX</td>
<td>void __CLREX (void)</td>
</tr>
</tbody>
</table>

For example:

```c
uint16_t  value;
uint16_t *address = 0x20001002;
value = __LDREXH (address);    // load 16-bit value from memory address 0x20001002
```

### 2.4 Exception model

This section contains information about different parts of the exception model such as exception types, exception priorities and exception states.

#### 2.4.1 Exception states

Each exception is in one of the following states.

- **Inactive**: The exception is not active and not pending.
- **Pending**: The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- **Active**: An exception is being serviced by the processor but has not completed.
  
  **Note**: An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.

- **Active and pending**: The exception is being serviced by the processor and there is a pending exception from the same source.

#### 2.4.2 Exception types

This section describes the exception types for a processor with and without the Security Extension.

- **Reset**: The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When either power-on or warm reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Secure state in Thread mode.
  
  This exception is not banked between Security states.
NMI
A Non-Maskable Interrupt (NMI) can be signaled by a peripheral or triggered by software. It is permanently enabled and has a fixed priority of -2. NMI can only be preempted by reset and, when it is Non-secure, by a Secure HardFault.
If AIRCR.BFHFNMINS=0, then the NMI is Secure.
If AIRCR.BFHFNMINS=1, then NMI is Non-secure.

HardFault
A HardFault is an exception that occurs because of an error during normal or exception processing. HardFaults have a fixed priority of at least -1, meaning they have higher priority than any exception with configurable priority.
This exception is not banked between Security states.
If AIRCR.BFHFNMINS=0, HardFault handles all faults that are unable to preempt the current execution. The HardFault handler is always Secure.
If AIRCR.BFHFNMINS=1, HardFault handles faults that target Non-secure state that are unable to preempt the current execution.
HardFaults that specifically target the Secure state when AIRCR.BFHFNMINS is set to 1 have a priority of -3 to ensure they can preempt any execution. A Secure HardFault at Priority -3 is only enabled when AIRCR.BFHFNMINS is set to 1. Secure HardFault handles Secure faults that are unable to preempt current execution.

MemManage
A MemManage fault is an exception that occurs because of a memory protection violation, compared to the MPU or the fixed memory protection constraints, for both instruction and data memory transactions. This fault is always used to abort instruction accesses to Execute Never (XN) memory regions.
This exception is banked between Security states.

BusFault
A BusFault is an exception that occurs because of a memory-related violation for an instruction or data memory transaction. This might be from an error that is detected on a bus in the memory system.
This exception is not banked between Security states.
If BFHFNMINS=0, BusFaults target the Secure state.
If BFHFNMINS=1, BusFaults target the Non-secure state.

UsageFault
A UsageFault is an exception that occurs because of a fault related to instruction execution. This includes:
• An undefined instruction.
• An illegal unaligned access.
• Invalid state on instruction execution.
• An error on exception return.
The following can cause a UsageFault when the core is configured by software to report them:
• An unaligned address on word and halfword memory access.
• Division by zero.
This exception is banked between Security states.

SecureFault
This exception is triggered by the various security checks that are performed. It is triggered, for example, when jumping from Non-secure code to an address in Secure code that is not marked as a valid entry point. Most systems choose to treat a SecureFault as a terminal condition that either halts or restarts the system. Any other handling of the SecureFault must be checked carefully to make sure that it does not inadvertently introduce a security vulnerability.
SecureFaults always target the Secure state.

SVC
call
A Supervisor Call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
This exception is banked between Security states.

DebugMonitor
A DebugMonitor exception. If Halting debug is disabled and the debug monitor is enabled, a debug event causes a DebugMonitor exception when the group priority of the DebugMonitor exception is greater than the current execution priority.
PendSV

PendSV is an asynchronous request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active. This exception is banked between Security states.

SysTick

A SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as a system tick. This exception is banked between Security states.

Interrupt (IRQ)

An interrupt, or IRQ, is an exception signaled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. This exception is not banked between Security states. Secure code can assign each interrupt to Secure or Non-secure state. By default all interrupts are assigned to Secure state.

Table 21. Properties of the different exception types with the Security Extension

<table>
<thead>
<tr>
<th>Exception number (see notes)</th>
<th>IRQ number (see notes)</th>
<th>Exception type</th>
<th>Priority</th>
<th>Vector address</th>
<th>Activation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>Reset</td>
<td>-4, the highest</td>
<td>0x00000004</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>2</td>
<td>-14</td>
<td>NMI</td>
<td>-2</td>
<td>0x00000008</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>3</td>
<td>-13</td>
<td>Secure HardFault when AIRCR.BFHFNMINS is 1</td>
<td>-3</td>
<td>0x0000000C</td>
<td>Synchronous</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Secure HardFault when AIRCR.BFHFNMINS is 0</td>
<td>-1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>HardFault</td>
<td>-1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>-12</td>
<td>MemManage</td>
<td>Configurable</td>
<td>0x00000010</td>
<td>Synchronous</td>
</tr>
<tr>
<td>5</td>
<td>-11</td>
<td>BusFault</td>
<td>Configurable</td>
<td>0x00000014</td>
<td>Synchronous</td>
</tr>
<tr>
<td>6</td>
<td>-10</td>
<td>UsageFault</td>
<td>Configurable</td>
<td>0x00000018</td>
<td>Synchronous</td>
</tr>
<tr>
<td>7</td>
<td>-9</td>
<td>SecureFault</td>
<td>Configurable</td>
<td>0x0000001C</td>
<td>Synchronous</td>
</tr>
<tr>
<td>8-10</td>
<td>-</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>11</td>
<td>-5</td>
<td>SVCAll</td>
<td>Configurable</td>
<td>0x0000002C</td>
<td>Synchronous</td>
</tr>
<tr>
<td>12</td>
<td>-4</td>
<td>DebugMonitor</td>
<td>Configurable</td>
<td>0x00000030</td>
<td>Synchronous</td>
</tr>
<tr>
<td>13</td>
<td>-</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>14</td>
<td>-2</td>
<td>PendSV</td>
<td>Configurable</td>
<td>0x0000003B</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>15</td>
<td>-1</td>
<td>SysTick</td>
<td>Configurable</td>
<td>0x0000003C</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>16 and above</td>
<td>0 and above</td>
<td>Interrupt (IRQ)</td>
<td>Configurable</td>
<td>0x00000040 and above. Increasing in steps of 4</td>
<td>Asynchronous</td>
</tr>
</tbody>
</table>

Note:

- To simplify the software layer, the CMSIS only uses IRQ numbers. It uses negative values for exceptions other than interrupts. The IPSR returns the Exception number, see Section 2.1.3.6.2 Interrupt Program Status Register.
- For configurable priority values, see Section 4.2.7 Interrupt Priority Registers.

For an asynchronous exception, other than reset, the processor can execute extra instructions between the moment the exception is triggered and the moment the processor enters the exception handler. Privileged software can disable the exceptions that have configurable priority, as shown in the table above. An exception that targets Secure state cannot be disabled by Non-secure code.
Reset

The exception model treats reset as a special form of exception. When either power-on or warm reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.

NMI

A Non-Maskable Interrupt (NMI) can be signaled by a peripheral or triggered by software. This is the highest priority exception other than reset. It is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or preempted by any exception other than Reset.

HardFault

A HardFault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. HardFaults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.

MemManage

A MemManage fault is an exception that occurs because of a memory protection violation, compared to the MPU or the fixed memory protection constraints, for both instruction and data memory transactions. This fault is always used to abort instruction accesses to Execute Never (XN) memory regions.

BusFault

A BusFault is an exception that occurs because of a memory-related fault for an instruction or data memory transaction. This might be from an error that is detected on a bus in the memory system.

UsageFault

A UsageFault is an exception that occurs because of a fault related to instruction execution. This includes:

- An undefined instruction.
- An illegal unaligned access.
- Invalid state on instruction execution.
- An error on exception return.

The following can cause a UsageFault when the core is configured by software to report them:

- An unaligned address on word and halfword memory access.
- Division by zero.

SVC

A Supervisor Call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.

DebugMonitor

A DebugMonitor exception. If Halting debug is disabled and the debug monitor is enabled, a debug event causes a DebugMonitor exception when the group priority of the DebugMonitor exception is greater than the current execution priority.

PendSV

PendSV is an asynchronous request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.

SysTick

A SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as a system tick.

Interrupt (IRQ)

An interrupt, or IRQ, is an exception signaled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

<table>
<thead>
<tr>
<th>Exception number (see notes)</th>
<th>IRQ number (see notes)</th>
<th>Exception type</th>
<th>Priority</th>
<th>Vector address</th>
<th>Activation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>Reset</td>
<td>-4, the highest</td>
<td>0x00000004</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>2</td>
<td>-14</td>
<td>NMI</td>
<td>-2</td>
<td>0x00000008</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>3</td>
<td>-13</td>
<td>HardFault</td>
<td>-1</td>
<td>0x0000000C</td>
<td>Synchronous</td>
</tr>
<tr>
<td>4</td>
<td>-12</td>
<td>MemManage</td>
<td>Configurable</td>
<td>0x00000010</td>
<td>Synchronous</td>
</tr>
</tbody>
</table>
### Exception number (see notes)

<table>
<thead>
<tr>
<th>IRQ number (see notes)</th>
<th>Exception type</th>
<th>Priority</th>
<th>Vector address</th>
<th>Activation</th>
</tr>
</thead>
<tbody>
<tr>
<td>5 -11</td>
<td>BusFault</td>
<td>Configurable</td>
<td>0x00000014</td>
<td>Synchronous when precise, asynchronous when imprecise</td>
</tr>
<tr>
<td>6 -10</td>
<td>UsageFault</td>
<td>Configurable</td>
<td>0x00000018</td>
<td>Synchronous</td>
</tr>
<tr>
<td>7-10</td>
<td>-</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>11 -5</td>
<td>SVCall</td>
<td>Configurable</td>
<td>0x0000002C</td>
<td>Synchronous</td>
</tr>
<tr>
<td>12 -4</td>
<td>DebugMonitor</td>
<td>Configurable</td>
<td>0x00000030</td>
<td>Synchronous</td>
</tr>
<tr>
<td>13 -2</td>
<td>-</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>14 -1</td>
<td>PendSV</td>
<td>Configurable</td>
<td>0x00000038</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>15 -1</td>
<td>SysTick</td>
<td>Configurable</td>
<td>0x0000003C</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>16 and above</td>
<td>0 and above</td>
<td>Interrupt (IRQ)</td>
<td>0x00000040 and above. Increasing in steps of 4</td>
<td>Asynchronous</td>
</tr>
</tbody>
</table>

### Note:
- To simplify the software layer, the CMSIS only uses IRQ numbers. It uses negative values for exceptions other than interrupts. The IPSR returns the Exception number, see Section 2.1.3.6.2 Interrupt Program Status Register.
- For configurable priority values, see Section 4.2.7 Interrupt Priority Registers.

### 2.4.3 Exception handlers

The exception handlers are the following:

**Interrupt Service Routines (ISRs)**

Interrupts IRQ0-IRQ479 are the exceptions that are handled by ISRs. Each interrupt is configured by Secure software in Secure or Non-secure state, using NVIC_ITNS.

**Fault handler**

The fault handler handles the following exceptions:
- HardFault.
- MemManage.
- BusFault.
- UsageFault.
- SecureFault.

There can be separate MemManage and UsageFault handlers in Secure and Non-secure state. The AIRCR.BFHFNMIN bit controls the target state for HardFault and BusFault. SecureFault always targets Secure State.

**System handlers**

The system handlers handle the following system exceptions:
- NMI.
- PendSV.
- SVCall.
- SysTick.

Most system handlers can be banked with separate handlers between Secure and Non-secure state. The AIRCR.BFHFNMIN bit controls the target state for NMI.
### Vector table

The Vector Table Offset Register (VTOR) in the System Control Block (SCB) determines the starting address of the vector table. The VTOR is banked so there is a VTOR_S and a VTOR_NS. The initial values of VTOR_S and VTOR_NS are system design specific. The vector table used depends on the target state of the exception. For exceptions targeting the Secure state, VTOR_S is used. For exceptions targeting the Non-secure state, VTOR_NS is used. The Vector Table Offset Register (VTOR) in the System Control Block (SCB) determines the starting address of the vector table.

The following figure shows the order of the exception vectors in the vector table. The least-significant bit of each vector is 1, indicating that the exception handler is written in Thumb code.

![Figure 7. Vector table](image)

On system reset the vector table is set to the value of the external INITNSVTOR bus. Privileged software can write to VTOR to relocate the vector table start address to a different memory location, in the range 0x00000000 to 0xFFFFFF80, assuming access is allowed by the external LOCKNSVTOR pin.

The silicon vendor must configure the required alignment, which depends on the number of interrupts implemented. The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if you require 21 interrupts, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

The following figure shows the order of the exception vectors in the Secure and Non-secure vector tables. The least-significant bit of each vector is 1, indicating that the exception handler is written in Thumb code.
Because reset always targets Secure state, the Non-secure Reset and Non-secure Initial SP value are ignored by the hardware.

On system reset, the Non-secure vector table is set to the value of the external INITNSVTOR bus, and the Secure vector table is set to the value of the external INITSVTOR bus. Privileged software can write to VTOR_S and VTOR_NS to relocate the vector table start address to a different memory location, in the range 0x00000000 to 0xFFFFF80, assuming access is allowed by the external LOCKNSVTOR and LOCKSVTARCR pins respectively.

The silicon vendor must configure the required alignment of the vector tables, which depends on the number of interrupts implemented. The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if you require 21 interrupts, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

### 2.4.5 Exception priorities

All exceptions have an assigned priority that is used to control both pre-emption and prioritization between pending exceptions. A lower priority value indicates a higher priority. You can configure priorities for all exceptions except Reset, HardFault, and NMI.

If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see:

- Section 4.3.10 System Handler Priority Registers.
- Section 4.2.7 Interrupt Priority Registers.

**Note:** Configurable priorities are in the range 0-255. The Reset, HardFault, and NMI exceptions, with fixed negative priority values always have higher priority than any other exception.

<Directions for licensee: The 0-255 number is a licensee-configured value. If the device implements fewer than 8 bits of priority, the licensee must change the number 0-255 to 127, 63, 31, 15 or 7 to correspond to the number of bits implemented (7 down to 3 respectively).>

For configurable priority exceptions, the target Security state also affects the programmed priority. Depending on the value of AIRCR.PRIS, the priority can be extended.
In Table 23, the values in columns 2 and 3 must match, and increase from zero in increments of 32. The values in column 4 start from 128 and increase in increments of 16.

Table 23. Extended priority when the number of interrupt priority levels is 8

<table>
<thead>
<tr>
<th>Priority value [7:5]</th>
<th>Secure priority</th>
<th>Non-secure priority when AIRCR.PRIS = 0</th>
<th>Non-secure priority when AIRCR.PRIS = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>128</td>
</tr>
<tr>
<td>1</td>
<td>32</td>
<td>32</td>
<td>144</td>
</tr>
<tr>
<td>2</td>
<td>64</td>
<td>64</td>
<td>160</td>
</tr>
<tr>
<td>3</td>
<td>96</td>
<td>96</td>
<td>176</td>
</tr>
<tr>
<td>4</td>
<td>128</td>
<td>128</td>
<td>192</td>
</tr>
<tr>
<td>5</td>
<td>160</td>
<td>160</td>
<td>208</td>
</tr>
<tr>
<td>6</td>
<td>192</td>
<td>192</td>
<td>224</td>
</tr>
<tr>
<td>7</td>
<td>224</td>
<td>224</td>
<td>240</td>
</tr>
</tbody>
</table>

In Table 24, the values in columns 2 and 3 must match, and increase from zero in increments of 16. The values in column 4 start from 128 and increase in increments of 8.

Table 24. Extended priority when the number of interrupt priority levels is 16

<table>
<thead>
<tr>
<th>Priority value [7:4]</th>
<th>Secure priority</th>
<th>Non-secure priority when AIRCR.PRIS = 0</th>
<th>Non-secure priority when AIRCR.PRIS = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>128</td>
</tr>
<tr>
<td>1</td>
<td>16</td>
<td>16</td>
<td>136</td>
</tr>
<tr>
<td>2</td>
<td>32</td>
<td>32</td>
<td>144</td>
</tr>
<tr>
<td>3</td>
<td>48</td>
<td>48</td>
<td>152</td>
</tr>
<tr>
<td>4</td>
<td>64</td>
<td>64</td>
<td>160</td>
</tr>
<tr>
<td>5</td>
<td>80</td>
<td>80</td>
<td>168</td>
</tr>
<tr>
<td>6</td>
<td>96</td>
<td>96</td>
<td>176</td>
</tr>
<tr>
<td>7</td>
<td>112</td>
<td>112</td>
<td>184</td>
</tr>
<tr>
<td>8</td>
<td>128</td>
<td>128</td>
<td>192</td>
</tr>
<tr>
<td>9</td>
<td>144</td>
<td>144</td>
<td>200</td>
</tr>
<tr>
<td>10</td>
<td>160</td>
<td>160</td>
<td>208</td>
</tr>
<tr>
<td>11</td>
<td>176</td>
<td>176</td>
<td>216</td>
</tr>
<tr>
<td>12</td>
<td>192</td>
<td>192</td>
<td>224</td>
</tr>
<tr>
<td>13</td>
<td>208</td>
<td>208</td>
<td>232</td>
</tr>
<tr>
<td>14</td>
<td>224</td>
<td>224</td>
<td>240</td>
</tr>
<tr>
<td>15</td>
<td>240</td>
<td>240</td>
<td>248</td>
</tr>
</tbody>
</table>

Assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.
2.4.6 Interrupt priority grouping
To increase priority control in systems with interrupts, the NVIC supports priority grouping. This divides each interrupt priority register entry into two fields, an upper field that defines the group priority, and a lower field that defines a subpriority within the group.

Only the group priority determines pre-emption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not pre-empt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

If a pending Secure exception and a pending Non-secure exception both have the same group priority field value, the same subpriority field value, and the same exception number, the Secure exception takes precedence.

2.4.7 Exception entry and return
Descriptions of exception handling use the following terms.

Preemption  An exception can preempt the current execution if its priority is higher than the current execution priority.
When one exception preempts another, the exceptions are called nested exceptions.

Return  This occurs when the exception handler is completed.
The processor pops the stack and restores the processor state to the state it had before the interrupt occurred.

Tail-chaining  This mechanism speeds up exception servicing. On completion of an exception handler or during the return operation, if there is a pending exception that meets the requirements for exception entry, then the stack pop is skipped and control transfers directly to the new exception handler.

Late arriving interrupts  This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving may be affected by the late arrival depending on the stacking requirements of the original exception and the late-arriving exception. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

2.4.7.1 Exception entry
Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode, or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means that the exception has higher priority than any limits set by the mask registers. An exception with lower priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as stacking and the structure of the data stacked is referred as the stack frame.

If the floating-point context is active, the Cortex-M33 processor can automatically stack the architected floating-point state on exception entry. The following figure shows the Cortex-M33 processor stack frame layout when an interrupt or an exception is preserved on the stack:

- with floating-point state.
- without floating-point state.

Note: Where stack space for floating-point state is not allocated, the stack frame is the same as that of Armv8-M implementations without an FPU.
When a Non-secure exception preempts a Secure context, additional context is saved onto the stack and the stacked registers are cleared to ensure no Secure data is available to Non-secure software.

If the Security Extension is implemented, when a Non-secure exception preempts software running in a Secure state, additional context is saved onto the stack and the stacked registers are cleared to ensure no Secure data is available to Non-secure software, as the following figure shows.

Figure 9. Stack frame when an interrupt or an exception is preserved on the stack with or without floating-point state

Figure 10. Stack frame extended to save additional context when the Security Extension is implemented
If the floating-point context is active, the Cortex-M33 processor automatically stacks floating-point state in the stack frame. There are two frame formats that contain floating-point context. If an exception is taken from Secure state and FPCCR.TS is set, the additional floating-point context is stacked. In all other cases, only the standard floating-point context is stacked, as the following figure shows.

**Figure 11. Extended exception stack frame**

Note: The conditions that trigger saving additional FP context are different from those that trigger additional integer context.
The Stack pointer of the interrupted thread or handler is always used for stacking the state before the exception is taken. For example if an exception is taken from Secure state to a Non-secure handler the Secure stack pointer is used to save the state.

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. The stack frame includes the return address. This is the address of the next instruction in the interrupted program. This value is restored to the PC at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the LR. This value is used to trigger exception return when the exception handler is complete.

If no higher priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher priority exception occurs during exception entry, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception. This is the late arrival case.

2.4.7.2 Exception return

Exception return occurs when the processor is in Handler mode and execution of one of the following instructions attempts to set the PC to an EXC_RETURN value:

- A POP or LDM instruction that loads the PC.
- An LDR instruction that loads the PC
- A BX instruction using any register.

The processor saves an EXC_RETURN value to the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. When the processor loads a value matching this pattern to the PC it detects that the operation is not a normal branch operation and, instead, that the exception is complete. As a result, it starts the exception return sequence. Bits[6:0] of the EXC_RETURN value indicate the required return stack, processor mode, Security state, and stack frame as the following table shows.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>PREFIX</td>
<td>Indicates that this is an EXC_RETURN value. This field reads as 0b11111111.</td>
</tr>
<tr>
<td>[6]</td>
<td>S</td>
<td>Indicates whether registers have been pushed to a Secure or Non-secure stack.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>Non-secure stack used.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Secure stack used.</td>
</tr>
<tr>
<td>[5]</td>
<td>DCRS</td>
<td>Indicates whether the default stacking rules apply, or whether the callee registers are already on the stack.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>Stacking of the callee saved registers is skipped.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Default rules for stacking the callee registers are followed.</td>
</tr>
<tr>
<td>[4]</td>
<td>FType</td>
<td>In a PE with the Main and Floating-point Extensions:</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>The PE allocated space on the stack for FP context.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>The PE did not allocate space on the stack for FP context.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>In a PE without the Floating-point Extension, this bit is Reserved, RES1.</td>
</tr>
<tr>
<td>[3]</td>
<td>Mode</td>
<td>Indicates the mode that was stacked from.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>Handler mode.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Thread mode.</td>
</tr>
<tr>
<td>[2]</td>
<td>SPSEL</td>
<td>Indicates which stack contains the exception stack frame.</td>
</tr>
</tbody>
</table>
The processor saves an EXC_RETURN value to the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. When the processor loads a value matching this pattern to the PC it detects that the operation is not a normal branch operation and, instead, that the exception is complete. As a result, it starts the exception return sequence. Bits[6:0] of the EXC_RETURN value indicate the required return stack, processor mode, and stack frame as the following table shows.

**Table 26. Exception return behavior**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>PREFIX</td>
<td>Indicates that this is an EXC_RETURN value. This field reads as 0b11111111.</td>
</tr>
<tr>
<td>[4]</td>
<td>FType</td>
<td>In a PE with the Main and Floating-point Extensions: 0 The PE allocated space on the stack for FP context. 1 The PE did not allocate space on the stack for FP context. In a PE without the Floating-point Extension, this bit is Reserved, RES1.</td>
</tr>
<tr>
<td>[3]</td>
<td>Mode</td>
<td>Indicates the mode that was stacked from. 0 Handler mode. 1 Thread mode.</td>
</tr>
<tr>
<td>[2]</td>
<td>SPSEL</td>
<td>Indicates which stack contains the exception stack frame. 0 Main stack pointer. 1 Process stack pointer.</td>
</tr>
<tr>
<td>[1:0]</td>
<td>-</td>
<td>Reserved, RES0.</td>
</tr>
</tbody>
</table>

### Security state switches

The following table presents the possible security transitions, the instructions that can cause them, and any faults that may be generated.

**Table 27. Security state transitions**

<table>
<thead>
<tr>
<th>Current Security state</th>
<th>Security attribute of the branch target address</th>
<th>Security state change</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure</td>
<td>Non-secure</td>
<td>Change to Non-secure state if the branch was a BXNS or BLXNS instruction, with the lsb of its target address set to 0. Otherwise, a SecureFault is generated.</td>
</tr>
<tr>
<td>Non-secure</td>
<td>Secure and Non-secure callable</td>
<td>Change to Secure state if the branch target address contains an SG instruction.</td>
</tr>
</tbody>
</table>
Current Security state | Security attribute of the branch target address | Security state change
--- | --- | ---
Non-secure | Secure and not Non-secure callable | If the target address does not contain an SG a SecureFault is generated.

A SecureFault is generated.

The following figure shows the Security state transitions:

![Security state transitions](image)

Secure software can call a Non-secure function using the `BLXNS` instruction. When this happens, the LR is set to a special value called FNC_RETURN, and the return address and XPSR is saved onto the Secure stack. Return from Non-secure state to Secure state is triggered when one of the following instructions attempts to set the PC to an FNC_RETURN value:

- A `POP` or `LDM` instruction that loads the PC.
- An `LDR` instruction that loads the PC.
- A `BX` instruction using any register.

When a return from Non-secure state to Secure state occurs the processor restores the program counter and XPSR from the Secure stack.

Any scenario not listed in the table triggers a SecureFault. For example:

- Sequential instructions that cross security attributes from Secure to Non-secure.
- A 32-bit instruction fetch that crosses regions with different security attributes.

### 2.6 Fault handling

Faults can occur on instruction fetches, instruction execution, and data accesses. When a fault occurs, information about the cause of the fault is recorded in various registers, according to the type of fault. Faults are a subset of the exceptions.

Faults are generated by:

- A bus error on:
  - An instruction fetch or vector table load.
  - A data access.
- An internally-detected error such as an undefined instruction.
- Attempting to execute an instruction from a memory region marked as *Execute Never* (XN).
- A privilege violation or an attempt to access an unmanaged region causing an MPU fault.
- A security violation.

#### 2.6.1 Fault types reference table

The table shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates that the fault has occurred.
### Table 28. Faults

<table>
<thead>
<tr>
<th>Fault</th>
<th>Handler</th>
<th>Bit name</th>
<th>Fault status register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus error on a vector read</td>
<td>HardFault</td>
<td>VECTTBL</td>
<td>Section 4.3.13 HardFault Status Register</td>
</tr>
<tr>
<td>Fault escalated to a hard fault</td>
<td></td>
<td>FORCED</td>
<td></td>
</tr>
<tr>
<td>MPU or default memory map mismatch:</td>
<td>MemManage</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>On instruction access</td>
<td></td>
<td>IACCVIOL (1)</td>
<td>Section 4.3.12.1 MemManage Fault Status Register</td>
</tr>
<tr>
<td>On data access</td>
<td></td>
<td>DACCVIOL</td>
<td></td>
</tr>
<tr>
<td>During exception stacking</td>
<td>MemManage</td>
<td>MSTKERR</td>
<td></td>
</tr>
<tr>
<td>During exception unstacking</td>
<td>BusFault</td>
<td>MUNSKERR</td>
<td></td>
</tr>
<tr>
<td>During lazy floating-point state preservation</td>
<td>BusFault</td>
<td>MLSPERR</td>
<td></td>
</tr>
<tr>
<td>Bus error:</td>
<td>BusFault</td>
<td>-</td>
<td>Section 4.3.12.2 BusFault Status Register</td>
</tr>
<tr>
<td>During exception stacking</td>
<td>BusFault</td>
<td>STKERR</td>
<td></td>
</tr>
<tr>
<td>During exception unstacking</td>
<td>BusFault</td>
<td>UNSTKERR</td>
<td></td>
</tr>
<tr>
<td>During instruction prefetch</td>
<td>BusFault</td>
<td>IBUSERR</td>
<td></td>
</tr>
<tr>
<td>During lazy floating-point state preservation</td>
<td>BusFault</td>
<td>LSPERR</td>
<td></td>
</tr>
<tr>
<td>Precise data bus error</td>
<td>BusFault</td>
<td>PRECISERR</td>
<td></td>
</tr>
<tr>
<td>Imprecise data bus error</td>
<td>BusFault</td>
<td>IMPRECISERR</td>
<td></td>
</tr>
<tr>
<td>Undefined instruction</td>
<td>UsageFault</td>
<td>UNDEFINSTR</td>
<td>Section 4.3.12.3 UsageFault Status Register</td>
</tr>
<tr>
<td>Attempt to enter an invalid instruction set state</td>
<td>UsageFault</td>
<td>INVSTATE</td>
<td></td>
</tr>
<tr>
<td>Invalid EXC_RETURN value</td>
<td>UsageFault</td>
<td>INVPC</td>
<td></td>
</tr>
<tr>
<td>Illegal unaligned load or store</td>
<td>UsageFault</td>
<td>UNALIGNED</td>
<td></td>
</tr>
<tr>
<td>Stack overflow flag</td>
<td>UsageFault</td>
<td>STKOF</td>
<td></td>
</tr>
<tr>
<td>Divide By 0</td>
<td>UsageFault</td>
<td>DIVBYZERO</td>
<td></td>
</tr>
<tr>
<td>Lazy state error flag</td>
<td>SecureFault</td>
<td>LSERR</td>
<td></td>
</tr>
<tr>
<td>Lazy state preservation error flag</td>
<td>SecureFault</td>
<td>LSPERR</td>
<td></td>
</tr>
<tr>
<td>Invalid transition flag</td>
<td>SecureFault</td>
<td>INVTRAN</td>
<td></td>
</tr>
<tr>
<td>Attribution unit violation flag</td>
<td>SecureFault</td>
<td>AUVIOL</td>
<td>Section 4.5.7 Secure Fault Status Register</td>
</tr>
<tr>
<td>Invalid exception return flag</td>
<td>SecureFault</td>
<td>INVER</td>
<td></td>
</tr>
<tr>
<td>Invalid integrity signature flag</td>
<td>SecureFault</td>
<td>INVIS</td>
<td></td>
</tr>
<tr>
<td>Invalid entry point</td>
<td>SecureFault</td>
<td>INVEP</td>
<td></td>
</tr>
</tbody>
</table>

1. Occurs on an access to an XN region even if the processor does not include an MPU or the MPU is disabled.
2. Attempting to use an instruction set other than the T32 instruction set or returns to a non load/store-multiple instruction with ICI continuation.

### 2.6.2 Fault escalation to HardFault

All fault exceptions other than HardFault have configurable exception priority. Software can disable execution of the handlers for these faults.

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler.

In some situations, a fault with configurable priority is treated as a HardFault. This is called priority escalation, and the fault is described as escalated to HardFault. Escalation to HardFault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to HardFault occurs because a fault handler cannot preempt itself; it must have the same priority as the current execution priority level.
A fault handler causes a fault with the same or lower priority as the fault it is servicing. This is because the handler for the new fault cannot preempt the currently executing fault handler.

An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.

A fault occurs and the handler for that fault is not enabled.

If a BusFault occurs during a stack push when entering a BusFault handler, the BusFault does not escalate to a HardFault. This means that if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

The faults and fixed priority exceptions are also designated as Secure or Non-secure under the control of AIRCR.BFHFMNINS. When AIRCR.BFHFMNINS is set to:

0  BusFaults and fixed priority exceptions are designated as Secure. The exceptions retain the prioritization of HardFault at -1 and NMI at -2.
1  BusFaults and fixed priority exceptions are designated as Non-secure. In this case, Secure HardFault is introduced at priority -3 to ensure that faults that target Secure state are recognized.

The Non-secure state cannot inhibit BusFaults and fixed priority exceptions which target Secure state. Therefore when faults and fixed priority exceptions are Secure, Non-secure FAULTMASK (FAULTMASK_NS) only inhibits programmable priority exceptions, making it equivalent to Non-secure PRIMASK (PRIMASK_NS).

Non-secure programmable priority exceptions are mapped to the regular priority range 0-255, if AIRCR.PRIS is clear. Non-secure programmable priority exceptions are mapped to the bottom half the regular priority range, 128-255, if AIRCR.PRIS is set to 1. Therefore the FAULTMASK_NS sets the execution priority to 0 or 80, according to AIRCR.PRIS, to mask the Non-secure programmable priority exception only.

When BusFaults and fixed priority exceptions are Secure, FAULTMASK_S sets execution priority to -1 to inhibit everything up to and including HardFault.

When BusFaults and fixed priority exceptions are designated as Non-secure, FAULTMASK_NS boosts priority to -1 to inhibit everything up to Non-secure HardFault at priority -1, while FAULTMASK_S boosts priority to -3 to inhibit all faults and fixed priority exceptions including the Secure HardFault at priority -3.

Note: Only Reset can preempt the fixed priority Secure HardFault when AIRCR.BFHFMNINS is set to 1. A Secure HardFault when AIRCR.BFHFMNINS is set to 1 can preempt any exception other than Reset. A Secure HardFault when AIRCR.BFHFMNINS is set to 0 can preempt any exception other than Reset, NMI, or another HardFault.

2.6.3 Fault status registers and fault address registers

The fault status registers indicate the cause of a fault. For BusFaults, and MemManage faults, the fault address register indicates the address that is accessed by the operation that caused the fault. The fault status registers indicate the cause of a fault. For BusFaults, SecureFaults, and MemManage faults, the fault address register indicates the address that is accessed by the operation that caused the fault.

The processor has two physical fault address registers. One shared between the MMFAR_S, SFAR, and BFAR (only if AIRCR.BFHFMNINS is set to 0), and the other shared between the MMFAR_NS and BFAR (only if AIRCR.BFHFMNINS is set to 1). These are targeted by Secure and Non-secure faults respectively.

The processor has one physical fault address register. It is shared between the MMFAR and BFAR. For each physical fault address register, it is only possible to report the address of one fault at a time. Each fault address register is updated when one of the *FARVALID bits is set for their respective faults in the associated *FSR register. Any fault that targets a fault address register with one of its *FARVALID bits already set does not update the fault address. The *FARVALID bits must be cleared before another fault address can be reported.

The following table shows the fault status and fault address registers.

<table>
<thead>
<tr>
<th>Handler</th>
<th>Status register name</th>
<th>Address register name</th>
<th>Register description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HardFault</td>
<td>HFSR</td>
<td>-</td>
<td>Section 4.3.13 HardFault Status Register</td>
</tr>
</tbody>
</table>
| MemManage | MMFSR\(^{(1)}\)      | MMFAR\(^{(1)}\)       | Section 4.3.12.1 MemManage Fault Status Register  
|           |                      |                       | Section 4.3.14 MemManage Fault Address Register |

PM0264 - Rev 2  
page 40/232
# Power management

## 2.7 Power management

The Cortex-M33 processor supports modes for sleep and deep sleep that reduce power consumption. Sleep mode stops the processor clock. Deep sleep mode stops the system clock and switches off the PLL and flash memory.

The SCR.SLEEPDEEP bit selects which sleep mode is used. For more information about the behavior of the sleep modes, see Section 4.3.8 System Control Register.

### 2.7.1 Entering sleep mode

The system can generate spurious wakeup events. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

#### 2.7.1.1 Wait for interrupt

The `wait for interrupt` instruction, `WFI`, causes immediate entry to sleep mode unless the wakeup condition is true. When the processor executes a `WFI` instruction, it stops executing instructions and enters sleep mode.

#### 2.7.1.2 Wait for event

The `wait for event` instruction, `WFE`, causes entry to sleep mode depending on the value of a one-bit event register.

When the processor executes a `WFE` instruction, it checks the value of the event register:

- **0** The processor stops executing instructions and enters sleep mode.
- **1** The processor clears the register to 0 and continues executing instructions without entering sleep mode.

If the event register is 1, it indicates that the processor must not enter sleep mode on execution of a `WFE` instruction. Typically, this is because an external event signal is asserted, or a processor in the system has executed an `SEV` instruction.

#### 2.7.1.3 Sleep-on-exit

If the SLEEPONEXIT bit of the SCR is set to 1, when the processor completes the execution of all exception handlers, it immediately enters sleep mode without restoring the Thread context from the stack. Use this mechanism in applications that only require the processor to run when an exception occurs.
2.7.2  **Wakeup from sleep mode**
The conditions for the processor to wake up depend on the mechanism that causes it to enter sleep mode.

2.7.2.1  **Wakeup from WFI or sleep-on-exit**
Normally, the processor wakes up only when it detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up, and before it executes an interrupt handler. To achieve this set the PRIMASK bit to 1 and the FAULTMASK bit to 0. If an interrupt arrives that is enabled and has a higher priority than the current exception priority, the processor wakes up but does not execute the interrupt handler until the processor sets PRIMASK to zero.

2.7.2.2  **Wakeup from WFE**
Conditions which cause the processor to wakeup from WFE.
The processor wakes up if:
- It detects an exception with sufficient priority to cause exception entry.
- It detects an external event signal.
- In a multiprocessor system, another processor in the system executes an **SEV** instruction.
In addition, if the SEVONPEND bit in the SCR is set to 1, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry.

2.7.3  **The external event input**
The processor provides an external event input signal. Peripherals can drive this signal, either to wake the processor from WFE, or to set the internal WFE event register to 1 to indicate that the processor must not enter sleep mode on a later WFE instruction.

2.7.4  **Power management programming hints**
ISO/IEC C cannot directly generate the **WFI** and **WFE** instructions.
The CMSIS provides the following functions for these instructions:
```c
void __WFE(void) // Wait for Event
void __WFI(void) // Wait for Interrupt
```
The Cortex®-M33 Instruction Set

3.1 Instruction set summary

The T32 instruction set is supported by the Cortex-M33 processor.

Note: In the following table:
- Angle brackets, <>, enclose alternative forms of the operand.
- Braces, {}, enclose optional operands.
- The Operands column is not exhaustive.
- Op2 is a flexible second operand that can be either a register or a constant.
- Most instructions can use an optional condition code suffix.
For more information on the instructions and operands, see the instruction descriptions.

Table 30. Cortex-M33 instruction set summary

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operands</th>
<th>Brief description</th>
<th>Flags</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC, ADCS</td>
<td>(Rd,) Rn, Op2</td>
<td>Add with Carry</td>
<td>N,Z,C,V</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>ADD, ADDS</td>
<td>(Rd,) Rn, Op2</td>
<td>Add</td>
<td>N,Z,C,V</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>ADD, ADDW</td>
<td>(Rd,) Rn, #imm12</td>
<td>Add</td>
<td>-</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>ADR</td>
<td>Rd, label</td>
<td>Address to Register</td>
<td>-</td>
<td>Section 3.12.1 ADR</td>
</tr>
<tr>
<td>AND, ANDS</td>
<td>(Rd,) Rn, Op2</td>
<td>Logical AND</td>
<td>N,Z,C</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>ASR, ASRS</td>
<td>Rd, Rm, &lt;Rs</td>
<td>#n&gt;</td>
<td>Arithmetic Shift Right</td>
<td>N,Z,C</td>
</tr>
<tr>
<td>B {cond}</td>
<td>label</td>
<td>Branch (conditionally)</td>
<td>-</td>
<td>Section 3.9.2 B, BL, BX, and BLX</td>
</tr>
<tr>
<td>BFC</td>
<td>Rd, #lsb, #width</td>
<td>Bit Field Clear</td>
<td>-</td>
<td>Section 3.8.1 BFC and BFI</td>
</tr>
<tr>
<td>BFI</td>
<td>Rd, Rn, #lsb, #width</td>
<td>Bit Field Insert</td>
<td>-</td>
<td>Section 3.8.1 BFC and BFI</td>
</tr>
<tr>
<td>BIC, BICS</td>
<td>(Rd,) Rn, Op2</td>
<td>Bit Clear</td>
<td>N,Z,C</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>BKPT</td>
<td>#imm8</td>
<td>Breakpoint</td>
<td>-</td>
<td>Section 3.11.1 BKPT</td>
</tr>
<tr>
<td>BL</td>
<td>label</td>
<td>Branch with Link</td>
<td>-</td>
<td>Section 3.9.2 B, BL, BX, and BLX</td>
</tr>
<tr>
<td>BLX</td>
<td>Rm</td>
<td>Branch indirect with Link and Exchange</td>
<td>-</td>
<td>Section 3.9.2 B, BL, BX, and BLX</td>
</tr>
<tr>
<td>BLXNS</td>
<td>Rm</td>
<td>Branch indirect with Link and Exchange, Non-secure</td>
<td>-</td>
<td>Section 3.9.3 BXNS and BLXNS</td>
</tr>
<tr>
<td>BX</td>
<td>Rm</td>
<td>Branch and Exchange</td>
<td>-</td>
<td>Section 3.9.2 B, BL, BX, and BLX</td>
</tr>
<tr>
<td>BXNS</td>
<td>Rm</td>
<td>Branch and Exchange, Non-secure</td>
<td>-</td>
<td>Section 3.9.3 BXNS and BLXNS</td>
</tr>
<tr>
<td>CBNZ</td>
<td>Rn, label</td>
<td>Compare and Branch on Non Zero</td>
<td>-</td>
<td>Section 3.9.4 CBZ and CBNZ</td>
</tr>
<tr>
<td>CBZ</td>
<td>Rn, label</td>
<td>Compare and Branch on Zero</td>
<td>-</td>
<td>Section 3.9.4 CBZ and CBNZ</td>
</tr>
<tr>
<td>CLREX</td>
<td>-</td>
<td>Clear Exclusive</td>
<td>-</td>
<td>Section 3.12.12 CLREX</td>
</tr>
<tr>
<td>CLZ</td>
<td>Rd, Rm</td>
<td>Count Leading Zeros</td>
<td>-</td>
<td>Section 3.4.4 CLZ</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>-------------------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>CMN</td>
<td>Rn, Op2</td>
<td>Compare Negative</td>
<td>N,Z,C,V</td>
<td>Section 3.4.5 CMP and CMN</td>
</tr>
<tr>
<td>CMP</td>
<td>Rn, Op2</td>
<td>Compare</td>
<td>N,Z,C,V</td>
<td>Section 3.4.5 CMP and CMN</td>
</tr>
<tr>
<td>CPSID</td>
<td>i</td>
<td>Change Processor State, Disable Interrupts</td>
<td>-</td>
<td>Section 3.11.2 CPS</td>
</tr>
<tr>
<td>CPSIE</td>
<td>i</td>
<td>Change Processor State, Enable Interrupts</td>
<td>-</td>
<td>Section 3.11.2 CPS</td>
</tr>
<tr>
<td>DMB</td>
<td>{opt}</td>
<td>Data Memory Barrier</td>
<td>-</td>
<td>Section 3.11.4 DMB</td>
</tr>
<tr>
<td>DSB</td>
<td>{opt}</td>
<td>Data Synchronization Barrier</td>
<td>-</td>
<td>Section 3.11.5 DSB</td>
</tr>
<tr>
<td>EOR, EORS</td>
<td>(Rd,) Rn, Op2</td>
<td>Exclusive OR</td>
<td>N,Z,C</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>FLDMDBX,FLDMIA X</td>
<td>Rn</td>
<td>FLDMX (Decrement Before, Increment After) loads</td>
<td>-</td>
<td>Section 3.10.1 FLDMDBX, FLDMIA X</td>
</tr>
<tr>
<td>FSTMDBX,FSTMIA X</td>
<td>Rn</td>
<td>FSTMX (Decrement Before, Increment After) stores</td>
<td>-</td>
<td>Section 3.10.2 FSTMDBX, FSTMIA X</td>
</tr>
<tr>
<td>ISB</td>
<td>{opt}</td>
<td>Instruction Synchronization Barrier</td>
<td>-</td>
<td>Section 3.11.6 ISB</td>
</tr>
<tr>
<td>IT</td>
<td>-</td>
<td>If Then condition block</td>
<td>-</td>
<td>Section 3.9.5 IT</td>
</tr>
<tr>
<td>LDA</td>
<td>Rd, [Rn]</td>
<td>Load-Acquire Word</td>
<td></td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>LDAB</td>
<td>Rd, [Rn]</td>
<td>Load-Acquire Byte</td>
<td></td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>LDAEX</td>
<td>Rd, [Rn]</td>
<td>Load-Acquire Exclusive Word</td>
<td>-</td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>LDAEXB</td>
<td>Rd, [Rn]</td>
<td>Load-Acquire Exclusive Byte</td>
<td>-</td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>LDAEXH</td>
<td>Rd, [Rn]</td>
<td>Load-Acquire Exclusive Halfword</td>
<td>-</td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>LDAH</td>
<td>Rd, [Rn]</td>
<td>Load-Acquire Halfword</td>
<td>-</td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>LDM</td>
<td>Rn(!), reglist</td>
<td>Load Multiple</td>
<td>-</td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>LDMDB, LDMEA</td>
<td>Rn(!), reglist</td>
<td>Load Multiple Decrement Before</td>
<td>-</td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>LDMIA, LDMFD</td>
<td>Rn(!), reglist</td>
<td>Load Multiple, Increment After</td>
<td>-</td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>LDR</td>
<td>Rt, [Rn, Rm {, LSL #shift}]</td>
<td>Load Register Word (register offset)</td>
<td>-</td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>LDR</td>
<td>Rt, label</td>
<td>Load Register Word (literal)</td>
<td>-</td>
<td>Section 3.12.5 LDR, PC-relative</td>
</tr>
<tr>
<td>LDR, LDRT</td>
<td>Rt, [Rn, #offset]</td>
<td>Load Register Word (immediate offset, unprivileged)</td>
<td>-</td>
<td>Section 3.12.2 LDR and STR, immediate offset, unprivileged</td>
</tr>
<tr>
<td>LDRB</td>
<td>Rt, [Rn, Rm {, LSL #shift}]</td>
<td>Load Register Byte (register offset)</td>
<td>-</td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>LDRB</td>
<td>Rt, label</td>
<td>Load Register Byte (literal)</td>
<td>-</td>
<td>Section 3.12.5 LDR, PC-relative</td>
</tr>
<tr>
<td>LDRB, LDRBT</td>
<td>Rt, [Rn, #offset]</td>
<td>Load Register Byte (immediate offset, unprivileged)</td>
<td>-</td>
<td>Section 3.12.2 LDR and STR, immediate offset, unprivileged</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------------------------------</td>
<td>------------------------------------------</td>
<td>-------</td>
<td>-------------------------------</td>
</tr>
<tr>
<td>LDRD</td>
<td>Rt, Rt2, [Rn, #offset]</td>
<td>Load Register Dual (Immediate offset)</td>
<td>-</td>
<td>Section 3.12.2 LDR and STR, immediate offset</td>
</tr>
<tr>
<td>LDRD</td>
<td>Rt, Rt2, label</td>
<td>Load Register Dual (PC-relative)</td>
<td>-</td>
<td>Section 3.12.5 LDR, PC-relative</td>
</tr>
<tr>
<td>LDREX</td>
<td>Rt, [Rn, #offset]</td>
<td>Load Register Exclusive</td>
<td>-</td>
<td>Section 3.12.10 LDREX and STREX</td>
</tr>
<tr>
<td>LDREXB</td>
<td>Rt, [Rn]</td>
<td>Load Register Exclusive Byte</td>
<td>-</td>
<td>Section 3.12.10 LDREX and STREX</td>
</tr>
<tr>
<td>LDREXH</td>
<td>Rt, [Rn]</td>
<td>Load Register Exclusive Halfword</td>
<td>-</td>
<td>Section 3.12.10 LDREX and STREX</td>
</tr>
<tr>
<td>LDRH</td>
<td>Rt, [Rn, Rm {, LSL #shift}]</td>
<td>Load Register Halfword (Register offset)</td>
<td>-</td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>LDRH</td>
<td>Rt, label</td>
<td>Load Register Halfword (Literal)</td>
<td>-</td>
<td>Section 3.12.5 LDR, PC-relative</td>
</tr>
<tr>
<td>LDRH, LDRHT</td>
<td>Rt, [Rn, #offset]</td>
<td>Load Register Halfword (Immediate offset, unprivileged)</td>
<td>-</td>
<td>Section 3.12.2 LDR and STR, immediate offset, Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
<tr>
<td>LDRSB</td>
<td>Rt, [Rn, Rm {, LSL #shift}]</td>
<td>Load Register Signed Byte (Register offset)</td>
<td>-</td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>LDRSB</td>
<td>Rt, label</td>
<td>Load Register Signed Byte (PC-relative)</td>
<td>-</td>
<td>Section 3.12.5 LDR, PC-relative</td>
</tr>
<tr>
<td>LDRSB, LDRSBT</td>
<td>Rt, [Rn, #offset]</td>
<td>Load Register Signed Byte (Immediate offset, unprivileged)</td>
<td>-</td>
<td>Section 3.12.2 LDR and STR, immediate offset, Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
<tr>
<td>LDRSH</td>
<td>Rt, [Rn, Rm {, LSL #shift}]</td>
<td>Load Register Signed Halfword (Register offset)</td>
<td>-</td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>LDRSH</td>
<td>Rt, label</td>
<td>Load Register Signed Halfword (PC-relative)</td>
<td>-</td>
<td>Section 3.12.5 LDR, PC-relative</td>
</tr>
<tr>
<td>LDRSH, LDRSHT</td>
<td>Rt, [Rn, #offset]</td>
<td>Load Register Signed Halfword (Immediate offset, unprivileged)</td>
<td>-</td>
<td>Section 3.12.2 LDR and STR, immediate offset, Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
<tr>
<td>LSL, LSLS</td>
<td>Rd, Rm, &lt;Rs</td>
<td>#n&gt;</td>
<td>Logical Shift Left</td>
<td>N,Z,C</td>
</tr>
<tr>
<td>LSR, LSRs</td>
<td>Rd, Rm, &lt;Rs</td>
<td>#n&gt;</td>
<td>Logical Shift Right</td>
<td>N,Z,C</td>
</tr>
<tr>
<td>MLA</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Multiply Accumulate</td>
<td>-</td>
<td>Section 3.5.1 MUL, MLA, and MLS</td>
</tr>
<tr>
<td>MLS</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Multiply and Subtract</td>
<td>-</td>
<td>Section 3.5.1 MUL, MLA, and MLS</td>
</tr>
<tr>
<td>MOV, MOVs</td>
<td>Rd, Op2</td>
<td>Move</td>
<td>N,Z,C</td>
<td>Section 3.4.6 MOV and MVN</td>
</tr>
<tr>
<td>MOV, MOVs</td>
<td>Rd, Rm</td>
<td>Move (register)</td>
<td>N,Z</td>
<td>Section 3.4.6 MOV and MVN</td>
</tr>
<tr>
<td>MOVT</td>
<td>Rd, #imm16</td>
<td>Move Top</td>
<td>-</td>
<td>Section 3.4.7 MOVT</td>
</tr>
<tr>
<td>MOVW</td>
<td>Rd, #imm16</td>
<td>Move 16-bit constant</td>
<td>N,Z,C</td>
<td>Section 3.4.6 MOV and MVN</td>
</tr>
<tr>
<td>MRS</td>
<td>Rd, spec_reg</td>
<td>Move from Special Register to general register</td>
<td>-</td>
<td>Section 3.11.7 MRS</td>
</tr>
<tr>
<td>MSR</td>
<td>spec_reg, Rn</td>
<td>Move from general register to Special Register</td>
<td>-</td>
<td>Section 3.11.8 MSR</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>---------------------------</td>
<td>---------------------------------</td>
<td>---------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>MUL, MULS</td>
<td>{Rd}, Rn, Rm</td>
<td>Multiply</td>
<td>N, Z</td>
<td>Section 3.5.1 MUL, MLA, and MLS</td>
</tr>
<tr>
<td>MVN, MVNS</td>
<td>Rd, Op2</td>
<td>Bitwise NOT</td>
<td>N, Z, C</td>
<td>Section 3.4.6 MOV and MVN</td>
</tr>
<tr>
<td>NOP</td>
<td>-</td>
<td>No Operation</td>
<td>-</td>
<td>Section 3.11.9 NOP</td>
</tr>
<tr>
<td>ORN, ORNS</td>
<td>{Rd}, Rn, Op2</td>
<td>Logical OR NOT</td>
<td>N, Z, C</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>ORR, ORRS</td>
<td>{Rd}, Rn, Op2</td>
<td>Logical OR</td>
<td>N, Z, C</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>PKHTB, PKHBT</td>
<td>{Rd}, Rn, Rm, {, Op2}</td>
<td>Pack Halfword</td>
<td>-</td>
<td>Section 3.7.1 PKHTB and PKHBT</td>
</tr>
<tr>
<td>PLD</td>
<td>[Rn, {, #offset}]</td>
<td>Preload Data</td>
<td>-</td>
<td>Section 3.12.7 PLD</td>
</tr>
<tr>
<td>POP</td>
<td>reglist</td>
<td>Pop registers from stack</td>
<td>-</td>
<td>Section 3.12.8 PUSH and POP</td>
</tr>
<tr>
<td>PUSH</td>
<td>reglist</td>
<td>Push registers onto stack</td>
<td>-</td>
<td>Section 3.12.8 PUSH and POP</td>
</tr>
<tr>
<td>QADD</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Add</td>
<td>Q</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>QADD16</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Add 16</td>
<td>-</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>QADD8</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Add 8</td>
<td>-</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>QASX</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Add and Subtract with Exchange</td>
<td>-</td>
<td>Section 3.6.4 QASX and QSAX</td>
</tr>
<tr>
<td>QDADD</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Double and Add</td>
<td>Q</td>
<td>Section 3.6.5 QDADD and QDSUB</td>
</tr>
<tr>
<td>QDSUB</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Double and Subtract</td>
<td>Q</td>
<td>Section 3.6.5 QDADD and QDSUB</td>
</tr>
<tr>
<td>QSAX</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Subtract and Add with Exchange</td>
<td>-</td>
<td>Section 3.6.4 QASX and QSAX</td>
</tr>
<tr>
<td>QSUB</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Subtract</td>
<td>Q</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>QSUB16</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Subtract 16</td>
<td>-</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>QSUB8</td>
<td>{Rd}, Rn, Rm</td>
<td>Saturating Subtract 8</td>
<td>-</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>RBIT</td>
<td>Rd, Rn</td>
<td>Reverse Bits</td>
<td>-</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>REV</td>
<td>Rd, Rn</td>
<td>Reverse byte order in a word</td>
<td>-</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>REV16</td>
<td>Rd, Rn</td>
<td>Reverse byte order in each halfword</td>
<td>-</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>REVSH</td>
<td>Rd, Rn</td>
<td>Reverse byte order in bottom halfword and sign extend</td>
<td>-</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>ROR, RORS</td>
<td>Rd, Rm, &lt;Rs</td>
<td>#n&gt;</td>
<td>Rotate Right</td>
<td>N, Z, C</td>
</tr>
<tr>
<td>RRX, RRXS</td>
<td>Rd, Rm</td>
<td>Rotate Right with Extend</td>
<td>N, Z, C</td>
<td>Section 3.4.3 ASR, LSL, LSR, ROR, and RRX</td>
</tr>
<tr>
<td>RSB, RSBS</td>
<td>{Rd}, Rn, Op2</td>
<td>Reverse Subtract</td>
<td>N, Z, C, V</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>SADD16</td>
<td>{Rd}, Rn, Rm</td>
<td>Signed Add 16</td>
<td>GE</td>
<td>Section 3.4.9 SADD16 and SADD8</td>
</tr>
<tr>
<td>SADD8</td>
<td>{Rd}, Rn, Rm</td>
<td>Signed Add 8</td>
<td>GE</td>
<td>Section 3.4.9 SADD16 and SADD8</td>
</tr>
<tr>
<td>SASX</td>
<td>{Rd}, Rn, Rm</td>
<td>Signed Add and Subtract with Exchange</td>
<td>GE</td>
<td>Section 3.4.10 SASX and SSAX</td>
</tr>
<tr>
<td>SBC, SBCS</td>
<td>{Rd}, Rn, Op2</td>
<td>Subtract with Carry</td>
<td>N, Z, C, V</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>------------------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>SBFX</td>
<td>Rd, Rn, #lsb, #width</td>
<td>Signed Bit Field Extract</td>
<td>-</td>
<td>Section 3.8.2 SBFX and UBFX</td>
</tr>
<tr>
<td>SDIV</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Divide</td>
<td>-</td>
<td>Section 3.5.2 SDIV and UDIV</td>
</tr>
<tr>
<td>SEL</td>
<td>{Rd,} Rn, Rm</td>
<td>Select bytes</td>
<td>GE</td>
<td>Section 3.4.11 SEL</td>
</tr>
<tr>
<td>SEV</td>
<td>-</td>
<td>Send Event</td>
<td>-</td>
<td>Section 3.11.10 SEV</td>
</tr>
<tr>
<td>SG</td>
<td>-</td>
<td>Secure Gateway</td>
<td>-</td>
<td>Section 3.11.11 SG</td>
</tr>
<tr>
<td>SHADD16</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Halving Add 16</td>
<td>-</td>
<td>Section 3.4.12 SHADD16 and SHADD8</td>
</tr>
<tr>
<td>SHADD8</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Halving Add 8</td>
<td>-</td>
<td>Section 3.4.12 SHADD16 and SHADD8</td>
</tr>
<tr>
<td>SHASX</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Halving Add and Subtract with Exchange</td>
<td>-</td>
<td>Section 3.4.13 SHASX and SHSAX</td>
</tr>
<tr>
<td>SHSAX</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Halving Subtract and Add with Exchange</td>
<td>-</td>
<td>Section 3.4.13 SHASX and SHSAX</td>
</tr>
<tr>
<td>SHSUB16</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Halving Subtract 16</td>
<td>-</td>
<td>Section 3.4.14 SHSUB16 and SHSUB8</td>
</tr>
<tr>
<td>SHSUB8</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Halving Subtract 8</td>
<td>-</td>
<td>Section 3.4.14 SHSUB16 and SHSUB8</td>
</tr>
<tr>
<td>SMLABB, SMLABT, SMLATB, SMLATT</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Signed Multiply Accumulate halfwords</td>
<td>Q</td>
<td>Section 3.5.3 SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT</td>
</tr>
<tr>
<td>SMLAD, SMLADX</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Signed Multiply Accumulate Dual</td>
<td>Q</td>
<td>Section 3.5.4 SMLAD and SMLADX</td>
</tr>
<tr>
<td>SMLAL</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Signed Multiply Accumulate Long (32 × 32 + 64), 64-bit result</td>
<td>-</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>SMLALBB, SMLALBT, SMLATB, SMLATT</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Signed Multiply Accumulate Long, halfwords</td>
<td>-</td>
<td>Section 3.5.5 SMLALD, SMLALDX, SMLABB, SMLABT, SMLATB, and SMLATT</td>
</tr>
<tr>
<td>SMLALD, SMLALDX</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Signed Multiply Accumulate Long Dual</td>
<td>-</td>
<td>Section 3.5.5 SMLALD, SMLALDX, SMLABB, SMLABT, SMLATB, and SMLATT</td>
</tr>
<tr>
<td>SMLAWB, SMLAWT</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Signed Multiply Accumulate, word by halfword</td>
<td>Q</td>
<td>Section 3.5.3 SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT</td>
</tr>
<tr>
<td>SMLSD, SMLSDX</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Signed Multiply Subtract Dual</td>
<td>Q</td>
<td>Section 3.5.6 SMLSD and SMLSD</td>
</tr>
<tr>
<td>SMLSLD, SMLSLDX</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Signed Multiply Subtract Long Dual</td>
<td>-</td>
<td>Section 3.5.6 SMLSD and SMLSD</td>
</tr>
<tr>
<td>SMMLA, SMMLAR</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Signed Most Significant Word Multiply Accumulate</td>
<td>-</td>
<td>Section 3.5.7 SMMLA and SMMLS</td>
</tr>
<tr>
<td>SMMLS, SMMLSAR</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Signed Most Significant Word Multiply Subtract</td>
<td>-</td>
<td>Section 3.5.7 SMMLA and SMMLS</td>
</tr>
<tr>
<td>SMMUL, SMMULR</td>
<td>Rd, Rn, Rm</td>
<td>Signed Most Significant Word Multiply</td>
<td>-</td>
<td>Section 3.5.8 SMMUL</td>
</tr>
<tr>
<td>SMUAD, SMUADX</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Dual Multiply Add</td>
<td>Q</td>
<td>Section 3.5.9 SMUAD and SMUSD</td>
</tr>
<tr>
<td>SMULBB, SMULBT, SMULTB, SMULTT</td>
<td>{Rd,} Rn, Rm</td>
<td>Signed Multiply (halfwords)</td>
<td>-</td>
<td>Section 3.5.10 SMUL and SMULW</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>------------</td>
<td>---------------------------</td>
<td>--------------------------------------------------------</td>
<td>-------</td>
<td>-----------------------------</td>
</tr>
<tr>
<td>SMULL</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Signed Multiply Long (32 × 32), 64-bit result</td>
<td></td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>SMULWB, SMULWT</td>
<td>(Rd,) Rn, Rm</td>
<td>Signed Multiply word by halfword</td>
<td></td>
<td>Section 3.5.10 SMUL and SMULW</td>
</tr>
<tr>
<td>SMUSD, SMUSDX</td>
<td>(Rd,) Rn, Rm</td>
<td>Signed Dual Multiply Subtract</td>
<td></td>
<td>Section 3.5.9 SMUAD and SMUSD</td>
</tr>
<tr>
<td>SSAT</td>
<td>Rd, #n, Rm (,shift #s)</td>
<td>Signed Saturate</td>
<td>Q</td>
<td>Section 3.6.1 SSAT and USAT</td>
</tr>
<tr>
<td>SSAT16</td>
<td>Rd, #n, Rm</td>
<td>Signed Saturate 16</td>
<td>Q</td>
<td>Section 3.6.2 SSAT16 and USAT16</td>
</tr>
<tr>
<td>SSAX</td>
<td>(Rd,) Rn, Rm</td>
<td>Signed Subtract and Add with Exchange</td>
<td>GE</td>
<td>Section 3.4.10 SASX and SSAX</td>
</tr>
<tr>
<td>SSUB16</td>
<td>(Rd,) Rn, Rm</td>
<td>Signed Subtract 16</td>
<td>GE</td>
<td>Section 3.4.15 SSUB16 and SSUB8</td>
</tr>
<tr>
<td>SSUB8</td>
<td>(Rd,) Rn, Rm</td>
<td>Signed Subtract 8</td>
<td>GE</td>
<td>Section 3.4.15 SSUB16 and SSUB8</td>
</tr>
<tr>
<td>STL</td>
<td>Rt, [Rn]</td>
<td>Store-Release Word</td>
<td></td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>STLB</td>
<td>Rt, [Rn]</td>
<td>Store-Release Byte</td>
<td></td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>STLEX</td>
<td>Rt, Rt [Rn]</td>
<td>Store-Release Exclusive Word</td>
<td></td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>STLEXB</td>
<td>Rt, Rt [Rn]</td>
<td>Store-Release Exclusive Byte</td>
<td></td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>STLEXH</td>
<td>Rt, Rt [Rn]</td>
<td>Store-Release Exclusive Halfword</td>
<td></td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>STLH</td>
<td>Rt, [Rn]</td>
<td>Store-Release Halfword</td>
<td></td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>STM</td>
<td>Rn(!), reglist</td>
<td>Store Multiple</td>
<td></td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>STMDB, STMEA</td>
<td>Rn(!), reglist</td>
<td>Store Multiple Decrement Before</td>
<td></td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>STMIA, STMFD</td>
<td>Rn(!), reglist</td>
<td>Store Multiple Increment After</td>
<td></td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>STR</td>
<td>Rt, [Rn, Rm {, LSL #shift}]}</td>
<td>Store Register Word (register offset)</td>
<td></td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>STR, STRT</td>
<td>Rt, [Rn, #offset]</td>
<td>Store Register Word (immediate offset, unprivileged)</td>
<td></td>
<td>Section 3.12.2 LDR and STR, immediate offset, Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
<tr>
<td>STRB</td>
<td>Rt, [Rn, Rm {, LSL #shift}]}</td>
<td>Store Register Byte (register offset)</td>
<td></td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>STRB, STRBT</td>
<td>Rt, [Rn, #offset]</td>
<td>Store Register Byte (immediate offset, unprivileged)</td>
<td></td>
<td>Section 3.12.2 LDR and STR, immediate offset, Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
<tr>
<td>STRD</td>
<td>Rt, Rt2, [Rn, #offset]</td>
<td>Store Register Dual two words</td>
<td></td>
<td>Section 3.12.2 LDR and STR, immediate offset</td>
</tr>
<tr>
<td>STREX</td>
<td>Rd, Rt, [Rn, #offset]</td>
<td>Store Register Exclusive</td>
<td></td>
<td>Section 3.12.10 LDREX and STREX</td>
</tr>
<tr>
<td>STREXB</td>
<td>Rd, Rt, [Rn]</td>
<td>Store Register Exclusive Byte</td>
<td></td>
<td>Section 3.12.10 LDREX and STREX</td>
</tr>
<tr>
<td>STREXH</td>
<td>Rd, Rt, [Rn]</td>
<td>Store Register Exclusive Halfword</td>
<td></td>
<td>Section 3.12.10 LDREX and STREX</td>
</tr>
<tr>
<td>STRH</td>
<td>Rt, [Rn, Rm {, LSL #shift}]}</td>
<td>Store Register Halfword (register offset)</td>
<td></td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>------------</td>
<td>------------------------</td>
<td>----------------------------------------</td>
<td>--------</td>
<td>-------------------------------------------</td>
</tr>
<tr>
<td>STRH, STRHT</td>
<td>Rt, [Rn, #offset]</td>
<td>Store Register Halfword (immediate offset, unprivileged)</td>
<td>-</td>
<td>Section 3.12.2 LDR and STR, immediate offset, Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
<tr>
<td>SUB, SUBS</td>
<td>{Rd,} Rn, Op2</td>
<td>Subtract</td>
<td>N,Z,C,V</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>SUB, SUBW</td>
<td>{Rd,} Rn, #imm12</td>
<td>Subtract</td>
<td>-</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>SVC</td>
<td>#imm</td>
<td>Supervisor Call</td>
<td>-</td>
<td>Section 3.11.12 SVC</td>
</tr>
<tr>
<td>SXTAB</td>
<td>{Rd,} Rn, Rm {,ROR #n}</td>
<td>Sign extend 8 bits to 32 and Add</td>
<td>-</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>SXTAB16</td>
<td>{Rd,} Rn, Rm {,ROR #n}</td>
<td>Sign extend two 8-bit values to 16 and Add</td>
<td>-</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>SXTAH</td>
<td>{Rd,} Rn, Rm {,ROR #n}</td>
<td>Sign extend 16 bits to 32 and Add</td>
<td>-</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>SXTB</td>
<td>Rd, Rm {,ROR #n}</td>
<td>Sign extend 8 bits to 32</td>
<td>-</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>SXTB16</td>
<td>{Rd,} Rm {,ROR #n}</td>
<td>Sign extend 8 bits to 16</td>
<td>-</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>SXTH</td>
<td>{Rd,} Rm {,ROR #n}</td>
<td>Sign extend a Halfword to 32</td>
<td>-</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>TBB</td>
<td>[Rn, Rm]</td>
<td>Table Branch Byte</td>
<td>-</td>
<td>Section 3.9.6 TBB and TBH</td>
</tr>
<tr>
<td>TBH</td>
<td>[Rn, Rm, LSL #1]</td>
<td>Table Branch Halfword</td>
<td>-</td>
<td>Section 3.9.6 TBB and TBH</td>
</tr>
<tr>
<td>TEQ</td>
<td>Rn, Op2</td>
<td>Test Equivalence</td>
<td>N,Z,C</td>
<td>Section 3.14.6 TST and TEQ</td>
</tr>
<tr>
<td>TST</td>
<td>Rn, Op2</td>
<td>Test</td>
<td>N,Z,C</td>
<td>Section 3.14.6 TST and TEQ</td>
</tr>
<tr>
<td>TT</td>
<td>Rd, [Rn]</td>
<td>Test Target</td>
<td>-</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>TTA</td>
<td>Rd, [Rn]</td>
<td>Test Target Alternate Domain</td>
<td>-</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>TTAT</td>
<td>Rd, [Rn]</td>
<td>Test Target Alternate Domain Unprivileged</td>
<td>-</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>TTT</td>
<td>Rd, [Rn]</td>
<td>Test Target Unprivileged</td>
<td>-</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>UADD16</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Add 16</td>
<td>GE</td>
<td>Section 3.4.17 UADD16 and UADD8</td>
</tr>
<tr>
<td>UADD8</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Add 8</td>
<td>GE</td>
<td>Section 3.4.17 UADD16 and UADD8</td>
</tr>
<tr>
<td>UASX</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Add and Subtract with Exchange</td>
<td>GE</td>
<td>Section 3.4.18 UASX and USAX</td>
</tr>
<tr>
<td>UBFX</td>
<td>Rd, Rn, #lsb, #width</td>
<td>Unsigned Bit Field Extract</td>
<td>-</td>
<td>Section 3.8.2 SBFX and UBFX</td>
</tr>
<tr>
<td>UDF</td>
<td>{c}{q} {#}imm</td>
<td>Permanently Undefined</td>
<td>-</td>
<td>Section 3.11.14 UDF</td>
</tr>
<tr>
<td>UDIV</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Divide</td>
<td>-</td>
<td>Section 3.5.2 SDIV and UDIV</td>
</tr>
<tr>
<td>UHADD16</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Halving Add 16</td>
<td>-</td>
<td>Section 3.4.19 UHADD16 and UHADD8</td>
</tr>
<tr>
<td>UHADD8</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Halving Add 8</td>
<td>-</td>
<td>Section 3.4.19 UHADD16 and UHADD8</td>
</tr>
<tr>
<td>UHASX</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Halving Add and Subtract with Exchange</td>
<td>-</td>
<td>Section 3.4.20 UHASX and UHSAX</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>------------</td>
<td>----------------</td>
<td>-------------------------------------------------------</td>
<td>-------</td>
<td>---------------------</td>
</tr>
<tr>
<td>UHSAX</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Halving Subtract and Add with Exchange</td>
<td>-</td>
<td>Section 3.4.20 UHASX and UHSAX</td>
</tr>
<tr>
<td>UHSUB16</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Halving Subtract 16</td>
<td>-</td>
<td>Section 3.4.21 UHSUB16 and UHSUB8</td>
</tr>
<tr>
<td>UHSUB8</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Halving Subtract 8</td>
<td>-</td>
<td>Section 3.4.21 UHSUB16 and UHSUB8</td>
</tr>
<tr>
<td>UMAAL</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Unsigned Multiply Accumulate Accumulate Long (32 × 32 + 32), 64-bit result</td>
<td>-</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>UMLAL</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Unsigned Multiply Accumulate Long (32 × 32 + 64), 64-bit result</td>
<td>-</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>UMULL</td>
<td>RdLo, RdHi, Rn, Rm</td>
<td>Unsigned Multiply Long (32 × 32), 64-bit result</td>
<td>-</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>UQADD16</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Saturating Add 16</td>
<td>-</td>
<td>Section 3.6.7 UQADD and UQSUB</td>
</tr>
<tr>
<td>UQADD8</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Saturating Add 8</td>
<td>-</td>
<td>Section 3.6.7 UQADD and UQSUB</td>
</tr>
<tr>
<td>UQASX</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Saturating Add and Subtract with Exchange</td>
<td>-</td>
<td>Section 3.6.6 UQASX and UQASX</td>
</tr>
<tr>
<td>UQSA</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Saturating Subtract and Add with Exchange</td>
<td>-</td>
<td>Section 3.6.6 UQASX and UQASX</td>
</tr>
<tr>
<td>UQSUB16</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Saturating Subtract 16</td>
<td>-</td>
<td>Section 3.6.7 UQADD and UQSUB</td>
</tr>
<tr>
<td>UQSUB8</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Saturating Subtract 8</td>
<td>-</td>
<td>Section 3.6.7 UQADD and UQSUB</td>
</tr>
<tr>
<td>USAD8</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsinged Sum of Absolute Differences</td>
<td>-</td>
<td>Section 3.4.22 USAD8</td>
</tr>
<tr>
<td>USADA8</td>
<td>Rd, Rn, Rm, Ra</td>
<td>Unsinged Sum of Absolute Differences and Accumulate</td>
<td>-</td>
<td>Section 3.4.23 USADA8</td>
</tr>
<tr>
<td>USAT</td>
<td>Rd, #n, Rm{,shift #s}, Ra</td>
<td>Unsigned Saturate</td>
<td>Q</td>
<td>Section 3.6.1 SSAT and USAT</td>
</tr>
<tr>
<td>USAT16</td>
<td>Rd, #n, Rm</td>
<td>Unsigned Saturate 16</td>
<td>Q</td>
<td>Section 3.6.2 SSAT16 and USAT16</td>
</tr>
<tr>
<td>USAX</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Subtract and Add with Exchange</td>
<td>GE</td>
<td>Section 3.4.18 UASX and USAX</td>
</tr>
<tr>
<td>USUB16</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Subtract 16</td>
<td>GE</td>
<td>Section 3.4.24 USUB16 and USUB8</td>
</tr>
<tr>
<td>USUB8</td>
<td>{Rd,} Rn, Rm</td>
<td>Unsigned Subtract 8</td>
<td>GE</td>
<td>Section 3.4.24 USUB16 and USUB8</td>
</tr>
<tr>
<td>UXTAB</td>
<td>{Rd,} Rn, Rm</td>
<td>Rotate, unsigned extend 8 bits to 32 and Add</td>
<td>-</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>UXTAB16</td>
<td>{Rd,} Rn, Rm</td>
<td>Rotate, unsigned extend two 8-bit values to 16 and Add</td>
<td>-</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>UXTAH</td>
<td>{Rd,} Rn, Rm</td>
<td>Rotate, unsigned extend and Add Halfword</td>
<td>-</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>UXTB</td>
<td>Rd, Rm {,ROR #n}</td>
<td>Unsigned zero-extend Byte</td>
<td>-</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>------------</td>
<td>------------------------</td>
<td>----------------------------------------</td>
<td>-------</td>
<td>-----------------------</td>
</tr>
<tr>
<td>UXTB16</td>
<td>{Rd,} Rm {,ROR #n}</td>
<td>Unsigned zero-extend Byte 16</td>
<td></td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>UXTB</td>
<td>Rd, Rm {,ROR #n}</td>
<td>Unsigned zero-extend Halfword</td>
<td></td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>VABS</td>
<td>.F32 Sd, Sm</td>
<td>Floating-point Absolute</td>
<td></td>
<td>Section 3.10.3 VABS</td>
</tr>
<tr>
<td>VADD</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Add</td>
<td></td>
<td>Section 3.10.4 VADD</td>
</tr>
<tr>
<td>VCMP</td>
<td>.F32 Sd, &lt;&lt;Sm</td>
<td>#0.0&gt;</td>
<td>Compare two floating-point registers, or one floating-point register and zero</td>
<td>N,Z,C,V</td>
</tr>
<tr>
<td>VCMPE</td>
<td>.F32 Sd, &lt;&lt;Sm</td>
<td>#0.0&gt;</td>
<td>Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check</td>
<td>N,Z,C,V</td>
</tr>
<tr>
<td>VCVT</td>
<td>.F32.Tm &lt;Sd&gt;, Sm</td>
<td>Convert from floating-point to integer</td>
<td></td>
<td>Section 3.10.6 VCVT and VCVTR between floating-point and integer</td>
</tr>
<tr>
<td>VCVT</td>
<td>.Td.F32 Sd, Sd, #fbits</td>
<td>Convert from floating-point to fixed point</td>
<td></td>
<td>Section 3.10.7 VCVT between floating-point and fixed-point</td>
</tr>
<tr>
<td>VCVTA</td>
<td>.Tm.F32 &lt;Sd&gt;, Sm</td>
<td>Convert from floating-point to integer with directed rounding to nearest with Ties Away</td>
<td></td>
<td>Section 3.10.35 VCVTA, VCVTM VCVTN, and VCVTP</td>
</tr>
<tr>
<td>VCVTB VCVTT</td>
<td>.F32.F16 Sd, Sm</td>
<td>Convert half-precision value to single-precision or double-precision</td>
<td></td>
<td>Section 3.10.36 VCVTB and VCVTT</td>
</tr>
<tr>
<td>VCVTB VCVTT</td>
<td>.F16.F32 Sd, Sm</td>
<td>Convert single-precision or double-precision register to half-precision</td>
<td></td>
<td>Section 3.10.36 VCVTB and VCVTT</td>
</tr>
<tr>
<td>VCVTM</td>
<td>.Tm.F32 &lt;Sd&gt;, Sm</td>
<td>Convert from floating-point to integer with directed rounding towards Minus infinity</td>
<td></td>
<td>Section 3.10.35 VCVTA, VCVTM VCVTN, and VCVTP</td>
</tr>
<tr>
<td>VCVTN</td>
<td>.Tm.F32 &lt;Sd&gt;, Sm</td>
<td>Convert from floating-point to integer with directed rounding to nearest with Ties to even</td>
<td></td>
<td>Section 3.10.35 VCVTA, VCVTM VCVTN, and VCVTP</td>
</tr>
<tr>
<td>VCVTP</td>
<td>.Tm.F32 &lt;Sd&gt;, Sm</td>
<td>Convert from floating-point to integer with directed rounding towards Plus infinity</td>
<td></td>
<td>Section 3.10.35 VCVTA, VCVTM VCVTN, and VCVTP</td>
</tr>
<tr>
<td>VCVTR</td>
<td>.Tm.F32 &lt;Sd&gt;, Sm</td>
<td>Convert between floating-point and integer with rounding.</td>
<td></td>
<td>Section 3.10.6 VCVT and VCVTR between floating-point and integer</td>
</tr>
<tr>
<td>VDIV</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Divide</td>
<td></td>
<td>Section 3.10.8 VDIV</td>
</tr>
<tr>
<td>VFMA</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Fused Multiply Accumulate</td>
<td></td>
<td>Section 3.10.9 VFMA and VFMS</td>
</tr>
<tr>
<td>VFMS</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Fused Multiply Subtract</td>
<td></td>
<td>Section 3.10.9 VFMA and VFMS</td>
</tr>
<tr>
<td>VFNMA</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Fused Negate Multiply Accumulate</td>
<td></td>
<td>Section 3.10.10 VFNMA and VFNMS</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>------------------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>VFNMS</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Fused Negate Multiply Subtract</td>
<td>-</td>
<td>Section 3.10.10 VFNMA and VFNMS</td>
</tr>
<tr>
<td>VLDM</td>
<td>{mode}{.size} Rn(!), list</td>
<td>Floating-point Load Multiple extension registers</td>
<td>-</td>
<td>Section 3.10.11 VLDM</td>
</tr>
<tr>
<td>VLDR</td>
<td>.F32 Sd, [&lt;Rn&gt; {, #offset}]</td>
<td>Floating-point Load an extension register from memory (immediate)</td>
<td>-</td>
<td>Section 3.10.12 VLDR</td>
</tr>
<tr>
<td>VLDR</td>
<td>.F32 Sd, &lt;label&gt;</td>
<td>Load an extension register from memory</td>
<td>-</td>
<td>Section 3.10.12 VLDR</td>
</tr>
<tr>
<td>VLDR</td>
<td>.F32 Sd, [PC, #0]</td>
<td>Load an extension register from memory</td>
<td>-</td>
<td>Section 3.10.12 VLDR</td>
</tr>
<tr>
<td>VLLDM</td>
<td>&lt;c&gt; Rn</td>
<td>Floating-point Lazy Load multiple</td>
<td>-</td>
<td>Section 3.10.13 VLLDM</td>
</tr>
<tr>
<td>VLSTM</td>
<td>&lt;c&gt; Rn</td>
<td>Floating-point Lazy Store multiple</td>
<td>-</td>
<td>Section 3.10.14 VLSTM</td>
</tr>
<tr>
<td>VMAXNM</td>
<td>.F32 Sd, Sn, Sm</td>
<td>Maximum of two floating-point numbers with IEEE754-2008 NaN handling</td>
<td>-</td>
<td>Section 3.10.37 VMAXNM and VMINNM</td>
</tr>
<tr>
<td>VMINNM</td>
<td>.F32 Sd, Sn, Sm</td>
<td>Minimum of two floating-point numbers with IEEE754-2008 NaN handling</td>
<td>-</td>
<td>Section 3.10.37 VMAXNM and VMINNM</td>
</tr>
<tr>
<td>VMLA</td>
<td>.F32 Sd, Sn, Sm</td>
<td>Floating-point Multiply Accumulate</td>
<td>-</td>
<td>Section 3.10.15 VMLA and VMLS</td>
</tr>
<tr>
<td>VMLS</td>
<td>.F32 Sd, Sn, Sm</td>
<td>Floating-point Multiply Subtract</td>
<td>-</td>
<td>Section 3.10.15 VMLA and VMLS</td>
</tr>
<tr>
<td>VMOV</td>
<td>&lt;Sn</td>
<td>Rt&gt;, &lt;Rt</td>
<td>Sn&gt;</td>
<td>Copy core register to single-precision</td>
</tr>
<tr>
<td>VMOV</td>
<td>&lt;Sm</td>
<td>Rt&gt;, &lt;Sm1</td>
<td>Rt2&gt;, &lt;Rt</td>
<td>Sm&gt;, &lt;Rt2</td>
</tr>
<tr>
<td>VMOV</td>
<td>{.size} Dd[x], Rt</td>
<td>Copy core register to scalar</td>
<td>-</td>
<td>Section 3.10.22 VMOV core register to scalar</td>
</tr>
<tr>
<td>VMOV</td>
<td>{.dt} Rt, Dn[x]</td>
<td>Copy scalar to core register</td>
<td>-</td>
<td>Section 3.10.18 VMOV scalar to core register</td>
</tr>
<tr>
<td>VMOV</td>
<td>.F32 Sd, #immm</td>
<td>Floating-point Move Immediate</td>
<td>-</td>
<td>Section 3.10.16 VMOV Immediate</td>
</tr>
<tr>
<td>VMOV</td>
<td>.F32 Sd, Sd, Sm</td>
<td>Copies the contents of one register to another</td>
<td>-</td>
<td>Section 3.10.17 VMOV Register</td>
</tr>
<tr>
<td>VMOV</td>
<td>&lt;Dm</td>
<td>Rt&gt;, &lt;Rt</td>
<td>Rt2&gt;, &lt;Rt2</td>
<td>Dm&gt;</td>
</tr>
<tr>
<td>VMRS</td>
<td>Rt, FPSCR</td>
<td>Move to core register from floating-point Special Register</td>
<td>N,Z,C,V</td>
<td>Section 3.10.23 VMRS</td>
</tr>
<tr>
<td>VMSR</td>
<td>FPSCR, Rt</td>
<td>Move to floating-point Special Register from core register</td>
<td>-</td>
<td>Section 3.10.24 VMSR</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operands</td>
<td>Brief description</td>
<td>Flags</td>
<td>Page</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>------------------</td>
<td>-------</td>
<td>------</td>
</tr>
<tr>
<td>VMUL</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Multiply</td>
<td>-</td>
<td>Section 3.10.25 VMUL</td>
</tr>
<tr>
<td>VNEG</td>
<td>.F32 Sd, Sm</td>
<td>Floating-point Negate</td>
<td>-</td>
<td>Section 3.10.26 VNEG</td>
</tr>
<tr>
<td>VNMLA</td>
<td>.F32 Sd, Sn, Sm</td>
<td>Floating-point Multiply Accumulate and Negate</td>
<td>-</td>
<td>Section 3.10.27 VNMLA, VNMLS and VNMUL</td>
</tr>
<tr>
<td>VNMLS</td>
<td>.F32 Sd, Sn, Sm</td>
<td>Floating-point Multiply, Subtract and Negate</td>
<td>-</td>
<td>Section 3.10.27 VNMLA, VNMLS and VNMUL</td>
</tr>
<tr>
<td>VNMUL</td>
<td>.F32 {Sd,} Sn, Sm</td>
<td>Floating-point Multiply and Negate</td>
<td>-</td>
<td>Section 3.10.27 VNMLA, VNMLS and VNMUL</td>
</tr>
<tr>
<td>VPOP</td>
<td>{.size} list</td>
<td>Load multiple consecutive floating-point registers from the stack</td>
<td>-</td>
<td>Section 3.10.28 VPOP</td>
</tr>
<tr>
<td>VPUSH</td>
<td>{.size} list</td>
<td>Store multiple consecutive floating-point registers to the stack</td>
<td>-</td>
<td>Section 3.10.29 VPUSH</td>
</tr>
<tr>
<td>VRINTA</td>
<td>.F32 Sd, Sm</td>
<td>Float to integer in floating-point format conversion with directed rounding to Nearest with Ties Away</td>
<td>-</td>
<td>Section 3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ</td>
</tr>
<tr>
<td>VRINTM</td>
<td>.F32 Sd, Sm</td>
<td>Float to integer in floating-point format conversion with directed rounding to Minus infinity</td>
<td>-</td>
<td>Section 3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ</td>
</tr>
<tr>
<td>VRINTN</td>
<td>.F32 Sd, Sm</td>
<td>Float to integer in floating-point format conversion with directed rounding to Nearest with Ties to even</td>
<td>-</td>
<td>Section 3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ</td>
</tr>
<tr>
<td>VRINTP</td>
<td>.F32 Sd, Sm</td>
<td>Float to integer in floating-point format conversion with directed rounding to Plus infinity</td>
<td>-</td>
<td>Section 3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ</td>
</tr>
<tr>
<td>VRINTR</td>
<td>.F32 Sd, Sm</td>
<td>Float to integer in floating-point format conversion with rounding towards value specified in FPSCR</td>
<td>-</td>
<td>Section 3.10.38 VRINTR and VRINTX</td>
</tr>
<tr>
<td>VRINTX</td>
<td>.F32 Sd, Sm</td>
<td>Float to integer in floating-point format conversion with rounding specified in FPSCR</td>
<td>-</td>
<td>Section 3.10.38 VRINTR and VRINTX</td>
</tr>
<tr>
<td>VRINTZ</td>
<td>.F32 Sd, Sm</td>
<td>Float to integer in floating-point format conversion with rounding towards Zero</td>
<td>-</td>
<td>Section 3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ</td>
</tr>
<tr>
<td>VSEL</td>
<td>.F32 Sd, Sn, Sm</td>
<td>Select register, alternative to a pair of conditional VMOV</td>
<td>-</td>
<td>Section 3.10.34 VSEL</td>
</tr>
<tr>
<td>VSQRT</td>
<td>.F32 Sd, Sm</td>
<td>Calculates floating-point Square Root</td>
<td>-</td>
<td>Section 3.10.30 VSQRT</td>
</tr>
<tr>
<td>VSTM</td>
<td>{.model}{.size} Rn(!), list</td>
<td>Floating-point Store Multiple</td>
<td>-</td>
<td>Section 3.10.31 VSTM</td>
</tr>
<tr>
<td>VSTR</td>
<td>.F32 Sd, {Rn{, #offset}]}</td>
<td>Floating-point Store Register stores an extension register to memory</td>
<td>-</td>
<td>Section 3.10.32 VSTR</td>
</tr>
</tbody>
</table>
3.1.1 Binary compatibility with other Cortex processors

The processor implements the T32 instruction set and features provided by the Armv8-M architecture profile. There are restrictions on moving code designed for processors that are implementations of the Armv6-M or Armv7-M architectures.

If code designed for other Cortex-M processors relies on memory protection, it cannot be moved to the Cortex-M33 processor. In this case, the memory protection scheme and driver code must be updated from PMSAv7 to PMSAv8.

If code for the Armv7-M processor relies on double-precision-floating point, it cannot be moved to the Cortex-M33 processor. Any Armv7-M code that uses double-precision arithmetic must be recompiled to use a software library, or DP emulation if supported by the tools.

To ensure a smooth transition, Arm recommends that code designed to operate on other Cortex-M profile processor architectures obey the following rules and that you configure the Configuration and Control Register (CCR) appropriately:

- Use word transfers only to access registers in the NVIC and System Control Space (SCS).
- Treat all unused SCS registers and register fields on the processor as Do-Not-Modify.
- Configure the following fields in the CCR:
  - STKALIGN bit to 1.
  - UNALIGN_TRP bit to 1.
  - Leave all other bits in the CCR register at their original value.

3.2 CMSIS functions

ISO/IEC C code cannot directly access some Cortex-M33 processor instructions. Instead, intrinsic functions that are provided by the CMSIS or a C compiler are used to generate them. If a C compiler does not support an appropriate intrinsic function, you might have to use inline assembler to access some instructions.

3.2.1 List of CMSIS functions to generate some processor instructions

The CMSIS provides the following intrinsic functions that are provided to generate instructions that ISO/IEC C code cannot directly access.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>CMSIS function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BKPT</td>
<td>void __BKPT</td>
</tr>
<tr>
<td>CLREX</td>
<td>void __CLREX</td>
</tr>
<tr>
<td>CLZ</td>
<td>uint8_t __CLZ (uint32_t value)</td>
</tr>
<tr>
<td>CPSID F</td>
<td>void __disable_fault_irq(void)</td>
</tr>
<tr>
<td>CPSID I</td>
<td>void __disable_irq(void)</td>
</tr>
<tr>
<td>CPSIE F</td>
<td>void __enable_fault_irq(void)</td>
</tr>
<tr>
<td>CPSIE I</td>
<td>void __enable_irq(void)</td>
</tr>
<tr>
<td>DMB</td>
<td>void __DMB(void)</td>
</tr>
<tr>
<td>DSB</td>
<td>void __DSB(void)</td>
</tr>
<tr>
<td>PM0264</td>
<td>Rev 2</td>
</tr>
</tbody>
</table>
### CMSIS functions

List of functions that are provided by the CMSIS for accessing the special registers using MRS and MSR instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>CMSIS function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISB</td>
<td>void __ISB(void)</td>
</tr>
<tr>
<td>LDA</td>
<td>uint32_t __LDA (volatile uint32_t * ptr)</td>
</tr>
<tr>
<td>LDAB</td>
<td>uint8_t __LDAB (volatile uint8_t * ptr)</td>
</tr>
<tr>
<td>LDAEX</td>
<td>uint32_t __LDAEX (volatile uint32_t * ptr)</td>
</tr>
<tr>
<td>LDAEXB</td>
<td>uint8_t __LDAEXB (volatile uint32_t * ptr)</td>
</tr>
<tr>
<td>LDAEXH</td>
<td>uint16_t __LDAEXH (volatile uint32_t * ptr)</td>
</tr>
<tr>
<td>LDAH</td>
<td>uint32_t __LDAH (volatile uint32_t * addr)</td>
</tr>
<tr>
<td>LDRT</td>
<td>uint32_t __LDRT (uint32_t ptr)</td>
</tr>
<tr>
<td>NOP</td>
<td>void __NOP (void)</td>
</tr>
<tr>
<td>RBIT</td>
<td>uint32_t __RBIT(uint32_t int value)</td>
</tr>
<tr>
<td>REV</td>
<td>uint32_t __REV(uint32_t int value)</td>
</tr>
<tr>
<td>REV16</td>
<td>uint32_t __REV16(uint32_t int value)</td>
</tr>
<tr>
<td>REVSH</td>
<td>uint32_t __REVSH(uint32_t int value)</td>
</tr>
<tr>
<td>ROR</td>
<td>uint32_t __ROR (uint32_t value, uint32_t shift)</td>
</tr>
<tr>
<td>RRX</td>
<td>uint32_t __RRX (uint32_t value)</td>
</tr>
<tr>
<td>SEV</td>
<td>void __SEV (void)</td>
</tr>
<tr>
<td>STL</td>
<td>void __STL (uint32_t value, volatile uint32_t * ptr)</td>
</tr>
<tr>
<td>STLEX</td>
<td>uint32_t __STLEX (uint16_t value, volatile uint32_t * ptr)</td>
</tr>
<tr>
<td>STLEXB</td>
<td>uint32_t __STLEXB (uint16_t value, volatile uint8_t * ptr)</td>
</tr>
<tr>
<td>STLEXH</td>
<td>uint32_t __STLEXH (uint16_t value, volatile uint16_t * ptr)</td>
</tr>
<tr>
<td>STLH</td>
<td>void __STLH (uint16_t value, volatile uint16_t * ptr)</td>
</tr>
<tr>
<td>STREX</td>
<td>uint32_t __STREXW (uint32_t value, uint32_t *addr)</td>
</tr>
<tr>
<td>STREXB</td>
<td>uint32_t __STREXB (uint8_t value, uint8_t *addr)</td>
</tr>
<tr>
<td>STREXH</td>
<td>uint32_t __STREXH (uint16_t value, uint16_t *addr)</td>
</tr>
<tr>
<td>WFE</td>
<td>void __WFE(void)</td>
</tr>
<tr>
<td>WFI</td>
<td>void __WFI(void)</td>
</tr>
</tbody>
</table>

### 3.2.2 CMSE

CMSE is the compiler support for the Security Extension (architecture intrinsics and options) and is part of the Arm C Language (ACLE) specification.

CMSE features are required when developing software running in Secure state. This provides mechanisms to define Secure entry points and enable the tool chain to generate correct instructions or support functions in the program image.

The CMSE features are accessed using various attributes and intrinsics. Additional macros are also defined as part of the CMSE.

### 3.2.3 CMSIS functions to access the special registers

List of functions that are provided by the CMSIS for accessing the special registers using MRS and MSR instructions.
### Table 32. CMSIS functions to access the special registers

<table>
<thead>
<tr>
<th>Special register</th>
<th>Access</th>
<th>CMSIS function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRIMASK</td>
<td>Read</td>
<td><code>uint32_t __get_PRIMASK (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_PRIMASK (uint32_t value)</code></td>
</tr>
<tr>
<td>FAULTMASK</td>
<td>Read</td>
<td><code>uint32_t __get_FAULTMASK (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_FAULTMASK (uint32_t value)</code></td>
</tr>
<tr>
<td>BASEPRI</td>
<td>Read</td>
<td><code>uint32_t __get_BASEPRI (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_BASEPRI (uint32_t value)</code></td>
</tr>
<tr>
<td>CONTROL</td>
<td>Read</td>
<td><code>uint32_t __get_CONTROL (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_CONTROL (uint32_t value)</code></td>
</tr>
<tr>
<td>MSP</td>
<td>Read</td>
<td><code>uint32_t __get_MSP (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_MSP (uint32_t TopOfMainStack)</code></td>
</tr>
<tr>
<td>PSP</td>
<td>Read</td>
<td><code>uint32_t __get_PSP (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_PSP (uint32_t TopOfProcStack)</code></td>
</tr>
<tr>
<td>APSR</td>
<td>Read</td>
<td><code>uint32_t __get_APSR (void)</code></td>
</tr>
<tr>
<td>IPSR</td>
<td>Read</td>
<td><code>uint32_t __get_IPSR (void)</code></td>
</tr>
<tr>
<td>xPSR</td>
<td>Read</td>
<td><code>uint32_t __get_xPSR (void)</code></td>
</tr>
<tr>
<td>BASEPRI_MAX</td>
<td>Write</td>
<td><code>void __set_BASEPRI_MAX (uint32_t basePri)</code></td>
</tr>
<tr>
<td>FPSCR</td>
<td>Read</td>
<td><code>uint32_t __get_FPSCR (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_FPSCR (uint32_t fpscr)</code></td>
</tr>
<tr>
<td>MSPLIM</td>
<td>Read</td>
<td><code>uint32_t __get_MSPLIM (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_MSPLIM (uint32_t MainStackPtrLimit)</code></td>
</tr>
<tr>
<td>PSPLIM</td>
<td>Read</td>
<td><code>uint32_t __get_PSPLIM (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __set_PSPLIM (uint32_t ProcStackPtrLimit)</code></td>
</tr>
</tbody>
</table>

### 3.2.4 CMSIS functions to access the Non-secure special registers

The CMSIS also provides several functions for accessing the Non-secure special registers in Secure state using **MRS** and **MSR** instructions:

### Table 33. CMSIS intrinsic functions to access the Non-secure special registers

<table>
<thead>
<tr>
<th>Special register</th>
<th>Access</th>
<th>CMSIS function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRIMASK_NS</td>
<td>Read</td>
<td><code>uint32_t __TZ_get_PRIMASK_NS (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __TZ_set_PRIMASK_NS (uint32_t value)</code></td>
</tr>
<tr>
<td>FAULTMASK_NS</td>
<td>Read</td>
<td><code>uint32_t __TZ_get_FAULTMASK_NS (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __TZ_set_FAULTMASK_NS (uint32_t value)</code></td>
</tr>
<tr>
<td>CONTROL_NS</td>
<td>Read</td>
<td><code>uint32_t __TZ_get_CONTROL_NS (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __TZ_set_CONTROL_NS (uint32_t value)</code></td>
</tr>
<tr>
<td>MSP_NS</td>
<td>Read</td>
<td><code>uint32_t __TZ_get_MSP_NS (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __TZ_set_MSP_NS (uint32_t TopOfMainStack)</code></td>
</tr>
<tr>
<td>PSP_NS</td>
<td>Read</td>
<td><code>uint32_t __TZ_get_PSP_NS (void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __TZ_set_PSP_NS (uint32_t TopOfProcStack)</code></td>
</tr>
</tbody>
</table>
### Special register Access CMSIS function

<table>
<thead>
<tr>
<th>Special register</th>
<th>Access</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSPLIM_NS</td>
<td>Read</td>
<td><code>uint32_t __TZ_get_MSPLIM_NS(void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)</code></td>
</tr>
<tr>
<td>PSPLIM_NS</td>
<td>Read</td>
<td><code>uint32_t __TZ_get_PSPLIM_NS(void)</code></td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td><code>void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)</code></td>
</tr>
</tbody>
</table>

### 3.3 About the instruction descriptions

The following sections give more information about using the instructions:

- Section 3.3.1 Operands
- Section 3.3.2 Restrictions when using PC or SP
- Section 3.3.3 Flexible second operand
- Section 3.3.4 Shift Operations
- Section 3.3.5 Address alignment
- Section 3.3.6 PC-relative expressions
- Section 3.3.7 Conditional execution
- Section 3.3.8 Instruction width selection

#### 3.3.1 Operands

An instruction operand can be an Arm register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. When there is a destination register in the instruction, it is usually specified before the operands.

Operands in some instructions are flexible in that they can either be a register or a constant.

#### 3.3.2 Restrictions when using PC or SP

Many instructions have restrictions on whether you can use the Program Counter (PC) or Stack Pointer (SP) for the operands or destination register. See instruction descriptions for more information.

*Note:*

- For correct operation of B(L)XNS, Rm[0] must be 0 for correct Secure to Non-secure transition.
- Bit[0] of any address you write to the PC with a BX, BLX, LDM, LDR, or POP instruction must be 1 for correct execution, because this bit indicates the required instruction set, and the Cortex-M33 processor only supports T32 instructions.

#### 3.3.3 Flexible second operand

Many general data processing instructions have a flexible second operand. This is shown as Operand2 in the descriptions of the syntax of each instruction.

Operand2 can be:

- A constant.
- A register with optional shift.

#### 3.3.3.1 Constant

Instruction form when specifying an Operand2 constant.

```
#constant
```

where constant can be:

- Any constant that can be produced by shifting an 8-bit value left by any number of bits within a 32-bit word.
- Any constant of the form 0x00XY00XY.
- Any constant of the form 0xXY00XY00.
- Any constant of the form 0xXYXYXYXY.

*Note: In these constants, x and y are hexadecimal digits.*
In addition, in a small number of instructions, *constant* can take a wider range of values. These are described in the individual instruction descriptions.

When an Operand2 constant is used with the instructions MOVs, MVNS, ANDs, ORRs, ORNs, EORS, BICS, TEQ or TST, the carry flag is updated to bit[31] of the constant, if the constant is greater than 255 and can be produced by shifting an 8-bit value. These instructions do not affect the carry flag if Operand2 is any other constant.

### 3.3.3.1.1 Instruction substitution

Your assembler might be able to produce an equivalent instruction in cases where you specify a constant that is not permitted.

For example, an assembler might assemble the instruction `CMP Rd, #0xFFFFFFFE` as the equivalent instruction `CMN Rd, #0x2`.

### 3.3.3.2 Register with optional shift

Instruction form when specifying an Operand2 register.

\[ Rm\{, \text{shift}\} \]

Where:

- **Rm** is the register holding the data for the second operand.
- **shift** is an optional shift to be applied to \( Rm \). It can be one of:
  - **ASR \#n**
    - Arithmetic shift right \( n \) bits, \( 1 \leq n \leq 32 \).
  - **LSL \#n**
    - Logical shift left \( n \) bits, \( 1 \leq n \leq 31 \).
  - **LSR \#n**
    - Logical shift right \( n \) bits, \( 1 \leq n \leq 32 \).
  - **ROR \#n**
    - Rotate right \( n \) bits, \( 1 \leq n \leq 31 \).
  - **RRX**
    - Shift right one bit and insert the carry flag into the most significant bit of the result.

If omitted, no shift occurs, equivalent to `LSL \#0`.

If you omit the shift, or specify `LSL \#0`, the instruction uses the value in `Rm`.

If you specify a shift, the shift is applied to the value in `Rm`, and the resulting 32-bit value is used by the instruction. However, the contents in the register `Rm` remain unchanged. Specifying a register with shift also updates the carry flag when used with certain instructions.

### 3.3.4 Shift Operations

Register shift operations move the bits in a register left or right by a specified number of bits, the *shift length*. Register shift can be performed:

- Directly by the instructions `ASR`, `LSR`, `LSL`, `ROR`, and `RRX`, and the result is written to a destination register.
- During the calculation of Operand2 by the instructions that specify the second operand as a register with shift. The result is used by the instruction.
The permitted shift lengths depend on the shift type and the instruction, see the individual instruction description or the Flexible second operand. If the shift length is 0, no shift occurs. Register shift operations update the carry flag except when the specified shift length is 0. The following sub-sections describe the various shift operations and how they affect the carry flag. In these descriptions, \( Rm \) is the register containing the value to be shifted, and \( n \) is the shift length.

### 3.3.4.1 ASR

Arithmetic shift right by \( n \) bits moves the left-hand \( 32-n \) bits of the register \( Rm \), to the right by \( n \) places, into the right-hand \( 32-n \) bits of the result. And it copies the original bit[31] of the register into the left-hand \( n \) bits of the result.

You can use the ASR \#\( n \) operation to divide the value in the register \( Rm \) by \( 2^n \), with the result being rounded towards negative-infinity.

When the instruction is ASRS or when ASR \#\( n \) is used in Operand2 with the instructions MOV, MVN, AND, ORR, ORN, EOR, BIC, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[\( n-1 \)], of the register \( Rm \).

**Note:**
- If \( n \) is 32 or more, then all the bits in the result are set to the value of bit[31] of \( Rm \).
- If \( n \) is 32 or more and the carry flag is updated, it is updated to the value of bit[31] of \( Rm \).

![Figure 13. ASR #3](image)

### 3.3.4.2 LSR

Logical shift right by \( n \) bits moves the left-hand \( 32-n \) bits of the register \( Rm \), to the right by \( n \) places, into the right-hand \( 32-n \) bits of the result. And it sets the left-hand \( n \) bits of the result to 0.

You can use the LSR \#\( n \) operation to divide the value in the register \( Rm \) by \( 2^n \), if the value is regarded as an unsigned integer.

When the instruction is LSRS or when LSR \#\( n \) is used in Operand2 with the instructions MOV, MVN, AND, ORR, ORN, EOR, BIC, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[\( n-1 \)], of the register \( Rm \).

**Note:**
- If \( n \) is 32 or more, then all the bits in the result are cleared to 0.
- If \( n \) is 33 or more and the carry flag is updated, it is updated to 0.

![Figure 14. LSR #3](image)

### 3.3.4.3 LSL

Logical shift left by \( n \) bits moves the right-hand \( 32-n \) bits of the register \( Rm \), to the left by \( n \) places, into the left-hand \( 32-n \) bits of the result. And it sets the right-hand \( n \) bits of the result to 0.

You can use the LSL \#\( n \) operation to multiply the value in the register \( Rm \) by \( 2^n \), if the value is regarded as an unsigned integer or a two’s complement signed integer. Overflow can occur without warning.

When the instruction is LSLS or when LSL \#\( n \), with non-zero \( n \), is used in Operand2 with the instructions MOV, MVN, AND, ORR, ORN, EOR, BIC, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[\( 32-n \)], of the register \( Rm \). These instructions do not affect the carry flag when used with LSL \#0.

![Figure 15. LSL #3](image)
Note: • If \( n \) is 32 or more, then all the bits in the result are cleared to 0.
• If \( n \) is 33 or more and the carry flag is updated, it is updated to 0.

**Figure 15. LSL #3**

### 3.3.4.4 ROR

Rotate right by \( n \) bits moves the left-hand 32-\( n \) bits of the register \( Rm \), to the right by \( n \) places, into the right-hand 32-\( n \) bits of the result. And it moves the right-hand \( n \) bits of the register into the left-hand \( n \) bits of the result.

When the instruction is \( RORS \) or when \( ROR \ # n \) is used in Operand2 with the instructions \( MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ \) or \( TST \), the carry flag is updated to the last bit rotation, \( \text{bit}[n-1] \), of the register \( Rm \).

Note: • If \( n \) is 32, then the value of the result is same as the value in \( Rm \), and if the carry flag is updated, it is updated to \( \text{bit}[31] \) of \( Rm \).
• \( ROR \) with shift length, \( n \), more than 32 is the same as \( ROR \) with shift length \( n-32 \).

**Figure 16. ROR #3**

### 3.3.4.5 RRX

Rotate right with extend moves the bits of the register \( Rm \) to the right by one bit. And it copies the carry flag into \( \text{bit}[31] \) of the result.

When the instruction is \( RRXS \) or when \( RRX \) is used in Operand2 with the instructions \( MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ \) or \( TST \), the carry flag is updated to \( \text{bit}[0] \) of the register \( Rm \).

**Figure 17. RRX**

### 3.3.5 Address alignment

An aligned access is an operation where a word-aligned address is used for a word, dual word, or multiple word access, or where a halfword-aligned address is used for a halfword access. Byte accesses are always aligned.

The Cortex-M33 processor supports unaligned access only for the following instructions:
• \( LDR, LDRT \).
• \( LDRH, LDRHT \).
• \( LDRSH, LDRSHT \).
• \( STR, STRT \).
• \( STRH, STRHT \).
All other load and store instructions generate a UsageFault exception if they perform an unaligned access, and therefore their accesses must be address aligned.

Unaligned accesses are usually slower than aligned accesses. In addition, some memory regions might not support unaligned accesses. Therefore, Arm recommends that programmers ensure that accesses are aligned. To trap accidental generation of unaligned accesses, use the UNALIGN_TRP bit in the Configuration and Control Register.

### 3.3.6 PC-relative expressions

A PC-relative expression or label is a symbol that represents the address of an instruction or literal data. It is represented in the instruction as the PC value plus or minus a numeric offset. The assembler calculates the required offset from the label and the address of the current instruction. If the offset is too big, the assembler produces an error.

**Note:**
- For **B**, **BL**, **CBNZ**, and **CBZ** instructions, the value of the PC is the address of the current instruction plus 4 bytes.
- For all other instructions that use labels, the value of the PC is the address of the current instruction plus 4 bytes, with bit[1] of the result cleared to 0 to make it word-aligned.
- Your assembler might permit other syntaxes for PC-relative expressions, such as a label plus or minus a number, or an expression of the form \([PC, \#number]\).

### 3.3.7 Conditional execution

Most data processing instructions can optionally update the condition flags in the Application Program Status Register (APSR) according to the result of the operation. Some instructions update all flags, and some only update a subset. If a flag is not updated, the original value is preserved. See the instruction descriptions for the flags they affect.

You can execute an instruction conditionally, based on the condition flags set in another instruction, either:
- Immediately after the instruction that updated the flags.
- After any number of intervening instructions that have not updated the flags.

Conditional execution is available by using conditional branches or by adding condition code suffixes to instructions. The condition code suffix enables the processor to test a condition based on the flags. If the condition test of a conditional instruction fails, the instruction:
- Does not execute.
- Does not write any value to its destination register.
- Does not affect any of the flags.
- Does not generate any exception.

Conditional instructions, except for conditional branches, must be inside an If-Then instruction block. Depending on the vendor, the assembler might automatically insert an IT instruction if you have conditional instructions outside the IT block.

Use the **CBZ** and **CBNZ** instructions to compare the value of a register against zero and branch on the result.
### The condition flags

The APSR contains the N, Z, C, and V condition flags.

- **N**: Set to 1 when the result of the operation was negative, cleared to 0 otherwise.
- **Z**: Set to 1 when the result of the operation was zero, cleared to 0 otherwise.
- **C**: Set to 1 when the operation resulted in a carry, cleared to 0 otherwise.
- **V**: Set to 1 when the operation caused overflow, cleared to 0 otherwise.

For more information about APSR, see Section 2.1.3.6.1 Application Program Status Register

The C condition flag is set in one of four ways:

- For an addition, including the comparison instruction `CMN`, C is set to 1 if the addition produced a carry (that is, an unsigned overflow), and to 0 otherwise.
- For a subtraction, including the comparison instruction `CMP`, C is set to 0 if the subtraction produced a borrow (that is, an unsigned underflow), and to 1 otherwise.
- For non-addition or subtractions that incorporate a shift operation, C is set to the last bit shifted out of the value by the shifter.
- For other non-addition or subtractions, C is normally left unchanged. See the individual instruction descriptions for any special cases.

Overflow occurs when the sign of the result, in bit[31], does not match the sign of the result had the operation been performed at infinite precision. For example, the V condition flag can be set in one of four ways:

- If adding two negative values results in a positive value.
- If adding two positive values results in a negative value.
- If subtracting a positive value from a negative value generates a positive value.
- If subtracting a negative value from a positive value generates a negative value.

The Compare operations are identical to subtracting, for `CMP`, or adding, for `CMN`, except that the result is discarded. See the instruction descriptions for more information.

**Note:** Most instructions update the status flags only if the S suffix is specified. See the instruction descriptions for more information.

### Condition code suffixes

The instructions that can be conditional have an optional condition code, shown in syntax descriptions as `{cond}`. Conditional execution requires a preceding `IT` instruction. An instruction with a condition code is only executed if the condition code flags in the APSR meet the specified condition.

You can use conditional execution with the `IT` instruction to reduce the number of branch instructions in code.

The following table also shows the relationship between condition code suffixes and the N, Z, C, and V flags.

<table>
<thead>
<tr>
<th>Suffix</th>
<th>Flags</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>EQ</td>
<td>Z = 1</td>
<td>Equal.</td>
</tr>
<tr>
<td>NE</td>
<td>Z = 0</td>
<td>Not equal.</td>
</tr>
<tr>
<td>CS or HS</td>
<td>C = 1</td>
<td>Higher or same, unsigned.</td>
</tr>
<tr>
<td>CC or LO</td>
<td>C = 0</td>
<td>Lower, unsigned.</td>
</tr>
<tr>
<td>MI</td>
<td>N = 1</td>
<td>Negative.</td>
</tr>
<tr>
<td>PL</td>
<td>N = 0</td>
<td>Positive or zero.</td>
</tr>
<tr>
<td>VS</td>
<td>V = 1</td>
<td>Overflow.</td>
</tr>
<tr>
<td>VC</td>
<td>V = 0</td>
<td>No overflow.</td>
</tr>
<tr>
<td>HI</td>
<td>C = 1 and Z = 0</td>
<td>Higher, unsigned.</td>
</tr>
<tr>
<td>LS</td>
<td>C = 0 or Z = 1</td>
<td>Lower or same, unsigned.</td>
</tr>
</tbody>
</table>
### Suffixes and Flags

<table>
<thead>
<tr>
<th>Suffix</th>
<th>Flags</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>GE</td>
<td>N = V</td>
<td>Greater than or equal, signed.</td>
</tr>
<tr>
<td>LT</td>
<td>N != V</td>
<td>Less than, signed.</td>
</tr>
<tr>
<td>GT</td>
<td>Z = 0 and N = V</td>
<td>Greater than, signed.</td>
</tr>
<tr>
<td>LE</td>
<td>Z = 1 and N != V</td>
<td>Less than or equal, signed.</td>
</tr>
<tr>
<td>AL</td>
<td>Can have any value</td>
<td>Always. This is the default when no suffix is specified.</td>
</tr>
</tbody>
</table>

The following example shows the use of a conditional instruction to find the absolute value of a number. R0 = abs(R1).

#### Absolute value

```
MOVS   R0, R1          ; R0 = R1, setting flags.
IT     MI              ; Skipping next instruction if value 0 or positive.
RSBMI  R0, R0, #0      ; If negative, R0 = -R0.
```

The following example shows the use of conditional instructions to update the value of R4 if the signed values R0 is greater than R1 and R2 is greater than R3.

#### Compare and update value

```
CMP    R0, R1       ; Compare R0 and R1, setting flags.
ITT    GT           ; Skip next two instructions unless GT condition holds.
CMPGT  R2, R3       ; If 'greater than', compare R2 and R3, setting flags.
MOVGT  R4, R5       ; If still 'greater than', do R4 = R5.
```

### 3.3.8 Instruction width selection

There are many instructions that can generate either a 16-bit encoding or a 32-bit encoding depending on the operands and destination register specified. For some of these instructions, you can force a specific instruction size by using an instruction width suffix. The `.W` suffix forces a 32-bit instruction encoding. The `.N` suffix forces a 16-bit instruction encoding.

If you specify an instruction width suffix and the assembler cannot generate an instruction encoding of the requested width, it generates an error.

**Note:** In some cases it might be necessary to specify the `.W` suffix, for example if the operand is the label of an instruction or literal data, as in the case of branch instructions. This is because the assembler might not automatically generate the right size encoding.

To use an instruction width suffix, place it immediately after the instruction mnemonic and condition code, if any. The following example shows instructions with the instruction width suffix.

#### Instruction width selection

```
BCS.W  label      ; Creates a 32-bit instruction even for a short branch.
ADD.W R0, R0, R1 ; Creates a 32-bit instruction even though the same operation can be done by a 16-bit instruction.
```

### 3.4 General data processing instructions

Table 35 shows the data processing instructions:

#### Table 35. Data processing instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>Add with Carry</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>ADD</td>
<td>Add</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>ADDW</td>
<td>Add</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>AND</td>
<td>Logical AND</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>ASR</td>
<td>Arithmetic Shift Right</td>
<td>Section 3.4.3 ASR, LSL, LSR, ROR, and RRX</td>
</tr>
<tr>
<td>BIC</td>
<td>Bit Clear</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Brief description</td>
<td>See</td>
</tr>
<tr>
<td>----------</td>
<td>------------------</td>
<td>-----</td>
</tr>
<tr>
<td>CLZ</td>
<td>Count leading zeros</td>
<td>Section 3.4.4 CLZ</td>
</tr>
<tr>
<td>CMN</td>
<td>Compare Negative</td>
<td>Section 3.4.5 CMP and CMN</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>Section 3.4.5 CMP and CMN</td>
</tr>
<tr>
<td>EOR</td>
<td>Exclusive OR</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>LSL</td>
<td>Logical Shift Left</td>
<td>Section 3.4.3 ASR, LSL, LSR, ROR, and RRX</td>
</tr>
<tr>
<td>LSR</td>
<td>Logical Shift Right</td>
<td>Section 3.4.3 ASR, LSL, LSR, ROR, and RRX</td>
</tr>
<tr>
<td>MOV</td>
<td>Move</td>
<td>Section 3.4.6 MOV and MVN</td>
</tr>
<tr>
<td>MOV</td>
<td>Move Top</td>
<td>Section 3.4.7 MOVT</td>
</tr>
<tr>
<td>MOV</td>
<td>Move 16-bit constant</td>
<td>Section 3.4.6 MOV and MVN</td>
</tr>
<tr>
<td>MVN</td>
<td>Move NOT</td>
<td>Section 3.4.6 MOV and MVN</td>
</tr>
<tr>
<td>ORN</td>
<td>Logical OR NOT</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>ORR</td>
<td>Logical OR</td>
<td>Section 3.4.2 AND, ORR, EOR, BIC, and ORN</td>
</tr>
<tr>
<td>RBIT</td>
<td>Reverse Bits</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>REV</td>
<td>Reverse byte order in a word</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>REV16</td>
<td>Reverse byte order in each halfword</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>REVSH</td>
<td>Reverse byte order in bottom halfword and sign extend</td>
<td>Section 3.4.8 REV, REV16, REVSH, and RBIT</td>
</tr>
<tr>
<td>ROR</td>
<td>Rotate Right</td>
<td>Section 3.4.3 ASR, LSL, LSR, ROR, and RRX</td>
</tr>
<tr>
<td>RRX</td>
<td>Rotate Right with Extend</td>
<td>Section 3.4.3 ASR, LSL, LSR, ROR, and RRX</td>
</tr>
<tr>
<td>RSB</td>
<td>Reverse Subtract</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>SADD16</td>
<td>Signed Add 16</td>
<td>Section 3.4.9 SADD16 and SADD8</td>
</tr>
<tr>
<td>SADD8</td>
<td>Signed Add 8</td>
<td>Section 3.4.9 SADD16 and SADD8</td>
</tr>
<tr>
<td>SASX</td>
<td>Signed Add and Subtract with Exchange</td>
<td>Section 3.4.10 SASX and SSAX</td>
</tr>
<tr>
<td>SEL</td>
<td>Select bytes</td>
<td>Section 3.4.11 SEL</td>
</tr>
<tr>
<td>SSAX</td>
<td>Signed Subtract and Add with Exchange</td>
<td>Section 3.4.10 SASX and SSAX</td>
</tr>
<tr>
<td>SBC</td>
<td>Subtract with Carry</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>SHADD16</td>
<td>Signed Halving Add 16</td>
<td>Section 3.4.12 SHADD16 and SHADD8</td>
</tr>
<tr>
<td>SHADD8</td>
<td>Signed Halving Add 8</td>
<td>Section 3.4.12 SHADD16 and SHADD8</td>
</tr>
<tr>
<td>SHASX</td>
<td>Signed Halving Add and Subtract with Exchange</td>
<td>Section 3.4.13 SHASX and SHSAX</td>
</tr>
<tr>
<td>SHSAX</td>
<td>Signed Halving Subtract and Add with Exchange</td>
<td>Section 3.4.13 SHASX and SHSAX</td>
</tr>
<tr>
<td>SHSUB16</td>
<td>Signed Halving Subtract 16</td>
<td>Section 3.4.14 SHSUB16 and SHSUB8</td>
</tr>
<tr>
<td>SHSUB8</td>
<td>Signed Halving Subtract 8</td>
<td>Section 3.4.14 SHSUB16 and SHSUB8</td>
</tr>
<tr>
<td>SSUB16</td>
<td>Signed Subtract 16</td>
<td>Section 3.4.15 SSUB16 and SSUB8</td>
</tr>
<tr>
<td>SSUB8</td>
<td>Signed Subtract 8</td>
<td>Section 3.4.15 SSUB16 and SSUB8</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>SUBW</td>
<td>Subtract</td>
<td>Section 3.4.1 ADD, ADC, SUB, SBC, and RSB</td>
</tr>
<tr>
<td>TEQ</td>
<td>Test Equivalence</td>
<td>Section 3.4.16 TST and TEQ</td>
</tr>
<tr>
<td>TST</td>
<td>Test</td>
<td>Section 3.4.16 TST and TEQ</td>
</tr>
<tr>
<td>UADD16</td>
<td>Unsigned Add 16</td>
<td>Section 3.4.17 UADD16 and UADD8</td>
</tr>
<tr>
<td>UADD8</td>
<td>Unsigned Add 8</td>
<td>Section 3.4.17 UADD16 and UADD8</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Brief description</td>
<td>See</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------------------------------------------------</td>
<td>----------------------</td>
</tr>
<tr>
<td>UASX</td>
<td>Unsigned Add and Subtract with Exchange</td>
<td>Section 3.4.18 UASX and USAX</td>
</tr>
<tr>
<td>USAX</td>
<td>Unsigned Subtract and Add with Exchange</td>
<td>Section 3.4.18 UASX and USAX</td>
</tr>
<tr>
<td>UHADD16</td>
<td>Unsigned Halving Add 16</td>
<td>Section 3.4.19 UHADD16 and UHADD8</td>
</tr>
<tr>
<td>UHADD8</td>
<td>Unsigned Halving Add 8</td>
<td>Section 3.4.19 UHADD16 and UHADD8</td>
</tr>
<tr>
<td>UHAX</td>
<td>Unsigned Halving Add and Subtract with Exchange</td>
<td>Section 3.4.20 UHAX and UHSAX</td>
</tr>
<tr>
<td>UHSAX</td>
<td>Unsigned Halving Subtract and Add with Exchange</td>
<td>Section 3.4.20 UHAX and UHSAX</td>
</tr>
<tr>
<td>UHSUB16</td>
<td>Unsigned Halving Subtract 16</td>
<td>Section 3.4.21 UHSUB16 and UHSUB8</td>
</tr>
<tr>
<td>UHSUB8</td>
<td>Unsigned Halving Subtract 8</td>
<td>Section 3.4.21 UHSUB16 and UHSUB8</td>
</tr>
<tr>
<td>USAD8</td>
<td>Unsigned Sum of Absolute Differences</td>
<td>Section 3.4.22 USAD8</td>
</tr>
<tr>
<td>USADA8</td>
<td>Unsigned Sum of Absolute Differences and Accumulate</td>
<td>Section 3.4.23 USADA8</td>
</tr>
<tr>
<td>USUB16</td>
<td>Unsigned Subtract 16</td>
<td>Section 3.4.24 USUB16 and USUB8</td>
</tr>
<tr>
<td>USUB8</td>
<td>Unsigned Subtract 8</td>
<td>Section 3.4.24 USUB16 and USUB8</td>
</tr>
</tbody>
</table>

### 3.4.1 ADD, ADC, SUB, SBC, and RSB

Add, Add with carry, Subtract, Subtract with carry, and Reverse Subtract.

\[
\text{op}^{[S]}\{\text{cond}\} \{Rd\}, Rn, \text{Operand2}; \text{ADD, ADC, SBC, RSB}
\]

Where:

- **op**
  - Is one of:
    - ADD
    - Add
    - ADC
    - Add with Carry
    - SUB
    - Subtract
    - SBC
    - Subtract with Carry
    - RSB
    - Reverse Subtract

- **S**
  - Is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation.

- **cond**
  - Is an optional condition code.

- **Rd**
  - Is the destination register. If Rd is omitted, the destination register is Rn.

- **Rn**
  - Is the register holding the first operand.

- **Operand2**
  - Is a flexible second operand.
**imm12**

Is any value in the range 0-4095.

**Operation**

The `ADD` instruction adds the value of `Operand2` or `imm12` to the value in `Rn`.  
The `ADC` instruction adds the values in `Rn` and `Operand2`, together with the carry flag.  
The `SUB` instruction subtracts the value of `Operand2` or `imm12` from the value in `Rn`.  
The `SBC` instruction subtracts the value of `Operand2` from the value in `Rn`. If the carry flag is clear, the result is reduced by one.  
The `RSB` instruction subtracts the value in `Rn` from the value of `Operand2`. This is useful because of the wide range of options for `Operand2`.  

Use `ADC` and `SBC` to synthesize multiword arithmetic.

**Note:**  
`ADDW` is equivalent to the `ADD` syntax that uses the `imm12` operand.  
`SUBW` is equivalent to the `SUB` syntax that uses the `imm12` operand.

**Restrictions**

In these instructions:

- `Operand2` must not be `SP` and must not be `PC`.  
- `Rd` can be `SP` only in `ADD` and `SUB`, and only with the additional restrictions:  
  - `Rn` must also be `SP`.  
  - Any shift in `Operand2` must be limited to a maximum of 3 bits using `LSL`.  
- `Rn` can be `SP` only in `ADD` and `SUB`.  
- `Rd` can be `PC` only in the `ADD{cond} PC, PC, Rm` instruction where:  
  - You must not specify the `S` suffix.  
  - `Rm` must not be `PC` and must not be `SP`.  
  - If the instruction is conditional, it must be the last instruction in the IT block.  
- with the exception of the `ADD{cond} PC, PC, Rm` instruction, `Rn` can be `PC` only in `ADD` and `SUB`, and only with the additional restrictions:  
  - You must not specify the `S` suffix.  
  - The second operand must be a constant in the range 0-4095.

**Note:**  
When using the `PC` for an addition or a subtraction, bits[1:0] of the `PC` are rounded to 00 before performing the calculation, making the base address for the calculation word-aligned.  
If you want to generate the address of an instruction, you have to adjust the constant based on the value of the `PC`. Arm recommends that you use the `ADR` instruction instead of `ADD` or `SUB` with `Rn` equal to the `PC`, because your assembler automatically calculates the correct constant for the `ADR` instruction.

When `Rd` is PC in the `ADD{cond} PC, PC, Rm` instruction:

- `Bit[0]` of the value written to the PC is ignored.  
- A branch occurs to the address created by forcing `bit[0]` of that value to 0.

**Condition flags**

If `S` is specified, these instructions update the N, Z, C and V flags according to the result.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>ADD</code> R2, R1, R3</td>
<td>Sets the flags on the result.</td>
</tr>
<tr>
<td><code>SUBS</code> R8, R6, #240</td>
<td>Subtracts contents of R4 from 1280.</td>
</tr>
<tr>
<td><code>RSB</code> R4, R4, #1280</td>
<td>Only executed if C flag set and Z.</td>
</tr>
<tr>
<td><code>ADCHI</code> R11, R0, R3</td>
<td>flag clear.</td>
</tr>
</tbody>
</table>
Multiword arithmetic examples

The following example shows two instructions that add a 64-bit integer contained in R2 and R3 to another 64-bit integer contained in R0 and R1, and place the result in R4 and R5.

**64-bit addition**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDS R4, R0, R2</td>
<td>Add the least significant words.</td>
</tr>
<tr>
<td>ADC R5, R1, R3</td>
<td>Add the most significant words with carry.</td>
</tr>
</tbody>
</table>

Multiword values do not have to use consecutive registers. The following example shows instructions that subtract a 96-bit integer contained in R9, R1, and R11 from another contained in R6, R2, and R8. The example stores the result in R6, R9, and R2.

**96-bit subtraction**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUBS R6, R6, R9</td>
<td>Subtract the least significant words.</td>
</tr>
<tr>
<td>SBCS R9, R2, R1</td>
<td>Subtract the middle words with carry.</td>
</tr>
<tr>
<td>SBC R2, R8, R11</td>
<td>Subtract the most significant words with carry.</td>
</tr>
</tbody>
</table>

3.4.2 **AND, ORR, EOR, BIC, and ORN**

Logical AND, OR, Exclusive OR, Bit Clear, and OR NOT.

\[ \text{op}(S)(\text{cond}) \{Rd\} Rn, \text{Operand2} \]

Where:

**op**

Is one of:

- AND
  Logical AND.
- ORR
  Logical OR, or bit set.
- EOR
  Logical Exclusive OR.
- BIC
  Logical AND NOT, or bit clear.
- ORN
  Logical OR NOT.

**S**

Is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation.

**cond**

Is an optional condition code.

**Rd**

Is the destination register. If Rd is omitted, the destination register is Rn.

**Rn**

Is the register holding the first operand.

**Operand2**

Is a flexible second operand.

**Operation**

The **AND**, **EOR**, and **ORR** instructions perform bitwise AND, Exclusive OR, and OR operations on the values in Rn and Operand2.

The **BIC** instruction performs an AND operation on the bits in Rn with the complements of the corresponding bits in the value of Operand2.
The **ORN** instruction performs an OR operation on the bits in \( Rn \) with the complements of the corresponding bits in the value of **Operand2**.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

If \( S \) is specified, these instructions:
- Update the N and Z flags according to the result.
- Can update the C flag during the calculation of **Operand2**.
- Do not affect the V flag.

```plaintext
AND     R9, R2, #0xFF00
ORREQ   R2, R0, R5
ANDS    R9, R8, #0x19
EORS    R7, R11, #0x18181818
BIC     R0, R1, #0xab
ORN     R7, R11, R14, ROR #4
ORNS    R7, R11, R14, ASR #32
```

### 3.4.3 ASR, LSL, LSR, ROR, and RRX

Arithmetic Shift Right, Logical Shift Left, Logical Shift Right, Rotate Right, and Rotate Right with Extend.

\[
op{S}{cond} Rd, Rm, Rs
\]

\[
op{S}{cond} Rd, Rm, #n
\]

\[
RRX{S}{cond} Rd, Rm
\]

Where:

**op**

Is one of:

**ASR**

Arithmetic Shift Right.

**LSL**

Logical Shift Left.

**LSR**

Logical Shift Right.

**ROR**

Rotate Right.

**S**

Is an optional suffix. If \( S \) is specified, the condition code flags are updated on the result of the operation.

**Rd**

Is the destination register.

**Rm**

Is the register holding the value to be shifted.

**Rs**

Is the register holding the shift length to apply to the value in \( Rm \). Only the least significant byte is used and can be in the range 0-255.
Is the shift length. The range of shift length depends on the instruction:

**ASR**
Shift length from 1 to 32

**LSL**
Shift length from 0 to 31

**LSR**
Shift length from 1 to 32

**ROR**
Shift length from 1 to 31.

**Note:** *MOV* \( R_d \), \( R_m \) is the preferred syntax for \( \text{LSLS} \ \ R_d, \ R_m, \ #0 \).

**Operation**

\( \text{ASR}, \ \text{LSL}, \ \text{LSR}, \ \text{and} \ \text{ROR} \) move the bits in the register \( R_m \) to the left or right by the number of places specified by constant \( n \) or register \( R_s \).

\( \text{RRX} \) moves the bits in register \( R_m \) to the right by 1.

In all these instructions, the result is written to \( R_d \), but the value in register \( R_m \) remains unchanged. For details on what result is generated by the different instructions.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

If \( S \) is specified:

- These instructions update the N, Z and C flags according to the result.
- The C flag is updated to the last bit shifted out, except when the shift length is 0.

```
ASR    R7, R8, #9 ; Arithmetic shift right by 9 bits.
LSLS   R1, R2, #3 ; Logical shift left by 3 bits with flag update.
LSR    R4, R5, #6 ; Logical shift right by 6 bits.
ROR    R4, R5, R6 ; Rotate right by the value in the bottom byte of R6.
RRX    R4, R5 ; Rotate right with extend.
```

### 3.4.4 CLZ

Count Leading Zeros.

\[
\text{CLZ}\{\text{cond}\} \ R_d, \ R_m
\]

**Where:**

- \( \text{cond} \) is an optional condition code.
- \( \ R_d \) is the destination register.
- \( \ R_m \) is the operand register.

**Operation**

The \( \text{CLZ} \) instruction counts the number of leading zeros in the value in \( R_m \) and returns the result in \( R_d \). The result value is 32 if no bits are set and zero if bit[31] is set.
Restrictions
Do not use SP and do not use PC.

Condition flags
This instruction does not change the flags.

3.4.5 CMP and CMN
Compare and Compare Negative.

CMP{cond} Rn, Operand2
CMN{cond} Rn, Operand2

Where:
cond
Is an optional condition code.
Rn
Is the register holding the first operand.
Operand2
Is a flexible second operand.

Operation
These instructions compare the value in a register with Operand2. They update the condition flags on the result, but do not write the result to a register.
The CMP instruction subtracts the value of Operand2 from the value in Rn. This is the same as a SUBS instruction, except that the result is discarded.
The CMN instruction adds the value of Operand2 to the value in Rn. This is the same as an ADDS instruction, except that the result is discarded.

Restrictions
In these instructions:
• Do not use PC.
• Operand2 must not be SP.

Condition flags
These instructions update the N, Z, C and V flags according to the result.

3.4.6 MOV and MVN
Move and Move NOT.

MOV{S}{cond} Rd, Operand2
MOV{S}{cond} Rd, Rm
MOV{W}{cond} Rd, #imm16
MVN{S}{cond} Rd, Operand2

Where:
S

Is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation.

cond

Is an optional condition code.

Rd

Is the destination register.

Operand2

Is a flexible second operand.

Rm

The source register.

imm16

Is any value in the range 0-65535.

Operation

The MOV instruction copies the value of Operand2 into Rd.

When Operand2 in a MOV instruction is a register with a shift other than LSL #0, the preferred syntax is the corresponding shift instruction: Also, the MOV instruction permits additional forms of Operand2 as synonyms for shift instructions:

- ASR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ASR #n.
- LSL{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSL #n if n != 0.
- LSR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSR #n.
- ROR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ROR #n.
- RRX{S}{cond} Rd, Rm is the preferred syntax for MOV{S}{cond} Rd, Rm, RRX.
- MOV{S}{cond} Rd, Rm, ASR Rs is a synonym for ASR{S}{cond} Rd, Rm, Rs.
- MOV{S}{cond} Rd, Rm, LSL Rs is a synonym for LSL{S}{cond} Rd, Rm, Rs.
- MOV{S}{cond} Rd, Rm, LSR Rs is a synonym for LSR{S}{cond} Rd, Rm, Rs.
- MOV{S}{cond} Rd, Rm, ROR Rs is a synonym for ROR{S}{cond} Rd, Rm, Rs.

The MVN instruction takes the value of Operand2, performs a bitwise logical NOT operation on the value, and places the result into Rd.

Note: The MOVN instruction provides the same function as MOV, but is restricted to using the imm16 operand.

Restrictions

You can use SP and PC only in the MOV instruction, with the following restrictions:

- The second operand must be a register without shift.
- You must not specify the S suffix.

When Rd is PC in a MOV instruction:

- Bit[0] of the value written to the PC is ignored.
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Note: Though it is possible to use MOV as a branch instruction, Arm strongly recommends the use of a BX or BLX instruction to branch for software portability to the Arm instruction set.

Condition flags

If S is specified, these instructions:

- Update the N and Z flags according to the result.
- Can update the C flag during the calculation of Operand2.
- Do not affect the V flag.
3.4.7 MOVT

Move Top.

`MOVT{cond} Rd, #imm16`

Where:

**cond**

Is an optional condition code.

**Rd**

Is the destination register.

**imm16**

Is a 16-bit immediate constant and must be in the range 0-65535.

**Operation**

`MOVT` writes a 16-bit immediate value, `imm16`, to the top halfword, `Rd[31:16]`, of its destination register. The write does not affect `Rd[15:0]`.

The `MOV, MOVT` instruction pair enables you to generate any 32-bit constant.

**Restrictions**

`Rd` must not be SP and must not be PC.

**Condition flags**

This instruction does not change the flags.

```
MOVT R3, #0xF123 ; Write 0xF123 to upper halfword of R3, lower halfword and APSR are unchanged.
```

3.4.8 REV, REV16, REVSH, and RBIT

Reverse bytes and Reverse bits.

`op{cond} Rd, Rn`

Where:

**op**

Is one of:

- **REV**
  Reverse byte order in a word.
- **REV16**
  Reverse byte order in each halfword independently.
- **REVSH**
  Reverse byte order in the bottom halfword, and sign extend to 32 bits.
- **RBIT**
  Reverse the bit order in a 32-bit word.
**cond**
Is an optional condition code.

**Rd**
Is the destination register.

**Rn**
Is the register holding the operand.

**Operation**
Use these instructions to change endianness of data:

- **REV**
  converts either:
  - 32-bit big-endian data into little-endian data.
  - 32-bit little-endian data into big-endian data.

- **REV16**
  converts either:
  - 16-bit big-endian data into little-endian data.
  - 16-bit little-endian data into big-endian data.

- **REVSH**
  converts either:
  - 16-bit signed big-endian data into 32-bit signed little-endian data.
  - 16-bit signed little-endian data into 32-bit signed big-endian data.

**Restrictions**
Do not use SP and do not use PC.

**Condition flags**
These instructions do not change the flags.

- REV R3, R7 ; Reverse byte order of value in R7 and write it to R3.
- REV16 R0, R0 ; Reverse byte order of each 16-bit halfword in R0.
- REVSH R0, R5 ; Reverse Signed Halfword.
- REVHS R3, R7 ; Reverse with Higher or Same condition.
- RBIT R7, R8 ; Reverse bit order of value in R8 and write the result to R7.

**3.4.9 SADD16 and SADD8**
Signed Add 16 and Signed Add 8.

\[
\text{op}\{\text{cond}\}\{\text{Rd}\}\{\text{Rn}\},\text{Rm}
\]

Where:

**SADD16**
Performs two 16-bit signed integer additions.

**SADD8**
Performs four 8-bit signed integer additions.

**cond**
Is an optional condition code.

**Rd**
Is the destination register. If \(Rd\) is omitted, the destination register is \(Rn\).

**Rn**
Is the first operand register.
Rm

Is the second operand register.

Operation

Use these instructions to perform a halfword or byte add in parallel.

The SADD16 instruction:
The SADD8 instruction:
1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
2. Writes the result in the corresponding halfwords of the destination register.
1. Adds each byte of the first operand to the corresponding byte of the second operand.
2. Writes the result in the corresponding bytes of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results of the additions.

For SADD16:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
    sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
    R[d]<15:0> = sum1<15:0>;
    R[d]<31:16> = sum2<15:0>;
    APSR.GE<1:0> = if sum1 >= 0 then '11' else '00';
    APSR.GE<3:2> = if sum2 >= 0 then '11' else '00';
```

For SADD8:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<7:0>) + SInt(R[m]<7:0>);
    sum2 = SInt(R[n]<15:8>) + SInt(R[m]<15:8>);
    sum3 = SInt(R[n]<23:16>) + SInt(R[m]<23:16>);
    sum4 = SInt(R[n]<31:24>) + SInt(R[m]<31:24>);
    R[d]<7:0> = sum1<7:0>;
    R[d]<15:8> = sum2<7:0>;
    R[d]<23:16> = sum3<7:0>;
    R[d]<31:24> = sum4<7:0>;
    APSR.GE<0> = if sum1 >= 0 then '1' else '0';
    APSR.GE<1> = if sum2 >= 0 then '1' else '0';
    APSR.GE<2> = if sum3 >= 0 then '1' else '0';
    APSR.GE<3> = if sum4 >= 0 then '1' else '0';
```

SADD16 R1, R0      ; Adds the halfwords in R0 to the corresponding halfwords of R1.
SADD8  R4, R0, R5  ; Adds bytes of R0 to the corresponding byte in R5 and writes to the corresponding byte in R4.

3.4.10 SASX and SSAX

Signed Add and Subtract with Exchange and Signed Subtract and Add with Exchange.

```
op{cond} {Rd}, Rn, Rm
```

Where:
op

Is one of:

**SASX**
Signed Add and Subtract with Exchange.

**SSAX**
Signed Subtract and Add with Exchange.

**cond**

Is an optional condition code.

**Rd**

Is the destination register. If **Rd** is omitted, the destination register is **Rn**.

**Rn**

Is the first operand register.

**Rm**

Is the second operand register.

**Operation**

The **SASX** instruction:
1. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
2. Writes the signed result of the addition to the top halfword of the destination register.
3. Subtracts the signed bottom halfword of the second operand from the top signed halfword of the first operand.
4. Writes the signed result of the subtraction to the bottom halfword of the destination register.

The **SSAX** instruction:
1. Subtracts the signed bottom halfword of the second operand from the top signed halfword of the first operand.
2. Writes the signed result of the addition to the bottom halfword of the destination register.
3. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
4. Writes the signed result of the subtraction to the top halfword of the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions set the APSR.GE bits according to the results.

For **SASX**:

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    diff = SInt(R[n]<15:0>) - SInt(R[m]<31:16>);
    sum = SInt(R[n]<31:16>) + SInt(R[m]<15:0>);
    R[d]<15:0> = diff<15:0>;
    R[d]<31:16> = sum<15:0>;
    APSR.GE<1:0> = if diff >= 0 then '11' else '00';
    APSR.GE<3:2> = if sum >= 0 then '11' else '00';
```

For **SSAX**:
if ConditionPassed() then
    EncodingSpecificOperations();
    sum = SInt(R[n]<15:0>) + SInt(R[m]<31:16>);
    diff = SInt(R[n]<31:16>) - SInt(R[m]<15:0>);
    R[d]<15:0> = sum<15:0>;
    R[d]<31:16> = diff<15:0>;
    APSR.GE<1:0> = if sum >= 0 then '11' else '00';
    APSR.GE<3:2> = if diff >= 0 then '11' else '00';

SASX R0, R4, R5 ; Adds top halfword of R4 to bottom halfword of R5 and
                  ; writes to top halfword of R0.
                  ; Subtracts bottom halfword of R5 from top halfword of R4
                  ; and writes to bottom halfword of R0.
SSAX R7, R3, R2 ; Subtracts top halfword of R2 from bottom halfword of R3
                  ; and writes to bottom halfword of R7.
                  ; Adds top halfword of R3 with bottom halfword of R2 and
                  ; writes to top halfword of R7.

3.4.11 SEL

Select bytes. Selects each byte of its result from either its first operand or its second operand, according to the
values of the GE flags.

SEL{cond}{Rd} Rn, Rm

Where:

cond

Is an optional condition code.

Rd

Is the destination register. If Rd is omitted, the destination register is Rn.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

The SEL instruction:
1. Reads the value of each bit of APSR.GE.
2. Depending on the value of APSR.GE, assigns the destination register the value of either the first or second
   operand register.

The behavior is:

if ConditionPassed() then
    EncodingSpecificOperations();
    R[d]<7:0> = if APSR.GE<0> == '1' then R[n]<7:0> else R[m]<7:0>;
    R[d]<15:8> = if APSR.GE<1> == '1' then R[n]<15:8> else R[m]<15:8>;
    R[d]<23:16> = if APSR.GE<2> == '1' then R[n]<23:16> else R[m]<23:16>;
    R[d]<31:24> = if APSR.GE<3> == '1' then R[n]<31:24> else R[m]<31:24>;

Restrictions

None.

Condition flags

These instructions do not change the flags.

SADD16 R0, R1, R2 ; Set GE bits based on result.
SEL R0, R5, R3 ; Select bytes from R0 or R3, based on GE.
3.4.12 SHADD16 and SHADD8

Signed Halving Add 16 and Signed Halving Add 8.

\[ \text{op}\{\text{cond}\} \{\text{Rd,}\} \text{Rn, Rm} \]

Where:

- **op**
  - Is one of:
  - **SHADD16**
    - Signed Halving Add 16.
  - **SHADD8**
    - Signed Halving Add 8.
- **cond**
  - Is an optional condition code.
- **Rd**
  - Is the destination register. If \(Rd\) is omitted, the destination register is \(Rn\).
- **Rn**
  - Is the first operand register.
- **Rm**
  - Is the second operand register.

**Operation**

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register.

The **SHADD16** instruction:
The **SHADD8** instruction:

1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
2. Shuffles the result by one bit to the right, halving the data.
3. Writes the halfword results in the destination register.
1. Adds each byte of the first operand to the corresponding byte of the second operand.
2. Shuffles the result by one bit to the right, halving the data.
3. Writes the byte results in the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not change the flags.

```
SHADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1 and
               ; writes halved result to corresponding halfword in R1.
SHADD8  R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and
                      ; writes halved result to corresponding byte in R4.
```

3.4.13 SHASX and SHSAX

Signed Halving Add and Subtract with Exchange and Signed Halving Subtract and Add with Exchange.

\[ \text{op}\{\text{cond}\} \{\text{Rd,}\} \text{Rn, Rm} \]

Where:
Is one of:

**SHASX**
Add and Subtract with Exchange and Halving.

**SHSAX**
Subtract and Add with Exchange and Halving.

**cond**
Is an optional condition code.

**Rd**
Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

**Rn**
Is the first operand register.

**Rm**
Is the second operand register.

### Operation

The **SHASX** instruction:

1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
2. Writes the halfword result of the addition to the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
3. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
4. Writes the halfword result of the division in the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

The **SHSAX** instruction:

1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
2. Writes the halfword result of the addition to the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
3. Adds the bottom halfword of the first operand with the top halfword of the second operand.
4. Writes the halfword result of the division in the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

### Restrictions

Do not use SP and do not use PC.

### Condition flags

These instructions do not affect the condition code flags.

```
SHASX    R7, R4, R2      ; Adds top halfword of R4 to bottom halfword of R2
         ; and writes halved result to top halfword of R7.
         ; Subtracts top halfword of R2 from bottom halfword of
         ; R4 and writes halved result to bottom halfword of R7.
SHSAX    R0, R3, R5      ; Subtracts bottom halfword of R5 from top halfword
         ; of R3 and writes halved result to top halfword of R0.
         ; Adds top halfword of R5 to bottom halfword of R3 and
         ; writes halved result to bottom halfword of R0.
```

### 3.4.14 SHSUB16 and SHSUB8

Signed Halving Subtract 16 and Signed Halving Subtract 8.

```
op{cond} {Rd} Rn, Rm
Where:
```
**op**

Is one of:

**SHSUB16**
Signed Halving Subtract 16.

**SHSUB8**
Signed Halving Subtract 8.

**cond**

Is an optional condition code.

**Rd**

Is the destination register. If **Rd** is omitted, the destination register is **Rn**.

**Rn**

Is the first operand register.

**Rm**

Is the second operand register.

**Operation**

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register.

The **SHSUB16 instruction**: The **SHSUB8 instruction**:

1. Subtracts each halfword of the second operand from the corresponding halfwords of the first operand.
2. Shuffles the result by one bit to the right, halving the data.
3. Writes the halved halfword results in the destination register.

1. Subtracts each byte of the second operand from the corresponding byte of the first operand.
2. Shuffles the result by one bit to the right, halving the data.
3. Writes the corresponding signed byte results in the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not change the flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHSUB16 R1, R0</td>
<td>Subtracts halfwords in R0 from corresponding halfword of R1, and writes to corresponding halfword of R1.</td>
</tr>
<tr>
<td>SHSUB8 R4, R0, R5</td>
<td>Subtracts bytes of R0 from corresponding byte in R5, and writes to corresponding byte in R4.</td>
</tr>
</tbody>
</table>

**3.4.15 SSUB16 and SSUB8**

Signed Subtract 16 and Signed Subtract 8.

**op{cond} {Rd}, Rn, Rm**

Where:

**op**

Is one of:

**SSUB16**
Performs two 16-bit signed integer subtractions.

**SSUB8**
Performs four 8-bit signed integer subtractions.
Is an optional condition code.

**Rd**

Is the destination register. If **Rd** is omitted, the destination register is **Rn**.

**Rn**

Is the first operand register.

**Rm**

Is the second operand register.

**Operation**

Use these instructions to change endianness of data.

The **SSUB16** instruction:

1. Subtracts each halfword from the second operand from the corresponding halfword of the first operand.
2. Writes the difference result of two signed halfwords in the corresponding halfword of the destination register.

The **SSUB8** instruction:

1. Subtracts each byte of the second operand from the corresponding byte of the first operand.
2. Writes the difference result of four signed bytes in the corresponding byte of the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions set the APSR.GE bits according to the results of the subtractions.

For **SSUB16**:

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = SInt(R[n]<15:0>) - SInt(R[m]<15:0>);
    diff2 = SInt(R[n]<31:16>) - SInt(R[m]<31:16>);
    R[d]<15:0> = diff1<15:0>;
    R[d]<31:16> = diff2<15:0>;
    APSR.GE<1:0> = if diff1 >= 0 then '11' else '00';
    APSR.GE<3:2> = if diff2 >= 0 then '11' else '00';
```

For **SSUB8**:

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = SInt(R[n]<7:0>) - SInt(R[m]<7:0>);
    diff2 = SInt(R[n]<15:8>) - SInt(R[m]<15:8>);
    diff3 = SInt(R[n]<23:16>) - SInt(R[m]<23:16>);
    diff4 = SInt(R[n]<31:24>) - SInt(R[m]<31:24>);
    R[d]<7:0> = diff1<7:0>;
    R[d]<15:8> = diff2<7:0>;
    R[d]<23:16> = diff3<7:0>;
    R[d]<31:24> = diff4<7:0>;
    APSR.GE<0> = if diff1 >= 0 then '1' else '0';
    APSR.GE<1> = if diff2 >= 0 then '1' else '0';
    APSR.GE<2> = if diff3 >= 0 then '1' else '0';
    APSR.GE<3> = if diff4 >= 0 then '1' else '0';
```

**SSUB16 R1, R0**

Subtracts halfwords in **R0** from corresponding halfword of **R1**

**SSUB8 R4, R0, R5**

Subtracts bytes of **R5** from corresponding byte in **R0**, and writes to corresponding byte of **R4**.
3.4.16  TST and TEQ

Test bits and Test Equivalence.

\[
\text{TST}\{\text{cond}\} \ Rn, \ \text{Operand2} \\\n\text{TEQ}\{\text{cond}\} \ Rn, \ \text{Operand2}
\]

Where:

- \(\text{cond}\) is an optional condition code.
- \(Rn\) is the first operand register.
- \(\text{Operand2}\) is a flexible second operand.

Operation

These instructions test the value in a register against \(\text{Operand2}\). They update the condition flags based on the result, but do not write the result to a register.

The \text{TST} instruction performs a bitwise AND operation on the value in \(Rn\) and the value of \(\text{Operand2}\). This is the same as the \text{ANDS} instruction, except that it discards the result.

To test whether a bit of \(Rn\) is 0 or 1, use the \text{TST} instruction with an \(\text{Operand2}\) constant that has that bit set to 1 and all other bits cleared to 0.

The \text{TEQ} instruction performs a bitwise Exclusive OR operation on the value in \(Rn\) and the value of \(\text{Operand2}\). This is the same as the \text{EORS} instruction, except that it discards the result.

Use the \text{TEQ} instruction to test if two values are equal without affecting the V or C flags.

\text{TEQ} is also useful for testing the sign of a value. After the comparison, the N flag is the logical Exclusive OR of the sign bits of the two operands.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions:

- Update the N and Z flags according to the result.
- Can update the C flag during the calculation of \(\text{Operand2}\),
- Do not affect the V flag.

```assembly
TST     R0, #0x3F8  ; Perform bitwise AND of R0 value to 0x3F8, ; APSR is updated but result is discarded
TEQEQ   R10, R9     ; Conditionally test if value in R10 is equal to ; value in R9, APSR is updated but result is discarded.
```

3.4.17  UADD16 and UADD8

Unsigned Add 16 and Unsigned Add 8.

\[
\text{op}\{\text{cond}\} \ {\text{Rd},} \ Rn, \ Rm
\]

Where:

- \(\text{op}\) is one of:
  - \text{UADD16} performs two 16-bit unsigned integer additions.
  - \text{UADD8} performs four 8-bit unsigned integer additions.
cond

Is an optional condition code.

Rd

Is the destination register. If Rd is omitted, the destination register is Rn.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

Use these instructions to add 16- and 8-bit unsigned data.

The **UADD16** instruction:
1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
2. Writes the unsigned result in the corresponding halfwords of the destination register.

The **UADD8** instruction:
1. Adds each byte of the first operand to the corresponding byte of the second operand.
2. Writes the unsigned result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results of the additions.

For **UADD16**:

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<15:0>) + UInt(R[m]<15:0>);
    sum2 = UInt(R[n]<31:16>) + UInt(R[m]<31:16>);
    R[d]<15:0> = sum1<15:0>;
    R[d]<31:16> = sum2<15:0>;
    APSR.GE<1:0> = if sum1 >= 0x10000 then '11' else '00';
    APSR.GE<3:2> = if sum2 >= 0x10000 then '11' else '00';
```

For **UADD8**:

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<7:0>) + UInt(R[m]<7:0>);
    sum2 = UInt(R[n]<15:8>) + UInt(R[m]<15:8>);
    sum3 = UInt(R[n]<23:16>) + UInt(R[m]<23:16>);
    sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
    R[d]<7:0> = sum1<7:0>;
    R[d]<15:8> = sum2<7:0>;
    R[d]<23:16> = sum3<7:0>;
    R[d]<31:24> = sum4<7:0>;
    APSR.GE<0> = if sum1 >= 0x100 then '1' else '0';
    APSR.GE<1> = if sum2 >= 0x100 then '1' else '0';
    APSR.GE<2> = if sum3 >= 0x100 then '1' else '0';
    APSR.GE<3> = if sum4 >= 0x100 then '1' else '0';
```

```plaintext
UADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1,
                ; writes to corresponding halfword of R1.
UADD8 R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and writes
                 ; to corresponding byte in R4.
```

3.4.18 **UASX and USAX**

Unsigned Add and Subtract with Exchange and Unsigned Subtract and Add with Exchange.
\[ \text{op}\{\text{cond}\}\{Rd\}\text{ Rn, Rm} \]

Where:

\(\text{op}\)

Is one of:

- **UASX**
  Add and Subtract with Exchange.

- **USAX**
  Subtract and Add with Exchange.

\(\text{cond}\)

Is an optional condition code.

\(\text{Rd}\)

Is the destination register. If \(\text{Rd}\) is omitted, the destination register is \(\text{Rn}\).

\(\text{Rn}\)

Is the first operand register.

\(\text{Rm}\)

Is the second operand register.

**Operation**

The **UASX** instruction:
1. Subtracts the top halfword of the second operand from the bottom halfword of the first operand.
2. Writes the unsigned result from the subtraction to the bottom halfword of the destination register.
3. Adds the top halfword of the first operand with the bottom halfword of the second operand.
4. Writes the unsigned result of the addition to the top halfword of the destination register.

The **USAX** instruction:
1. Adds the bottom halfword of the first operand with the top halfword of the second operand.
2. Writes the unsigned result of the addition to the bottom halfword of the destination register.
3. Subtracts the bottom halfword of the second operand from the top halfword of the first operand.
4. Writes the unsigned result from the subtraction to the top halfword of the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions set the APSR.GE bits according to the results.

For **UASX**:

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    diff = UInt(R[n]<15:0>) - UInt(R[m]<31:16>);
    sum = UInt(R[n]<31:16>) + UInt(R[m]<15:0>);
    R[d]<15:0> = diff<15:0>;
    R[d]<31:16> = sum<15:0>;
    APSR.GE<1:0> = if diff >= 0 then '11' else '00';
    APSR.GE<3:2> = if sum >= 0x10000 then '11' else '00';
```

For **USAX**:
if ConditionPassed() then
    EncodingSpecificOperations();
    sum = UInt(R[n]<15:0>) + UInt(R[m]<31:16>);
    diff = UInt(R[n]<31:16>) - UInt(R[m]<15:0>);
    R[d]<15:0> = sum<15:0>;
    R[d]<31:16> = diff<15:0>;
    APSR.GE<1:0> = if sum >= 0x10000 then '11' else '00';
    APSR.GE<3:2> = if diff >= 0 then '11' else '00';

UASX   R0, R4, R5       ; Adds top halfword of R4 to bottom halfword of R5 and
                  ; writes to top halfword of R0.
                  ; Subtracts bottom halfword of R5 from top halfword of R0
                  ; and writes to bottom halfword of R0.
USAX   R7, R3, R2       ; Subtracts top halfword of R2 from bottom halfword of R3
                  ; and writes to bottom halfword of R7.
                  ; Adds top halfword of R3 to bottom halfword of R2 and
                  ; writes to top halfword of R7.

3.4.19 UHADD16 and UHADD8

Unsigned Halving Add 16 and Unsigned Halving Add 8.

\[ \text{op}\{\text{cond}\}\{\text{Rd}\}\{\text{Rn}, \text{Rm}\} \]

Where:

\( \text{op} \)  
Is one of:

**UHADD16**
Unsigned Halving Add 16.

**UHADD8**
Unsigned Halving Add 8.

\( \text{cond} \)  
Is an optional condition code.

\( \text{Rd} \)  
Is the destination register. If \( \text{Rd} \) is omitted, the destination register is \( \text{Rn} \).

\( \text{Rn} \)  
Is the register holding the first operand.

\( \text{Rm} \)  
Is the register holding the second operand.

**Operation**

Use these instructions to add 16- and 8-bit data and then to halve the result before writing the result to the destination register.

The **UHADD16** instruction:
1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
2. Shuffles the halfword result by one bit to the right, halving the data.
3. Writes the unsigned results to the corresponding halfword in the destination register.

The **UHADD8** instruction:
1. Adds each byte of the first operand to the corresponding byte of the second operand.
2. Shuffles the byte result by one bit to the right, halving the data.
3. Writes the unsigned results in the corresponding byte in the destination register.

**Restrictions**

Do not use SP and do not use PC.
Condition flags
These instructions do not change the flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>UHADD16 R7, R3</td>
<td>Adds halfwords in R7 to corresponding halfword of R3 and writes halved result to corresponding halfword in R7.</td>
</tr>
<tr>
<td>UHADD8 R4, R0, R5</td>
<td>Adds bytes of R0 to corresponding byte in R5 and writes halved result to corresponding byte in R4.</td>
</tr>
</tbody>
</table>

3.4.20 UHASX and UHSAX
Unsigned Halving Add and Subtract with Exchange and Unsigned Halving Subtract and Add with Exchange.

\[ \text{op}(\text{cond}) \{\text{Rd}\} \text{ Rn, Rm} \]

Where:

- **op** is one of:
  - UHSAX: Unsigned Halving Subtract and Add with Exchange.

- **cond** is an optional condition code.

- **Rd** is the destination register. If **Rd** is omitted, the destination register is **Rn**.

- **Rn** is the first operand register.

- **Rm** is the second operand register.

Operation
The **UHASX** instruction:
1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
2. Shifts the result by one bit to the right causing a divide by two, or halving.
3. Writes the halfword result of the addition to the top halfword of the destination register.
4. Subtracts the top halfword of the second operand from the bottom halfword of the first operand.
5. Shifts the result by one bit to the right causing a divide by two, or halving.
6. Writes the halfword result of the subtraction in the bottom halfword of the destination register.

The **UHSAX** instruction:
1. Subtracts the bottom halfword of the second operand from the top halfword of the first operand.
2. Shifts the result by one bit to the right causing a divide by two, or halving.
3. Writes the halfword result of the subtraction in the top halfword of the destination register.
4. Adds the bottom halfword of the first operand with the top halfword of the second operand.
5. Shifts the result by one bit to the right causing a divide by two, or halving.
6. Writes the halfword result of the addition to the bottom halfword of the destination register.

Restrictions
Do not use SP and do not use PC.
**3.4.21 UHSUB16 and UHSUB8**

Unsigned Halving Subtract 16 and Unsigned Halving Subtract 8.

\[ op\{cond\}\{Rd\}\{Rn\},Rm \]

Where:

- **op**
  - Is one of:
    - **UHSUB16**
      - Performs two unsigned 16-bit integer subtractions, halves the results, and writes the results to the destination register.
    - **UHSUB8**
      - Performs four unsigned 8-bit integer subtractions, halves the results, and writes the results to the destination register.

- **cond**
  - Is an optional condition code.

- **Rd**
  - Is the destination register. If \(Rd\) is omitted, the destination register is \(Rn\).

- **Rn**
  - Is the first operand register.

- **Rm**
  - Is the second operand register.

**Operation**

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register.

**The UHSUB16 instruction:**
1. Subtracts each halfword of the second operand from the corresponding halfword of the first operand.
2. Shuffles each halfword result to the right by one bit, halving the data.
3. Writes each unsigned halfword result to the corresponding halfwords in the destination register.

**The UHSUB8 instruction:**
1. Subtracts each byte of second operand from the corresponding byte of the first operand.
2. Shuffles each byte result by one bit to the right, halving the data.
3. Writes the unsigned byte results to the corresponding byte of the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not change the flags.
3.4.22  **USAD8**

Unsigned Sum of Absolute Differences.

\[ \text{USAD8} \{\text{cond}\} \{\text{Rd}\} \{\text{Rn}\}, \{\text{Rm}\} \]

Where:

- \(\text{cond}\) Is an optional condition code.
- \(\text{Rd}\) Is the destination register. If \(\text{Rd}\) is omitted, the destination register is \(\text{Rn}\).
- \(\text{Rn}\) Is the first operand register.
- \(\text{Rm}\) Is the second operand register.

**Operation**

The **USAD8** instruction:

1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
2. Adds the absolute values of the differences together.
3. Writes the result to the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not change the flags.

3.4.23  **USADA8**

Unsigned Sum of Absolute Differences and Accumulate.

\[ \text{USADA8} \{\text{cond}\} \{\text{Rd}\}, \{\text{Rn}\}, \{\text{Rm}\}, \{\text{Ra}\} \]

Where:

- \(\text{cond}\) Is an optional condition code.
- \(\text{Rd}\) Is the destination register.
- \(\text{Rn}\) Is the first operand register.
- \(\text{Rm}\) Is the second operand register.
*Ra*

Is the register that contains the accumulation value.

**Operation**

The USADA8 instruction:

1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
2. Adds the unsigned absolute differences together.
3. Adds the accumulation value to the sum of the absolute differences.
4. Writes the result to the destination register.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not change the flags.

```
USADA8 R1, R0, R6 ; Subtracts bytes in R0 from corresponding halfword of R1
                   ; adds differences, adds value of R6, writes to R1.
USADA8 R4, R0, R5, R2 ; Subtracts bytes of R5 from corresponding byte in R0
                       ; adds differences, adds value of R2 writes to R4.
```

### 3.4.24 USUB16 and USUB8

Unsigned Subtract 16 and Unsigned Subtract 8.

```
op{cond} {Rd} Rn, Rm
```

Where:

- `op` is one of:
  - **USUB16** Unsigned Subtract 16.
  - **USUB8** Unsigned Subtract 8.

- `cond` is an optional condition code.

- `Rd` is the destination register. If `Rd` is omitted, the destination register is `Rn`.

- `Rn` is the first operand register.

- `Rm` is the second operand register.

**Operation**

Use these instructions to subtract 16-bit and 8-bit data before writing the result to the destination register.

The USUB16 instruction:

1. Subtracts each halfword from the second operand register from the corresponding halfword of the first operand register.
2. Writes the unsigned result in the corresponding halfwords of the destination register.

The USUB8 instruction:

1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
2. Writes the unsigned byte result in the corresponding byte of the destination register.

Restrictions
Do not use SP and do not use PC.

Condition flags
These instructions set the APSR.GE bits according to the results of the subtractions.

For USUB16:

```plaintext
if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
  diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
  R[d]<15:0> = diff1<15:0>;
  R[d]<31:16> = diff2<15:0>;
  APSR.GE<1:0> = if diff1 >= 0 then '11' else '00';
  APSR.GE<3:2> = if diff2 >= 0 then '11' else '00';
```

For USUB8:

```plaintext
if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = UInt(R[n]<7:0>) - UInt(R[m]<7:0>);
  diff2 = UInt(R[n]<15:8>) - UInt(R[m]<15:8>);
  diff3 = UInt(R[n]<23:16>) - UInt(R[m]<23:16>);
  diff4 = UInt(R[n]<31:24>) - UInt(R[m]<31:24>);
  R[d]<7:0> = diff1<7:0>;
  R[d]<15:8> = diff2<7:0>;
  R[d]<23:16> = diff3<7:0>;
  R[d]<31:24> = diff4<7:0>;
  APSR.GE<0> = if diff1 >= 0 then '1' else '0';
  APSR.GE<1> = if diff2 >= 0 then '1' else '0';
  APSR.GE<2> = if diff3 >= 0 then '1' else '0';
  APSR.GE<3> = if diff4 >= 0 then '1' else '0';
```

USUB16 R1, R0      ; Subtracts halfwords in R0 from corresponding halfword of R1
                 ; and writes to corresponding halfword in R1.
USUB8  R4, R0, R5  ; Subtracts bytes of R5 from corresponding byte in R0 and
                    ; writes to the corresponding byte in R4.

3.5 Multiply and divide instructions

Table 36 shows the multiply and divide instructions:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>MLA</td>
<td>Multiply with Accumulate, 32-bit result</td>
<td>Section 3.5.1 MLA, MUL, MLA, and MLS</td>
</tr>
<tr>
<td>MLS</td>
<td>Multiply and Subtract, 32-bit result</td>
<td>Section 3.5.1 MLA, MUL, MLA, and MLS</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply, 32-bit result</td>
<td>Section 3.5.1 MLA, MUL, and MLS</td>
</tr>
<tr>
<td>SDIV</td>
<td>Signed Divide</td>
<td>Section 3.5.2 SDIV and UDIV</td>
</tr>
<tr>
<td>SMLA[B,T]</td>
<td>Signed Multiply Accumulate (halfwords)</td>
<td>Section 3.5.3 SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT</td>
</tr>
<tr>
<td>SMLAD, SMLADX</td>
<td>Signed Multiply Accumulate Dual</td>
<td>Section 3.5.4 SMLAD and SMLADX</td>
</tr>
<tr>
<td>SMLAL</td>
<td>Signed Multiply with Accumulate (32 × 32 + 64), 64-bit result</td>
<td>Section 3.5.11 UMLULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>SMLAL[B,T]</td>
<td>Signed Multiply Accumulate Long (halfwords)</td>
<td>Section 3.5.5 SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT</td>
</tr>
</tbody>
</table>
### Mnemonic

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLALD, SMLALDX</td>
<td>Signed Multiply Accumulate Long Dual</td>
<td>Section 3.5.5 SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT</td>
</tr>
<tr>
<td>SMLAW[B</td>
<td>T]</td>
<td>Signed Multiply Accumulate (word by halfword)</td>
</tr>
<tr>
<td>SMLSD</td>
<td>Signed Multiply Subtract Dual</td>
<td>Section 3.5.6 SMLSD and SMLSDL</td>
</tr>
<tr>
<td>SMLSLD</td>
<td>Signed Multiply Subtract Long Dual</td>
<td>Section 3.5.6 SMLSD and SMLSDL</td>
</tr>
<tr>
<td>SMMLA</td>
<td>Signed Most Significant Word Multiply Accumulate</td>
<td>Section 3.5.7 SMMLA and SMMLS</td>
</tr>
<tr>
<td>SMMLS, SMMLSR</td>
<td>Signed Most Significant Word Multiply Subtract</td>
<td>Section 3.5.7 SMMLA and SMMLS</td>
</tr>
<tr>
<td>SMMUL, SMMLR</td>
<td>Signed Most Significant Word Multiply</td>
<td>Section 3.5.8 SMMUL</td>
</tr>
<tr>
<td>SMUAD, SMUADX</td>
<td>Signed Dual Multiply Add</td>
<td>Section 3.5.9 SMUAD and SMUSD</td>
</tr>
<tr>
<td>SMUL[B, T]</td>
<td>Signed Multiply (word by halfword)</td>
<td>Section 3.5.10 SMUL and SMULW</td>
</tr>
<tr>
<td>SMULL</td>
<td>Signed Multiply (32 x 32), 64-bit result</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>SMULWB, SMULWT</td>
<td>Signed Multiply (word by halfword)</td>
<td>Section 3.5.10 SMUL and SMULW</td>
</tr>
<tr>
<td>SMUSD, SMUSD</td>
<td>Signed Dual Multiply Subtract</td>
<td>Section 3.5.9 SMUAD and SMUSD</td>
</tr>
<tr>
<td>UDIV</td>
<td>Unsigned Divide</td>
<td>Section 3.5.2 SDIV and UDIV</td>
</tr>
<tr>
<td>UMAAL</td>
<td>Unsigned Multiply Accumulate Accumulate Long (32 x 32 + 32), 64-bit result</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>UMLAL</td>
<td>Unsigned Multiply with Accumulate (32 x 32 + 64), 64-bit result</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
<tr>
<td>UMULL</td>
<td>Unsigned Multiply (32 x 32), 64-bit result</td>
<td>Section 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL</td>
</tr>
</tbody>
</table>

### 3.5.1 MUL, MLA, and MLS

Multiply, Multiply with Accumulate, and Multiply with Subtract, using 32-bit operands, and producing a 32-bit result.

\[
\text{MUL}\{S\}\{\text{cond}\}\{\text{Rd.}\} \; \text{Rn, Rm} ; \text{Multiply}
\]

\[
\text{MLA}\{\text{cond}\} \; \text{Rd, Rn, Rm, Ra} ; \text{Multiply with accumulate}
\]

\[
\text{MLS}\{\text{cond}\} \; \text{Rd, Rn, Rm, Ra} ; \text{Multiply with subtract}
\]

Where:

- **cond**
  - Is an optional condition code.

- **S**
  - Is an optional suffix. If **S** is specified, the condition code flags are updated on the result of the operation.

- **Rd**
  - Is an destination register. If **Rd** is omitted, the destination register is **Rn**.

- **Rn, Rm**
  - Are registers holding the values to be multiplied.

- **Ra**
  - Is a register holding the value to be added or subtracted from.

**Operation**

The **MUL** instruction multiplies the values from **Rn** and **Rm**, and places the least significant 32 bits of the result in **Rd**.
The MLA instruction multiplies the values from \( R_n \) and \( R_m \), adds the value from \( R_a \), and places the least significant 32 bits of the result in \( R_d \).

The MLS instruction multiplies the values from \( R_n \) and \( R_m \), subtracts the product from the value from \( R_a \), and places the least significant 32 bits of the result in \( R_d \).

The results of these instructions do not depend on whether the operands are signed or unsigned.

**Restrictions**

In these instructions, do not use SP and do not use PC.

If you use the \( S \) suffix with the MUL instruction:

- \( R_d \), \( R_n \), and \( R_m \) must all be in the range \( R_0 \)-\( R_7 \).

- \( R_d \) must be the same as \( R_m \).

- You must not use the \( \text{cond} \) suffix.

**Condition flags**

The MLA instruction and MULS instructions:

- Only MULS instruction updates the N and Z flags according to the result.
- No other MUL, MLA, or MLS instruction affects the condition flags.

```
MUL     R10, R2, R5     ; Multiply, R10 = R2 × R5
MLA     R10, R2, R1, R5 ; Multiply with accumulate, R10 = (R2 × R1) + R5
MULS    R0, R2, R2     ; Multiply with flag update, R0 = R2 × R2
MULLT   R2, R3, R2     ; Conditionally multiply, R2 = R3 × R2
MLS     R4, R5, R6, R7  ; Multiply with subtract, R4 = R7 - (R5 × R6)
```

### 3.5.2 SDIV and UDIV

Signed Divide and Unsigned Divide.

\[
\begin{align*}
\text{SDIV}\{\text{cond}\}\{R_d\} & \ R_n, R_m \\
\text{UDIV}\{\text{cond}\}\{R_d\} & \ R_n, R_m
\end{align*}
\]

Where:

- \( \text{cond} \) is an optional condition code.
- \( R_d \) is the destination register. If \( R_d \) is omitted, the destination register is \( R_n \).
- \( R_n \) is the register holding the value to be divided.
- \( R_m \) is a register holding the divisor.

**Operation**

The SDIV instruction performs a signed integer division of the value in \( R_n \) by the value in \( R_m \).

The UDIV instruction performs an unsigned integer division of the value in \( R_n \) by the value in \( R_m \).

For both instructions, if the value in \( R_n \) is not divisible by the value in \( R_m \), the result is rounded towards zero.

For the Cortex-M33 processor, the integer divide operation latency is in the range of 2-11 cycles.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not change the flags.
3.5.3 SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT

Signed Multiply Accumulate (halfwords).

\[
\text{op\{cond\} \ Rd, \ Rn, \ Rm, \ Ra}
\]

Where:

- **op**
  - Is one of:

  - **SMLAWB**
    - Signed Multiply Accumulate (word by halfword)
    - The bottom halfword, bits [15:0], of \( Rm \) is used.

  - **SMLAWT**
    - Signed Multiply Accumulate (word by halfword)
    - The top halfword, bits [31:16] of \( Rm \) is used.

  - **SMLABB, SMLABT**
    - Signed Multiply Accumulate Long (halfwords)
    - The bottom halfword, bits [15:0], of \( Rm \) is used.

  - **SMLATB, SMLATT**
    - Signed Multiply Accumulate Long (halfwords)
    - The top halfword, bits [31:16] of \( Rm \) is used.

- **cond**
  - Is an optional condition code.

- **Rd**
  - Is the destination register.

- **Rn, Rm**
  - Are registers holding the values to be multiplied.

- **Ra**
  - Is a register holding the value to be added or subtracted from.

**Operation**

The SMLAWB, SMLABT, SMLATB, SMLATT instructions:

- Multiply the specified signed halfword, top or bottom, values from \( Rn \) and \( Rm \).
- Add the value in \( Ra \) to the resulting 32-bit product.
- Write the result of the multiplication and addition in \( Rd \).

The non-specified halfwords of the source registers are ignored.

The SMLAWT and SMLAWT instructions:

- Multiply the 32-bit signed values in \( Rn \) with:
  - The top signed halfword of \( Rm \), \text{T} instruction suffix.
  - The bottom signed halfword of \( Rm \), \text{B} instruction suffix.
- Add the 32-bit signed value in \( Ra \) to the top 32 bits of the 48-bit product
- Write the result of the multiplication and addition in \( Rd \).

The bottom 16 bits of the 48-bit product are ignored.
If overflow occurs during the addition of the accumulate value, the SMLAWB, SMLAWT, instruction sets the Q flag in the APSR. No overflow can occur during the multiplication.

Restrictions

In these instructions, do not use SP and do not use PC.

Condition flags

If an overflow is detected, the Q flag is set.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLABB</td>
<td>Multiplies bottom halfwords of R6 and R4, adds</td>
</tr>
<tr>
<td></td>
<td>R1 and writes to R5.</td>
</tr>
<tr>
<td>SMLATB</td>
<td>Multiplies top halfword of R6 with bottom halfword</td>
</tr>
<tr>
<td></td>
<td>of R4, adds R1 and writes to R5.</td>
</tr>
<tr>
<td>SMLATT</td>
<td>Multiplies top halfwords of R6 and R4, adds</td>
</tr>
<tr>
<td></td>
<td>R1 and writes the sum to R5.</td>
</tr>
<tr>
<td>SMLABT</td>
<td>Multiplies bottom halfword of R6 with top halfword</td>
</tr>
<tr>
<td></td>
<td>of R4, adds R1 and writes to R5.</td>
</tr>
<tr>
<td>SMLawkB</td>
<td>Multiplies R2 with bottom halfword of R5, adds</td>
</tr>
<tr>
<td></td>
<td>R3 to the result and writes top 32-bits to R10.</td>
</tr>
<tr>
<td>SMLawkT</td>
<td>Multiplies R2 with top halfword of R1, adds</td>
</tr>
<tr>
<td></td>
<td>and writes top 32-bits to R10.</td>
</tr>
</tbody>
</table>

3.5.4 SMLAD and SMLADX

Signed Multiply Accumulate Long Dual, Signed Multiply Accumulate Long Dual exchange.

\[
\text{op}\{X\}\{\text{cond}\} \quad \text{Rd}, \text{Rn}, \text{Rm}, \text{Ra}
\]

Where:

<table>
<thead>
<tr>
<th>\text{op}</th>
<th>Is one of:</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLAD</td>
<td>Signed Multiply Accumulate Long Dual.</td>
</tr>
<tr>
<td>SMLDX</td>
<td>Signed Multiply Accumulate Long Dual exchange.</td>
</tr>
</tbody>
</table>

$X$ specifies which halfword of the source register \text{Rn} is used as the multiply operand.

If \(X\) is omitted, the multiplications are bottom \(\times\) bottom and top \(\times\) top.

If \(X\) is present, the multiplications are bottom \(\times\) top and top \(\times\) bottom.

<table>
<thead>
<tr>
<th>\text{cond}</th>
<th>Is an optional condition code.</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{Rd}</td>
<td>Is the destination register.</td>
</tr>
<tr>
<td>\text{Rn}</td>
<td>Is the first operand register holding the values to be multiplied.</td>
</tr>
<tr>
<td>\text{Rm}</td>
<td>Is the second operand register.</td>
</tr>
<tr>
<td>\text{Ra}</td>
<td>Is the accumulate value.</td>
</tr>
</tbody>
</table>

Operation

The SMLAD and SMLDX instructions regard the two operands as four halfword 16-bit values.

The SMLAD instruction:
1. Multiplies the top signed halfword value in \( R_n \) with the top signed halfword of \( R_m \) and the bottom signed halfword value in \( R_n \) with the bottom signed halfword of \( R_m \).
2. Adds both multiplication results to the signed 32-bit value in \( R_a \).
3. Writes the 32-bit signed result of the multiplication and addition to \( R_d \).

The **SMLADX** instruction:
1. Multiplies the top signed halfword value in \( R_n \) with the bottom signed halfword of \( R_m \) and the bottom signed halfword value in \( R_n \) with the top signed halfword of \( R_m \).
2. Adds both multiplication results to the signed 32-bit value in \( R_a \).
3. Writes the 32-bit signed result of the multiplication and addition to \( R_d \).

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

Sets the Q flag if the accumulate operation overflows.

```
SMLAD  R10, R2, R1, R5 ; Multiplies two halfword values in R2 with 
                     ; corresponding halfwords in R1, adds R5 and writes to 
                     ; R10.
SMLALDX R0, R2, R4, R6  ; Multiplies top halfword of R2 with bottom halfword 
                     ; of R4, multiplies bottom halfword of R2 with top 
                     ; halfword of R4, adds R6 and writes to R0.
```

**3.5.5**  

**SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT**

Signed Multiply Accumulate Long Dual and Signed Multiply Accumulate Long (halfwords).

```
op{cond} RdLo, RdHi, Rn, Rm
```

Where:

- **op**
  - Is one of:
    - **SMLALBB**
    - **SMLALBT**
    - **SMLALTB**
    - **SMLALTT**

**SMLALBB**  

Signed Multiply Accumulate Long (halfwords, B and T).  

The bottom halfword, bits [15:0], of \( R_n \) is used.

**SMLALBT:** the bottom halfword, bits [15:0], of \( R_m \) is used.  

**SMLALTT:** the top halfword, bits [31:16], of \( R_m \) is used.

**SMLALTB, SMLALTT**

Signed Multiply Accumulate Long (halfwords, B and T).

The top halfword, bits [31:16], of \( R_n \) is used.

**SMLALTB:** the bottom halfword, bits [15:0], of \( R_m \) is used.  

**SMLALTT:** the top halfword, bits [31:16], of \( R_m \) is used.

**SMLALD**

Signed Multiply Accumulate Long Dual.  
The multiplications are bottom \( \times \) bottom and top \( \times \) top.

**SMLALDX**

Signed Multiply Accumulate Long Dual reversed.  
The multiplications are bottom \( \times \) top and top \( \times \) bottom.

**cond**

Is an optional condition code.
**RdHi, RdLo**

Are the destination registers. *RdLo* is the lower 32 bits and *RdHi* is the upper 32 bits of the 64-bit integer. The accumulating value for the lower and upper 32 bits are held in the *RdLo* and *RdHi* registers respectively.

**Rn, Rm**

Are registers holding the first and second operands.

**Operation**
- Multiplies the two’s complement signed word values from *Rn* and *Rm*.
- Adds the 64-bit value in *RdLo* and *RdHi* to the resulting 64-bit product.
- Writes the 64-bit result of the multiplication and addition in *RdLo* and *RdHi*.

The **SMLALBB, SMLALBT, SMLALTB and SMLALTT** instructions:
- Multiplies the specified signed halfword, Top or Bottom, values from *Rn* and *Rm*.
- Adds the resulting sign-extended 32-bit product to the 64-bit value in *RdLo* and *RdHi*.
- Writes the 64-bit result of the multiplication and addition in *RdLo* and *RdHi*.

The non-specified halfwords of the source registers are ignored.

The **SMLALD and SMLALDX** instructions interpret the values from *Rn* and *Rm* as four halfword two’s complement signed 16-bit integers. These instructions:
- **SMLALD** multiplies the top signed halfword value of *Rn* with the top signed halfword of *Rm* and the bottom signed halfword values of *Rn* with the bottom signed halfword of *Rm*.
- **SMLALDX** multiplies the top signed halfword value of *Rn* with the bottom signed halfword of *Rm* and the bottom signed halfword values of *Rn* with the top signed halfword of *Rm*.
- Add the two multiplication results to the signed 64-bit value in *RdLo* and *RdHi* to create the resulting 64-bit product.
- Write the 64-bit product in *RdLo* and *RdHi*.

**Restrictions**

In these instructions:
- Do not use SP and do not use PC.
- *RdHi* and *RdLo* must be different registers.

**Condition flags**

These instructions do not affect the condition code flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SMLALBT</strong></td>
<td>R2, R1, R6, R7; Multiplies bottom halfword of R6 with top halfword of R7, sign extends to 32-bit, adds R1:R2 and writes to R1:R2.</td>
</tr>
<tr>
<td><strong>SMLALTB</strong></td>
<td>R2, R1, R6, R7; Multiplies top halfword of R6 with bottom halfword of R7, sign extends to 32-bit, adds R1:R2 and writes to R1:R2.</td>
</tr>
<tr>
<td><strong>SMLALD</strong></td>
<td>R6, R8, R5, R1; Multiplies top halfwords in R5 and R1 and bottom halfwords of R5 and R1, adds R8:R6 and writes to R8:R6.</td>
</tr>
<tr>
<td><strong>SMLALDX</strong></td>
<td>R6, R8, R5, R1; Multiplies top halfword in R5 with bottom halfword of R1, and bottom halfword of R5 with top halfword of R1, adds R8:R6 and writes to R8:R6.</td>
</tr>
</tbody>
</table>

**3.5.6 SMLSD and SMLSLD**

Signed Multiply Subtract Dual and Signed Multiply Subtract Long Dual.

\[ \text{op}(X)[\text{cond}] \text{Rd}, \text{Rn}, \text{Rm}, \text{Ra}; \text{SMLSD} \]

\[ \text{op}(X)[\text{cond}] \text{RdLo, RdHi, Rn, Rm}; \text{SMLSLD} \]

**Where:**
Is one of:

- **SMLSD**: Signed Multiply Subtract Dual.
- **SMLSDX**: Signed Multiply Subtract Dual reversed.
- **SMLSLD**: Signed Multiply Subtract Long Dual.
- **SMLSLDX**: Signed Multiply Subtract Long Dual reversed.

If $x$ is present, the multiplications are bottom × top and top × bottom. If the $x$ is omitted, the multiplications are bottom × bottom and top × top.

**cond**

Is an optional condition code.

**Rd**

Is the destination register.

**Rn, Rm**

Are registers holding the first and second operands.

**Ra**

Is the register holding the accumulate value.

**RdLo**

Supplies the lower 32 bits of the accumulate value, and is the destination register for the lower 32 bits of the result.

**RdHi**

Supplies the upper 32 bits of the accumulate value, and is the destination register for the upper 32 bits of the result.

**Operation**

The **SMLSD** instruction interprets the values from the first and second operands as four signed halfwords. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the signed accumulate value to the result of the subtraction.
- Writes the result of the addition to the destination register.

The **SMLSLD** instruction interprets the values from $Rn$ and $Rm$ as four signed halfwords. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the 64-bit value in $RdHi$ and $RdLo$ to the result of the subtraction.
- Writes the 64-bit result of the addition to the $RdHi$ and $RdLo$.

**Restrictions**

In these instructions:

- Do not use SP and do not use PC.
Condition flags

The SMLSD{X} instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction.

For the T32 instruction set, these instructions do not affect the condition code flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Source Registers</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLSD</td>
<td>R0, R4, R5, R6</td>
<td>Multiplies bottom halfword of R4 with bottom halfword of R5, multiplies top halfword of R4; with top halfword of R5, subtracts second from first, adds R6, writes to R0.</td>
</tr>
<tr>
<td>SMLSDX</td>
<td>R1, R3, R2, R0</td>
<td>Multiplies bottom halfword of R3 with top halfword of R2, multiplies top halfword of R3; with bottom halfword of R2, subtracts second from first, adds R0, writes to R1.</td>
</tr>
<tr>
<td>SMLSLD</td>
<td>R3, R6, R2, R7</td>
<td>Multiplies bottom halfword of R6 with bottom halfword of R2, multiplies top halfword of R6; with top halfword of R2, subtracts second from first, adds R6:R3, writes to R6:R3.</td>
</tr>
<tr>
<td>SMLSLDX</td>
<td>R3, R6, R2, R7</td>
<td>Multiplies bottom halfword of R6 with top halfword of R2, multiplies top halfword of R6; with bottom halfword of R2, subtracts second from first, adds R6:R3, writes to R6:R3.</td>
</tr>
</tbody>
</table>

3.5.7 SMMLA and SMMLS

Signed Most Significant Word Multiply Accumulate and Signed Most Significant Word Multiply Subtract.

\[ op\{R\{cond\} Rd, Rn, Rm, Ra \]

Where:

\( op \)

Is one of:

- **SMMLA**
  - Signed Most Significant Word Multiply Accumulate.

- **SMMLS**
  - Signed Most Significant Word Multiply Subtract.

\( R \)

If \( R \) is present, the result is rounded instead of being truncated. In this case the constant 0x80000000 is added to the product before the top halfword is extracted.

\( cond \)

Is an optional condition code.

\( Rd \)

Is the destination register.

\( Rn, Rm \)

Are registers holding the first and second multiply operands.

\( Ra \)

Is the register holding the accumulate value.

**Operation**

The SMMLA instruction interprets the values from \( Rn \) and \( Rm \) as signed 32-bit words. The SMMLA instruction:

- Multiplies the values in \( Rn \) and \( Rm \).
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
• Adds the value of Ra to the signed extracted value.
• Writes the result of the addition in Rd.

The SMMLS instruction interprets the values from Rn and Rm as signed 32-bit words.

The SMMLS instruction:
• Multiplies the values in Rn and Rm.
• Optionally rounds the result by adding 0x80000000.
• Extracts the most significant 32 bits of the result.
• Subtracts the extracted value of the result from the value in Ra.
• Writes the result of the subtraction in Rd.

Restrictions

In these instructions:
• Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

<table>
<thead>
<tr>
<th>op</th>
<th>Rd, Rn, Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMMLA</td>
<td>R0, R4, R5, R6</td>
</tr>
<tr>
<td>SMMLAR</td>
<td>R6, R2, R1, R4</td>
</tr>
<tr>
<td>SMLSR</td>
<td>R3, R6, R2, R7</td>
</tr>
<tr>
<td>SMMLS</td>
<td>R4, R5, R3, R8</td>
</tr>
</tbody>
</table>

3.5.8 SMMUL

Signed Most Significant Word Multiply.

\[ \text{op}(R)(\text{cond}) \text{ Rd, Rn, Rm} \]

Where:

\[ \text{op} \]
Is one of:

SMMUL Signed Most Significant Word Multiply.

\[ R \]
If R is present, the result is rounded instead of being truncated. In this case the constant 0x80000000 is added to the product before the top halfword is extracted.

\[ \text{cond} \]
Is an optional condition code.

\[ Rd \]
Is the destination register.

\[ Rn, Rm \]
Are registers holding the first and second operands.

Operation

The SMMUL instruction interprets the values from Rn and Rm as two’s complement 32-bit signed integers. The SMMUL instruction:
• Multiplies the values from Rn and Rm.
• Optionally rounds the result, otherwise truncates the result.
• Writes the most significant signed 32 bits of the result in Rd.
Restrictions
In this instruction:
• Do not use SP and do not use PC.

Condition flags
This instruction does not affect the condition code flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMMUL R0, R4, R5</td>
<td>Multiplies R4 and R5, truncates top 32 bits and writes to R0.</td>
</tr>
<tr>
<td>SMMULR R6, R2</td>
<td>Multiplies R6 and R2, rounds the top 32 bits and writes to R6.</td>
</tr>
</tbody>
</table>

3.5.9 SMUAD and SMUSD
Signed Dual Multiply Add and Signed Dual Multiply Subtract.

\[ \text{op} [\text{X}] \{\text{cond}\} \text{Rd, Rn, Rm} \]

Where:

\( \text{op} \)
Is one of:

- **SMUAD**
  Signed Dual Multiply Add.
- **SMUADX**
  Signed Dual Multiply Add reversed.
- **SMUSD**
  Signed Dual Multiply Subtract.
- **SMUSDX**
  Signed Dual Multiply Subtract reversed.

If \( \text{X} \) is present, the multiplications are bottom \( \times \) top and top \( \times \) bottom. If the \( \text{X} \) is omitted, the multiplications are bottom \( \times \) bottom and top \( \times \) top.

\( \text{cond} \)
Is an optional condition code.

\( \text{Rd} \)
Is the destination register.

\( \text{Rn}, \text{Rm} \)
Are registers holding the first and the second operands.

Operation
The **SMUAD** instruction interprets the values from the first and second operands as two signed halfwords in each operand. This instruction:
• Optionally rotates the halfwords of the second operand.
• Performs two signed 16 \( \times \) 16-bit multiplications.
• Adds the two multiplication results together.
• Writes the result of the addition to the destination register.

The **SMUSD** instruction interprets the values from the first and second operands as two’s complement signed integers. This instruction:
• Optionally rotates the halfwords of the second operand.
• Performs two signed 16 \( \times \) 16-bit multiplications.
• Subtracts the result of the top halfword multiplication from the result of the bottom halfword multiplication.
• Writes the result of the subtraction to the destination register.

Restrictions
In these instructions:
• Do not use SP and do not use PC.

Condition flags
SMUAD, SMUADX set the Q flag if the addition overflows. The multiplications cannot overflow.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Registers</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMUAD</td>
<td>R0, R4, R5</td>
<td>Multiplies bottom halfword of R4 with the bottom halfword of R5, adds multiplication of top halfword of R4, writes to R0.</td>
</tr>
<tr>
<td>SMUADX</td>
<td>R3, R7, R4</td>
<td>Multiplies bottom halfword of R7 with top halfword of R4, adds multiplication of top halfword of R7, with bottom halfword of R4, writes to R3.</td>
</tr>
<tr>
<td>SMUSD</td>
<td>R3, R6, R2</td>
<td>Multiplies bottom halfword of R4 with bottom halfword of R6, subtracts multiplication of top halfword of R6, with top halfword of R3, writes to R3.</td>
</tr>
<tr>
<td>SMUSDX</td>
<td>R4, R5, R3</td>
<td>Multiplies bottom halfword of R5 with top halfword of R3, subtracts multiplication of top halfword of R5, with bottom halfword of R3, writes to R4.</td>
</tr>
</tbody>
</table>

3.5.10 SMUL and SMULW
Signed Multiply (halfwords) and Signed Multiply (word by halfword).

For SMUL\{XY\} only:

\( op\{XY\}\{cond\} Rd, Rn, Rm ; \text{SMUL} \)
\( op\{Y\}\{cond\} Rd, Rn, Rm ; \text{SMULW} \)

\( op \) is one of SMULBB, SMULTB, SMULBT, SMULTT:

\( SMUL\{XY\} \) Signed Multiply (halfwords)

\( X \) and \( Y \) specify which halfword of the source registers \( Rn \) and \( Rm \) is used as the first and second multiply operand. If \( X \) is \( B \), then the bottom halfword, bits [15:0] of \( Rn \) is used. If \( X \) is \( T \), then the top halfword, bits [31:16] of \( Rn \) is used. If \( Y \) is \( B \), then the bottom halfword, bits [15:0], of \( Rm \) is used. If \( Y \) is \( T \), then the top halfword, bits [31:16] of \( Rm \) is used.

\( SMULW\{Y\} \) Signed Multiply (word by halfword)

\( Y \) specifies which halfword of the source register \( Rm \) is used as the second multiply operand. If \( Y \) is \( B \), then the bottom halfword (bits [15:0]) of \( Rm \) is used. If \( Y \) is \( T \), then the top halfword (bits [31:16]) of \( Rm \) is used.

\( cond \) is an optional condition code.

\( Rd \) is the destination register.

\( Rn, Rm \) are registers holding the first and second operands.

Operation
The \( SMULBB, SMULTB, SMULBT \) and \( SMULTT \) instructions interprets the values from \( Rn \) and \( Rm \) as four signed 16-bit integers.

These instructions:
Multiply the specified signed halfword, Top or Bottom, values from \( R_n \) and \( R_m \).

Write the 32-bit result of the multiplication in \( R_d \).

The \texttt{SMULWT} and \texttt{SMULWB} instructions interprets the values from \( R_n \) as a 32-bit signed integer and \( R_m \) as two halfword 16-bit signed integers. These instructions:

- Multiply the first operand and the top, T suffix, or the bottom, B suffix, halfword of the second operand.
- Write the signed most significant 32 bits of the 48-bit result in the destination register.

Restrictions

In these instructions:

- Do not use SP and do not use PC.
- \( R_dHi \) and \( R_dLo \) must be different registers.

\begin{align*}
\text{SMULBT} & \quad \text{R0, R4, R5} \quad ; \text{Multiplies the bottom halfword of R4 with the} \\
& \quad \text{top halfword of R5, multiplies results and} \\
& \quad \text{writes to R0.}
\end{align*}

\begin{align*}
\text{SMULBB} & \quad \text{R0, R4, R5} \quad ; \text{Multiplies the bottom halfword of R4 with the} \\
& \quad \text{bottom halfword of R5, multiplies results and} \\
& \quad \text{writes to R0.}
\end{align*}

\begin{align*}
\text{SMULTT} & \quad \text{R0, R4, R5} \quad ; \text{Multiplies the top halfword of R4 with the top} \\
& \quad \text{halfword of R5, multiplies results and writes} \\
& \quad \text{to R0.}
\end{align*}

\begin{align*}
\text{SMULTB} & \quad \text{R0, R4, R5} \quad ; \text{Multiplies the top halfword of R4 with the} \\
& \quad \text{bottom halfword of R5, multiplies results and} \\
& \quad \text{and writes to R0.}
\end{align*}

\begin{align*}
\text{SMULWT} & \quad \text{R4, R5, R3} \quad ; \text{Multiplies R5 with the top halfword of R3,} \\
& \quad \text{extracts top 32 bits and writes to R4.}
\end{align*}

\begin{align*}
\text{SMULWB} & \quad \text{R4, R5, R3} \quad ; \text{Multiplies R5 with the bottom halfword of R3,} \\
& \quad \text{extracts top 32 bits and writes to R4.}
\end{align*}

3.5.11 \textbf{UMULL, UMAAL, UMLAL, SMULL, and SMLAL}

Signed and Unsigned Multiply Long, with optional Accumulate, using 32-bit operands and producing a 64-bit result.

\begin{align*}
\text{op} \{\text{cond}\} \quad \text{RdLo, RdHi, Rn, Rm}
\end{align*}

Where:

\begin{itemize}
  \item \textbf{op} is one of:
    \begin{itemize}
      \item \textbf{UMULL} \quad \text{Unsigned Multiply Long.}
      \item \textbf{UMLAL} \quad \text{Unsigned Multiply, with Accumulate Long.}
      \item \textbf{UMAAL} \quad \text{Unsigned Long Multiply with Accumulate Accumulate.}
      \item \textbf{SMULL} \quad \text{Signed Multiply Long.}
      \item \textbf{SMLAL} \quad \text{Signed Multiply, with Accumulate Long.}
    \end{itemize}
  \item \textbf{cond} is an optional condition code.
  \item \textbf{RdHi, RdLo} are the destination registers. For \textbf{UMLAL} and \textbf{SMLAL} they also hold the accumulating value of the lower and upper words respectively.
\end{itemize}
$Rn$, $Rm$

Are registers holding the operands.

**Operation**

The **UMULL** instruction interprets the values from $Rn$ and $Rm$ as unsigned integers. It multiplies these integers and places the least significant 32 bits of the result in $RdLo$, and the most significant 32 bits of the result in $RdHi$.

The **UMLAL** instruction interprets the values from $Rn$ and $Rm$ as unsigned integers. It multiplies these integers, adds the 64-bit result to the 64-bit unsigned integer contained in $RdHi$ and $RdLo$, and writes the result back to $RdHi$ and $RdLo$.

The **UMAAL** instruction interprets the values from $Rn$ and $Rm$ as unsigned integers. It multiplies these integers, adds the unsigned 32-bit integer in $RdHi$ to the 64-bit result of the multiplication, adds the unsigned 32-bit integer in $RdLo$ to the 64-bit result of the addition, writes the top 32-bits of the result to $RdHi$ and writes the lower 32-bits of the result to $RdLo$.

The **SMULL** instruction interprets the values from $Rn$ and $Rm$ as two's complement signed integers. It multiplies these integers and places the least significant 32 bits of the result in $RdLo$, and the most significant 32 bits of the result in $RdHi$.

The **SMLAL** instruction interprets the values from $Rn$ and $Rm$ as two's complement signed integers. It multiplies these integers, adds the 64-bit result to the 64-bit signed integer contained in $RdHi$ and $RdLo$, and writes the result back to $RdHi$ and $RdLo$.

**Restrictions**

In these instructions:
- Do not use SP and do not use PC.
- $RdHi$ and $RdLo$ must be different registers.

**Condition flags**

These instructions do not affect the condition code flags.

---

### 3.6 Saturating instructions

Table 37 shows the saturating instructions:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>QADD</td>
<td>Saturating Add</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>QASX</td>
<td>Saturating Add and Subtract with Exchange</td>
<td>Section 3.6.4 QASX and QASAX</td>
</tr>
<tr>
<td>QDADD</td>
<td>Saturating Double and Add</td>
<td>Section 3.6.5 QDADD and QDSUB</td>
</tr>
<tr>
<td>QDSUB</td>
<td>Saturating Double and Subtract</td>
<td>Section 3.6.5 QDADD and QDSUB</td>
</tr>
<tr>
<td>QSAX</td>
<td>Saturating Subtract and Add with Exchange</td>
<td>Section 3.6.4 QASX and QASAX</td>
</tr>
<tr>
<td>QSUB</td>
<td>Saturating Subtract</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>QSUB16</td>
<td>Saturating Subtract 16</td>
<td>Section 3.6.3 QADD and QSUB</td>
</tr>
<tr>
<td>SSAT</td>
<td>Signed Saturate</td>
<td>Section 3.6.1 SSAT and USAT</td>
</tr>
<tr>
<td>SSAT16</td>
<td>Signed Saturate Halfword</td>
<td>Section 3.6.2 SSAT16 and USAT16</td>
</tr>
<tr>
<td>UQADD16</td>
<td>Unsigned Saturating Add 16</td>
<td>Section 3.6.7 UQADD and UQSUB</td>
</tr>
<tr>
<td>UQADD8</td>
<td>Unsigned Saturating Add 8</td>
<td>Section 3.6.7 UQADD and UQSUB</td>
</tr>
<tr>
<td>UQASX</td>
<td>Unsigned Saturating Add and Subtract with Exchange</td>
<td>Section 3.6.6 UQASX and UQASAX</td>
</tr>
</tbody>
</table>


### 3.6.1 SSAT and USAT

Signed Saturate and Unsigned Saturate to any bit position, with optional shift before saturating.

\[ op\{cond\} Rd, \#n, Rm \{, shift \#s\} \]

Where:

- **op**
  - Is one of:
    - **SSAT**
      - Saturates a signed value to a signed range.
    - **USAT**
      - Saturates a signed value to an unsigned range.

- **cond**
  - Is an optional condition code.

- **Rd**
  - Is the destination register.

- **n**
  - Specifies the bit position to saturate to:
    - \( n \) ranges from 1 to 32 for **SSAT**.
    - \( n \) ranges from 0 to 31 for **USAT**.

- **Rm**
  - Is the register containing the value to saturate.

For signed \( n \)-bit saturation, this means that:

- If the value to be saturated is less than \(-2^{n-1}\), the result returned is \(-2^{n-1}\).
- If the value to be saturated is greater than \(2^{n-1}-1\), the result returned is \(2^{n-1}-1\).
- Otherwise, the result returned is the same as the value to be saturated.

For unsigned \( n \)-bit saturation, this means that:

- If the value to be saturated is less than 0, the result returned is 0.
- If the value to be saturated is greater than \(2^n-1\), the result returned is \(2^n-1\).
- Otherwise, the result returned is the same as the value to be saturated.

If the returned result is different from the value to be saturated, it is called *saturation*. If saturation occurs, the instruction sets the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. To clear the Q flag to 0, you must use the MSR instruction.

*To read the state of the Q flag, use the MRS instruction.*
shift #s

Is an optional shift applied to \( Rm \) before saturating. It must be one of the following:

- **ASR #s**
  - where \( s \) is in the range 1-31.

- **LSL #s**
  - where \( s \) is in the range 0-31.

**Operation**

These instructions saturate to a signed or unsigned \( n \)-bit value.

- The **SSAT** instruction applies the specified shift, then saturates to the signed range \(-2^{n-1} \leq x \leq 2^{n-1}-1\).
- The **USAT** instruction applies the specified shift, then saturates to the unsigned range \( 0 \leq x \leq 2^n-1\).

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.

```assembly
SSAT    R7, #16, R7, LSL #4  ; Logical shift left value in R7 by 4, then
    ; saturate it as a signed 16-bit value and
    ; write it back to R7.
USATNE  R0, #7, R5           ; Conditionally saturate value in R5 as an
    ; unsigned 7-bit value and write it to R0.
```

### 3.6.2 SSAT16 and USAT16

Signed Saturate and Unsigned Saturate to any bit position for two halfwords.

\[ op\{cond\} \text{Rd, #n, Rm} \]

Where:

- **op**
  - Is one of:

- **SSAT16**
  - Saturates a signed halfword value to a signed range.

- **USAT16**
  - Saturates a signed halfword value to an unsigned range.

- **cond**
  - Is an optional condition code.

- **Rd**
  - Is the destination register.

- **n**
  - Specifies the bit position to saturate to:
    - \( n \) ranges from 1 to 16 for **SSAT**.
    - \( n \) ranges from 0 to 15 for **USAT**.

- **Rm**
  - Is the register containing the values to saturate.
Operation

The SSAT16 instruction:
1. Saturates two signed 16-bit halfword values of the register with the value to saturate from selected by the bit position in n.
2. Writes the results as two signed 16-bit halfwords to the destination register.

The USAT16 instruction:
1. Saturates two unsigned 16-bit halfword values of the register with the value to saturate from selected by the bit position in n.
2. Writes the results as two unsigned halfwords in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags. If saturation occurs, these instructions set the Q flag to 1.

SSAT16   R7, #9, R2       ; Saturates the top and bottom highwords of R2
         ; as 9-bit values, writes to corresponding halfword
         ; of R7.

USAT16NE R0, #13, R5      ; Conditionally saturates the top and bottom
         ; halfwords of R5 as 13-bit values, writes to
         ; corresponding halfword of R0.

3.6.3 QADD and QSUB

Saturating Add and Saturating Subtract, signed.

\[ op\{cond\} \{Rd\} Rn, Rm \]

Where:

\( op \)

Is one of:

QADD
Saturating 32-bit add.

QADD8
Saturating four 8-bit integer additions.

QADD16
Saturating two 16-bit integer additions.

QSUB
Saturating 32-bit subtraction.

QSUB8
Saturating four 8-bit integer subtraction.

QSUB16
Saturating two 16-bit integer subtraction.

\( cond \)

Is an optional condition code.

\( Rd \)

Is the destination register. If \( Rd \) is omitted, the destination register is \( Rn \).
$R_n, R_m$

Are registers holding the first and second operands.

**Operation**

These instructions add or subtract two, four or eight values from the first and second operands and then writes a signed saturated value in the destination register.

The QADD and QSUB instructions apply the specified add or subtract, and then saturate the result to the signed range $-2^{n-1} \leq x \leq 2^{n-1}-1$, where $x$ is given by the number of bits applied in the instruction, 32, 16 or 8.

If the returned result is different from the value to be saturated, it is called saturation. If saturation occurs, the QADD and QSUB instructions set the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. The 8-bit and 16-bit QADD and QSUB instructions always leave the Q flag unchanged.

To clear the Q flag to 0, you must use the MSR instruction.

To read the state of the Q flag, use the MRS instruction.

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not affect the condition code flags.

If saturation occurs, the QADD and QSUB instructions set the Q flag to 1.

### QADD16

$\text{R7, R4, R2}$ ; Adds halfwords of R4 with corresponding halfword of R2, saturates to 16 bits and writes to corresponding halfword of R7.

### QADD8

$\text{R3, R1, R6}$ ; Adds bytes of R1 to the corresponding bytes of R6, saturates to 8 bits and writes to corresponding byte of R3.

### QSUB16

$\text{R4, R2, R3}$ ; Subtracts halfwords of R3 from corresponding halfword of R2, saturates to 16 bits, writes to corresponding halfword of R4.

### QSUB8

$\text{R4, R2, R5}$ ; Subtracts bytes of R5 from the corresponding byte in R2, saturates to 8 bits, writes to corresponding byte of R4.

### 3.6.4 QASX and QSAX

Saturating Add and Subtract with Exchange and Saturating Subtract and Add with Exchange, signed.

$\text{op}\{\text{cond}\}\{\text{Rd}\} R_n, R_m$

Where:

- \(\text{op}\) is one of:
  - \(\text{QASX}\): Add and Subtract with Exchange and Saturate.
  - \(\text{QSAX}\): Subtract and Add with Exchange and Saturate.

- \(\text{cond}\) is an optional condition code.

- \(\text{Rd}\) is the destination register. If \(\text{Rd}\) is omitted, the destination register is \(R_n\).
Rn, Rm

Are registers holding the first and second operands.

Operation

The QASX instruction:
1. Adds the top halfword of the source operand with the bottom halfword of the second operand.
2. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
3. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-2^{15} \leq x \leq 2^{15} - 1$, where $x$ equals 16, to the bottom halfword of the destination register.
4. Saturates the results of the sum and writes a 16-bit signed integer in the range $-2^{15} \leq x \leq 2^{15} - 1$, where $x$ equals 16, to the top halfword of the destination register.

The QSAX instruction:
1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
2. Adds the bottom halfword of the source operand with the top halfword of the second operand.
3. Saturates the results of the sum and writes a 16-bit signed integer in the range $-2^{15} \leq x \leq 2^{15} - 1$, where $x$ equals 16, to the bottom halfword of the destination register.
4. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-2^{15} \leq x \leq 2^{15} - 1$, where $x$ equals 16, to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

| QASX | R7, R4, R2 | ; Adds top halfword of R4 to bottom halfword of R2,  
|      |           | ; saturates to 16 bits, writes to top halfword of R7  
|      |           | ; Subtracts top highword of R2 from bottom halfword of  
|      |           | ; R4, saturates to 16 bits and writes to bottom halfword  
|      |           | ; of R7  
| QSAX | R0, R3, R5 | ; Subtracts bottom halfword of R5 from top halfword of  
|      |           | ; R3, saturates to 16 bits, writes to top halfword of R0  
|      |           | ; Adds bottom halfword of R3 to top halfword of R0  
|      |           | ; saturates to 16 bits, writes to bottom halfword of R0. |

3.6.5  QDADD and QDSUB

Saturating Double and Add and Saturating Double and Subtract, signed.

\[ \text{op} \{\text{cond}\} \{Rd\}, Rm, Rn \]

Where:

\text{op}

Is one of:

\text{QDADD}  
Saturating Double and Add.

\text{QDSUB}  
Saturating Double and Subtract.

\text{cond}

Is an optional condition code.

\text{Rd}

Is the destination register. If \text{Rd} is omitted, the destination register is \text{Rn}. 

PM0264 - Rev 2  page 107/232
Rm, Rn

Are registers holding the first and second operands.

Operation

The QDADD instruction:
- Doubles the second operand value.
- Adds the result of the doubling to the signed saturated value in the first operand.
- Writes the result to the destination register.

The QDSUB instruction:
- Doubles the second operand value.
- Subtracts the doubled value from the signed saturated value in the first operand.
- Writes the result to the destination register.

Both the doubling and the addition or subtraction have their results saturated to the 32-bit signed integer range \(-2^{31} \leq x \leq 2^{31} - 1\). If saturation occurs in either operation, it sets the Q flag in the APSR.

Restrictions

Do not use SP and do not use PC.

Condition flags

If saturation occurs, these instructions set the Q flag to 1.

<table>
<thead>
<tr>
<th>Type</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>QDADD</td>
<td>Doubles and saturates R4 to 32 bits, adds R2, saturates to 32 bits, writes to R7</td>
</tr>
<tr>
<td>QDSUB</td>
<td>Subtracts R3 doubled and saturated to 32 bits from R5, saturates to 32 bits, writes to R0</td>
</tr>
</tbody>
</table>

3.6.6 UQASX and UQSAX

Saturating Add and Subtract with Exchange and Saturate, unsigned.

\[ \text{op}\{\text{cond}\} \{Rd\} Rn, Rm \]

Where:

\text{type}

Is one of:

- \text{UQASX}
  Add and Subtract with Exchange and Saturate.

- \text{UQSAX}
  Subtract and Add with Exchange and Saturate.

\text{cond}

Is an optional condition code.

\text{Rd}

Is the destination register. If \text{Rd} is omitted, the destination register is \text{Rn}.

\text{Rn, Rm}

Are registers holding the first and second operands.

Operation

The \text{UQASX} instruction:
1. Adds the bottom halfword of the source operand with the top halfword of the second operand.
2. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
3. Saturates the results of the sum and writes a 16-bit unsigned integer in the range \(0 \leq x \leq 216 - 1\), where \(x\) equals 16, to the top halfword of the destination register.

4. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range \(0 \leq x \leq 216 - 1\), where \(x\) equals 16, to the bottom halfword of the destination register.

The \texttt{UQSAX} instruction:
1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
2. Adds the bottom halfword of the first operand with the top halfword of the second operand.
3. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range \(0 \leq x \leq 216 - 1\), where \(x\) equals 16, to the top halfword of the destination register.
4. Saturates the results of the addition and writes a 16-bit unsigned integer in the range \(0 \leq x \leq 216 - 1\), where \(x\) equals 16, to the bottom halfword of the destination register.

\textbf{Restrictions}

Do not use SP and do not use PC.

\textbf{Condition flags}

These instructions do not affect the condition code flags.

\begin{verbatim}
UQASX R7, R4, R2 ; Adds top halfword of R4 with bottom halfword of R2, ; saturates to 16 bits, writes to top halfword of R7 ; Subtracts top halfword of R2 from bottom halfword of ; R4, saturates to 16 bits, writes to bottom halfword of R7
UQSAX R0, R3, R5 ; Subtracts bottom halfword of R5 from top halfword of R3, ; saturates to 16 bits, writes to top halfword of R0 ; Adds bottom halfword of R4 to top halfword of R5 ; saturates to 16 bits, writes to bottom halfword of R0.
\end{verbatim}

\textbf{3.6.7 UQADD and UQSUB}

Saturating Add and Saturating Subtract Unsigned.

\[ op\{cond\} Rd, Rn, Rm \]

Where:

\textit{op}

Is one of:

- \texttt{UQADD8}
  Saturating four unsigned 8-bit integer additions.

- \texttt{UQADD16}
  Saturating two unsigned 16-bit integer additions.

- \texttt{UQSUB8}
  Saturating four unsigned 8-bit integer subtractions.

- \texttt{UQSUB16}
  Saturating two unsigned 16-bit integer subtractions.

\textit{cond}

Is an optional condition code.

\textit{Rd}

Is the destination register. If \textit{Rd} is omitted, the destination register is \textit{Rn}.

\textit{Rn, Rm}

Are registers holding the first and second operands.
Operation

These instructions add or subtract two or four values and then writes an unsigned saturated value in the destination register.

The **UQADD16** instruction:

- Adds the respective top and bottom halfwords of the first and second operands.
- Saturates the result of the additions for each halfword in the destination register to the unsigned range $0 \leq x \leq 2^{16} - 1$, where $x$ is 16.

The **UQADD8** instruction:

- Adds each respective byte of the first and second operands.
- Saturates the result of the addition for each byte in the destination register to the unsigned range $0 \leq x \leq 2^8 - 1$, where $x$ is 8.

The **UQSUB16** instruction:

- Subtracts both halfwords of the second operand from the respective halfwords of the first operand.
- Saturates the result of the differences in the destination register to the unsigned range $0 \leq x \leq 2^{16} - 1$, where $x$ is 16.

The **UQSUB8** instructions:

- Subtracts the respective bytes of the second operand from the respective bytes of the first operand.
- Saturates the results of the differences for each byte in the destination register to the unsigned range $0 \leq x \leq 2^8 - 1$, where $x$ is 8.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>brief description</th>
<th>see</th>
</tr>
</thead>
<tbody>
<tr>
<td>UQADD16</td>
<td>R7, R4, R2 ; adds halfwords in R4 to corresponding halfword in R2,</td>
<td>Section 3.7.1 PKHBT and PKHTB</td>
</tr>
<tr>
<td></td>
<td>; saturates to 16 bits, writes to corresponding halfword</td>
<td></td>
</tr>
<tr>
<td>UQADD8</td>
<td>R4, R2, R5 ; adds bytes of R2 to corresponding byte of R5, saturates</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td></td>
<td>; to 8 bits, writes to corresponding bytes of R4</td>
<td></td>
</tr>
<tr>
<td>UQSUB16</td>
<td>R6, R3, R0 ; subtracts halfwords in R0 from corresponding halfword</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td></td>
<td>; in R3, saturates to 16 bits, writes to corresponding halfword</td>
<td></td>
</tr>
<tr>
<td></td>
<td>; halfword in R6</td>
<td></td>
</tr>
<tr>
<td>UQSUB8</td>
<td>R1, R5, R6 ; subtracts bytes in R6 from corresponding byte of R5,</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td></td>
<td>; saturates to 8 bits, writes to corresponding byte of R1.</td>
<td></td>
</tr>
</tbody>
</table>

3.7 Packing and unpacking instructions

Table 38 shows the instructions that operate on packing and unpacking data:

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>brief description</th>
<th>see</th>
</tr>
</thead>
<tbody>
<tr>
<td>PKH</td>
<td>Pack Halfword</td>
<td>Section 3.7.1 PKHBT and PKHTB</td>
</tr>
<tr>
<td>SXTAB</td>
<td>Extend 8 bits to 32 and add</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>SXTAB16</td>
<td>Dual extend 8 bits to 16 and add</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>SXTAH</td>
<td>Extend 16 bits to 32 and add</td>
<td>Section 3.7.2 SXTA and UXTA</td>
</tr>
<tr>
<td>SXTB</td>
<td>Sign extend a byte</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>SXTB16</td>
<td>Dual extend 8 bits to 16 and add</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
<tr>
<td>SXTH</td>
<td>Sign extend a halfword</td>
<td>Section 3.7.3 SXT and UXT</td>
</tr>
</tbody>
</table>
Mnemonic| Brief description| See
---|---|---
UXTAB| Extend 8 bits to 32 and add| Section 3.7.2 SXTA and UXTA
UXTAB16| Dual extend 8 bits to 16 and add| Section 3.7.2 SXTA and UXTA
UXTAH| Extend 16 bits to 32 and add| Section 3.7.2 SXTA and UXTA
UXTB| Zero extend a byte| Section 3.7.3 SXT and UXT
UXTB16| Dual zero extend 8 bits to 16 and add| Section 3.7.3 SXT and UXT
UXTH| Zero extend a halfword| Section 3.7.3 SXT and UXT

### 3.7.1 PKHBT and PKHTB

**Pack Halfword.**

\[
\text{op}\{\text{cond}\} \{\text{Rd}, Rn, Rm\}, \text{LSL \#imm}\} ; \text{PKHBT}
\]

\[
\text{op}\{\text{cond}\} \{\text{Rd}, Rn, Rm\}, \text{ASR \#imm}\} ; \text{PKHTB}
\]

Where:

- **op** is one of:
  - **PKHBT**
    - Pack Halfword, bottom and top with shift.
  - **PKHTB**
    - Pack Halfword, top and bottom with shift.
  - **cond** is an optional condition code.
  - **Rd** is the destination register. If **Rd** is omitted, the destination register is **Rn**.
  - **Rn** is the first operand register.
  - **Rm** is the second operand register holding the value to be optionally shifted.
  - **imm** is the shift length. The type of shift length depends on the instruction:
    - For **PKHBT**: LSL
    - For **PKHTB**: ASR

- **LSL**
  - A left shift with a shift length from 1 to 31, 0 means no shift.

- **ASR**
  - An arithmetic shift right with a shift length from 1 to 32, a shift of 32-bits is encoded as 0b00000.

**Operation**

For the **PKHBT** instruction:

1. Writes the value of the bottom halfword of the first operand to the bottom halfword of the destination register.
2. If shifted, the shifted value of the second operand is written to the top halfword of the destination register.

For the **PKHTB** instruction:

1. Writes the value of the top halfword of the first operand to the top halfword of the destination register.
2. If shifted, the shifted value of the second operand is written to the bottom halfword of the destination register.
Restrictions

\( Rd \) must not be SP and must not be PC.

Condition flags

This instruction does not change the flags.

```assembly
PKNBT R3, R4, R5 LSL #0 ; Writes bottom halfword of R4 to bottom halfword of 
                        ; R3, writes top halfword of R5, unshifted, to top 
                        ; halfword of R3
PKHTB R4, R0, R2 ASR #1 ; Writes R2 shifted right by 1 bit to bottom halfword 
                        ; of R4, and writes top halfword of R0 to top 
                        ; halfword of R4.
```

3.7.2 SXTA and UXTA

Signed and Unsigned Extend and Add.

\[ \text{op}\{\text{cond}\}\{\text{Rd}\}, \text{Rn}, \text{Rm}\{, \text{ROR } #n}\} \]

Where:

- **op**
  - Is one of:
    - **SXTAB**
      - Sign extends an 8-bit value to a 32-bit value and add.
    - **SXTAH**
      - Sign extends a 16-bit value to a 32-bit value and add.
    - **SXTAB16**
      - Sign extends two 8-bit values to two 16-bit values and add.
    - **UXTAB**
      - Zero extends an 8-bit value to a 32-bit value and add.
    - **UXTAH**
      - Zero extends a 16-bit value to a 32-bit value and add.
    - **UXTAB16**
      - Zero extends two 8-bit values to two 16-bit values and add.

- **cond**
  - Is an optional condition code.

- **Rd**
  - Is the destination register. If \( Rd \) is omitted, the destination register is \( Rn \).

- **Rn**
  - Is the first operand register.

- **Rm**
  - Is the register holding the value to rotate and extend.
ROR \( \#n \)

Is one of:

- **ROR \#8**
  Value from \( R_m \) is rotated right 8 bits.

- **ROR \#16**
  Value from \( R_m \) is rotated right 16 bits.

- **ROR \#24**
  Value from \( R_m \) is rotated right 24 bits.

If ROR \( \#n \) is omitted, no rotation is performed.

**Operation**

These instructions do the following:

1. Rotate the value from \( R_m \) right by 0, 8, 16 or 24 bits.
2. Extract bits from the resulting value:
   - **SXTAB** extracts bits [7:0] from \( R_m \) and sign extends to 32 bits.
   - **UXTAB** extracts bits [7:0] from \( R_m \) and zero extends to 32 bits.
   - **SXTAH** extracts bits [15:0] from \( R_m \) and sign extends to 32 bits.
   - **UXTAH** extracts bits [15:0] from \( R_m \) and zero extends to 32 bits.
   - **SXTAB16** extracts bits [7:0] from \( R_m \) and sign extends to 16 bits, and extracts bits [23:16] from \( R_m \) and sign extends to 16 bits.
   - **UXTAB16** extracts bits [7:0] from \( R_m \) and zero extends to 16 bits, and extracts bits [23:16] from \( R_m \) and zero extends to 16 bits.
3. Adds the signed or zero extended value to the word or corresponding halfword of \( R_n \) and writes the result in \( R_d \).

**Restrictions**

Do not use SP and do not use PC.

**Condition flags**

These instructions do not affect the flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SXTAH ( R_4, R_8, R_6, \text{ROR} #16 )</td>
<td>Rotates ( R_6 ) right by 16 bits, obtains bottom halfword, sign extends to 32 bits, adds ( R_8 ), and writes to ( R_4 )</td>
</tr>
<tr>
<td>UXTAB ( R_3, R_4, R_{10} )</td>
<td>Extracts bottom byte of ( R_{10} ) and zero extends to 32 bits, adds ( R_4 ), and writes to ( R_3 )</td>
</tr>
</tbody>
</table>

### 3.7.3 SXT and UXT

Sign extend and Zero extend.

**SXT**

\( \{ \text{cond} \} Rd, Rn \{, \text{ROR} \#n \} \)

**UXT**

\( \{ \text{cond} \} Rd, Rn \{, \text{ROR} \#n \} \)

Where:
op

Is one of:

**SXTB**
Sign extends an 8-bit value to a 32-bit value.

**SXTH**
Sign extends a 16-bit value to a 32-bit value.

**SXTB16**
Sign extends two 8-bit values to two 16-bit values.

**UXTB**
Zero extends an 8-bit value to a 32-bit value.

**UXTH**
Zero extends a 16-bit value to a 32-bit value.

**UXTB16**
Zero extends two 8-bit values to two 16-bit values.

**cond**

Is an optional condition code.

**Rd**

Is the destination register.

**Rn**

Is the register holding the value to extend.

**ROR #n**

Is one of:

**ROR #8**
Value from \( Rn \) is rotated right 8 bits.

**ROR #16**
Value from \( Rn \) is rotated right 16 bits.

**ROR #24**
Value from \( Rn \) is rotated right 24 bits.

If **ROR #n** is omitted, no rotation is performed.

**Operation**

These instructions do the following:

1. Rotate the value from \( Rn \) right by 0, 8, 16 or 24 bits.

2. Extract bits from the resulting value:
   - **SXTB** extracts bits[7:0] and sign extends to 32 bits.
   - **UXTB** extracts bits[7:0] and zero extends to 32 bits.
   - **SXTH** extracts bits[15:0] and sign extends to 32 bits.
   - **UXTH** extracts bits[15:0] and zero extends to 32 bits.
   - **SXTB16** extracts bits[7:0] and sign extends to 16 bits, and extracts bits [23:16] and sign extends to 16 bits.
   - **UXTB16** extracts bits[7:0] and zero extends to 16 bits, and extracts bits [23:16] and zero extends to 16 bits.

**Restrictions**

Do not use SP and do not use PC.
### Condition flags

These instructions do not affect the flags.

```assembly
SXTH R4, R6, ROR #16 ; Rotate R6 right by 16 bits, then obtain the lower
; halfword of the result and then sign extend to
; 32 bits and write the result to R4.
UXTB R3, R10          ; Extract lowest byte of the value in R10 and zero
; extend it, and write the result to R3.
```

### 3.8 Bit field instructions

Table 39 shows the instructions that operate on adjacent sets of bits in registers or bit fields:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>BFC</td>
<td>Bit Field Clear</td>
<td>Section 3.8.1 BFC and BFI</td>
</tr>
<tr>
<td>BFI</td>
<td>Bit Field Insert</td>
<td>Section 3.8.1 BFC and BFI</td>
</tr>
<tr>
<td>SBFX</td>
<td>Signed Bit Field Extract</td>
<td>Section 3.8.2 SBFX and UBFX</td>
</tr>
<tr>
<td>UBFX</td>
<td>Unsigned Bit Field Extract</td>
<td>Section 3.8.2 SBFX and UBFX</td>
</tr>
</tbody>
</table>

#### 3.8.1 BFC and BFI

**Bit Field Clear and Bit Field Insert.**

```
BFC{cond} Rd, #lsb, #width
BFI{cond} Rd, Rn, #lsb, #width
```

Where:

- **cond**
  - Is an optional condition code.

- **Rd**
  - Is the destination register.

- **Rn**
  - Is the source register.

- **lsb**
  - Is the position of the least significant bit of the bit field. `lsb` must be in the range 0-31.

- **width**
  - Is the width of the bit field and must be in the range 1-32−`lsb`.

**Operation**

- **BFC** clears a bit field in a register. It clears `width` bits in `Rd`, starting at the low bit position `lsb`. Other bits in `Rd` are unchanged.
- **BFI** copies a bit field into one register from another register. It replaces `width` bits in `Rd` starting at the low bit position `lsb`, with `width` bits from `Rn` starting at bit[0]. Other bits in `Rd` are unchanged.

**Restrictions**

- Do not use SP and do not use PC.

**Condition flags**

These instructions do not affect the flags.
3.8.2 SBFX and UBFX

Signed Bit Field Extract and Unsigned Bit Field Extract.

SBFX\{cond\} Rd, Rn, #lsb, #width
UBFX\{cond\} Rd, Rn, #lsb, #width

Where:

\textit{cond} 
Is an optional condition code.

\textit{Rd} 
Is the destination register.

\textit{Rn} 
Is the source register.

\textit{lsb} 
Is the position of the least significant bit of the bit field. \textit{lsb} must be in the range 0-31.

\textit{width} 
Is the width of the bit field and must be in the range 1-32−\textit{lsb}.

\textbf{Operation}

\textbf{SBFX} extracts a bit field from one register, sign extends it to 32 bits, and writes the result to the destination register.

\textbf{UBFX} extracts a bit field from one register, zero extends it to 32 bits, and writes the result to the destination register.

\textbf{Restrictions}

Do not use SP and do not use PC.

\textbf{Condition flags}

These instructions do not affect the flags.

\begin{verbatim}
SBFX  R0, R1, #20, #4  ; Extract bit 20 to bit 23 (4 bits) from R1 and sign extend to 32 bits and then write the result to R0.
UBFX  R8, R11, #9, #10 ; Extract bit 9 to bit 18 (10 bits) from R11 and zero extend to 32 bits and then write the result to R8.
\end{verbatim}

3.9 Branch and control instructions

Reference material for the Cortex-M33 processor branch and control instruction set.

3.9.1 List of branch and control instructions

An alphabetically ordered list of the branch and control instructions, with a brief description and link to the syntax definition, operations, restrictions, and example usage for each instruction.

\begin{table}[h]
\centering
\caption{Branch and control instructions}
\begin{tabular}{|c|c|c|}
\hline
\textbf{Mnemonic} & \textbf{Brief description} & \textbf{See} \\
\hline
B & Branch & Section 3.9.2 B, BL, BX, and BLX \\
BL & Branch with Link & Section 3.9.2 B, BL, BX, and BLX \\
BLX & Branch indirect with Link & Section 3.9.2 B, BL, BX, and BLX \\
\hline
\end{tabular}
\end{table}
3.9.2 B, BL, BX, and BLX

Branch instructions.

\[
\begin{align*}
B\{& \text{cond}\} & \text{label} \\
\text{BL} & \text{label} \\
\text{BX} & \text{Rm} \\
\text{BLX} & \text{Rm}
\end{align*}
\]

Where:

- **cond** is an optional condition code.
- **label** is a PC-relative expression.
- **Rm** is a register providing the address to branch to.

**Operation**

All these instructions cause a branch to the address indicated by \textit{label} or contained in the register specified by \textit{Rm}. In addition:

- The BL and BLX instructions write the address of the next instruction to LR, the link register R14.
- The BX and BLX instructions result in a UsageFault exception if bit[0] of \textit{Rm} is 0.

BL and BLX instructions also set bit[0] of the LR to 1. This ensures that the value is suitable for use by a subsequent \texttt{POP (PC)} or BX instruction to perform a successful return branch.

The following table shows the ranges for the various branch instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Branch range</th>
</tr>
</thead>
<tbody>
<tr>
<td>B label</td>
<td>−2KB to +2KB.</td>
</tr>
<tr>
<td>B{cond} label</td>
<td>−256 bytes to +254 bytes.</td>
</tr>
<tr>
<td>BL label</td>
<td>−16MB to +16MB.</td>
</tr>
<tr>
<td>BX Rm</td>
<td>Any value in register.</td>
</tr>
<tr>
<td>BLX Rm</td>
<td>Any value in register.</td>
</tr>
</tbody>
</table>

**Restrictions**

In these instructions:

- Do not use SP or PC in the BX or BLX instruction.
For BX and BLX, bit[0] of Rm must be 1 for correct execution. Bit[0] is used to update the EPSR T-bit and is discarded from the target address.

Note: Bcond is the only conditional instruction on the processor. BX can be used an Exception or Function return.

Condition flags
These instructions do not change the flags.

Examples

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>B loopA</td>
<td>Branch to loopA</td>
</tr>
<tr>
<td>BL funC</td>
<td>Branch with link (Call) to function funC, return address stored in LR</td>
</tr>
<tr>
<td>BX LR</td>
<td>Return from function call if LR contains a FUNC_RETURN value.</td>
</tr>
<tr>
<td>BLX R0</td>
<td>Branch with link and exchange (Call) to a address stored in R0</td>
</tr>
<tr>
<td>BEQ labelD</td>
<td>Conditionally branch to labelD if last flag setting; instruction set the Z flag, else do not branch.</td>
</tr>
</tbody>
</table>

3.9.3 BXNS and BLXNS
Branch and Exchange Non-secure and Branch with Link and Exchange Non-secure.

BXNS <Rm>
BLXNS <Rm>

Where:

Rm Is a register containing an address to branch to.

Operation
The BLXNS instruction calls a subroutine at an address contained in Rm and conditionally causes a transition from the Secure to the Non-secure state.
For both BXNS and BLXNS, Rm[0] indicates a transition to Non-secure state if value is 0, otherwise the target state remains Secure. If transitioning to Non-secure, BLXNS pushes the return address and partial PSR to the Secure stack and assigns R14 to a FNC_RETURN value.
These instructions are available for Secure state only. When the processor is in Non-secure state, these instructions are UNDEFINED and triggers a UsageFault if executed.

Restrictions
PC and SP cannot be used for Rm.

Condition flags
These instructions do not change the flags.

Examples

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDR r0, =non_secure_function</td>
<td></td>
</tr>
<tr>
<td>MOVs r1, #1</td>
<td></td>
</tr>
<tr>
<td>BICS r0, r1 # Clear bit 0 of address in r0</td>
<td></td>
</tr>
<tr>
<td>BLXNS r0 ; Call Non-secure function. This sets r14 to FUNC_RETURN value</td>
<td></td>
</tr>
</tbody>
</table>

Note: For information about how to build a Secure image that uses a previously generated import library, see the Arm Compiler Software Development Guide.

3.9.4 CBZ and CBNZ
Compare and Branch on Zero, Compare and Branch on Non-Zero.
\( \text{op\{cond\}} \ Rn, \ label \)

Where:

- **cond**
  - Is an optional condition code.

- **Rn**
  - Is the register holding the operand.

- **label**
  - Is the branch destination.

**Operation**

Use the \textit{CBZ} or \textit{CBNZ} instructions to avoid changing the condition code flags and to reduce the number of instructions.

- \textit{CBZ} \( Rn, \ label \) does not change condition flags but is otherwise equivalent to:
  
  \begin{align*}
  \text{CMP} & \ Rn, \ #0 \\
  \text{BEQ} & \ label
  \end{align*}

- \textit{CBNZ} \( Rn, \ label \) does not change condition flags but is otherwise equivalent to:
  
  \begin{align*}
  \text{CMP} & \ Rn, \ #0 \\
  \text{BNE} & \ label
  \end{align*}

**Restrictions**

The restrictions are:

- \( Rn \) must be in the range of R0-R7.
- The branch destination must be within 4 to 130 bytes after the instruction.
- These instructions must not be used inside an IT block.

**Condition flags**

These instructions do not change the flags.

- \textit{CBZ} \( R5, \ target \) ; Forward branch if \( R5 \) is zero
- \textit{CBNZ} \( R0, \ target \) ; Forward branch if \( R0 \) is not zero

### 3.9.5 IT

If-Then condition instruction.

\[
\text{IT\{\{x\{y\{z\}\}\}\}} \ \text{cond}
\]

Where:

- **x**
  - Specifies the condition switch for the second instruction in the IT block.

- **y**
  - Specifies the condition switch for the third instruction in the IT block.

- **z**
  - Specifies the condition switch for the fourth instruction in the IT block.

- **cond**
  - Specifies the condition for the first instruction in the IT block.

The condition switch for the second, third and fourth instruction in the IT block can be either:

- **T**
  - Then. Applies the condition \textit{cond} to the instruction.

- **E**
  - Else. Applies the inverse condition of \textit{cond} to the instruction.
Note: It is possible to use AL (the always condition) for cond in an IT instruction. If this is done, all of the instructions in the IT block must be unconditional, and each of x, y, and z must be T or omitted but not E.

Operation

The IT instruction makes up to four following instructions conditional. The conditions can be all the same, or some of them can be the logical inverse of the others. The conditional instructions following the IT instruction form the IT block.

The instructions in the IT block, including any branches, must specify the condition in the \{cond\} part of their syntax.

Note: Your assembler might be able to generate the required IT instructions for conditional instructions automatically, so that you do not have to write them yourself. See your assembler documentation for details.

A BKPT instruction in an IT block is always executed, even if its condition fails.

Exceptions can be taken between an IT instruction and the corresponding IT block, or within an IT block. Such an exception results in entry to the appropriate exception handler, with suitable return information in LR and stacked PSR.

Instructions designed for use for exception returns can be used as normal to return from the exception, and execution of the IT block resumes correctly. This is the only way that a PC-modifying instruction is permitted to branch to an instruction in an IT block.

Restrictions

The following instructions are not permitted in an IT block:
- IT.
- CBZ and CBNZ.
- CPSID and CPSIE.

Other restrictions when using an IT block are:
- A branch or any instruction that modifies the PC must either be outside an IT block or must be the last instruction inside the IT block. These are:
  - ADD PC, PC, Rm.
  - MOV PC, Rm.
  - B, BL, BX, BLX.
  - Any LDM, LDR, or POP instruction that writes to the PC.
  - TBB and TBH.
- Do not branch to any instruction inside an IT block, except when returning from an exception handler.
- All conditional instructions except Bcond must be inside an IT block. Bcond can be either outside or inside an IT block but has a larger branch range if it is inside one.
- Each instruction inside the IT block must specify a condition code suffix that is either the same or logical inverse as for the other instructions in the block.

Note: Your assembler might place extra restrictions on the use of IT blocks, such as prohibiting the use of assembler directives within them.

Condition flags

This instruction does not change the flags.
3.9.6 TBB and TBH

Table Branch Byte and Table Branch Halfword.

**TBB** \([Rn, Rm]\)

**TBH** \([Rn, Rm, LSL #1]\)

Where:

- **Rn**
  
  Is the register containing the address of the table of branch lengths.  
  If **Rn** is PC, then the address of the table is the address of the byte immediately following the **TBB** or **TBH** instruction.

- **Rm**
  
  Is the index register. This contains an index into the table. For halfword tables, **LSL #1 doubles the value in Rm** to form the right offset into the table.

**Operation**

These instructions cause a PC-relative forward branch using a table of single byte offsets for **TBB**, or halfword offsets for **TBH**. **Rn** provides a pointer to the table, and **Rm** supplies an index into the table. For **TBB** the branch offset is the unsigned value of the byte returned from the table, and for **TBH** the branch offset is twice the unsigned value of the halfword returned from the table. The branch occurs to the address at that offset from the address of the byte immediately after the **TBB** or **TBH** instruction.

**Restrictions**

The restrictions are:

- **Rn** must not be SP.
- **Rm** must not be SP and must not be PC.
- When any of these instructions is used inside an IT block, it must be the last instruction of the IT block.

**Condition flags**

These instructions do not change the flags.
3.10 Floating-point instructions

This section provides the instruction set that the FPU uses. Table 42 shows the floating-point instructions. These instructions are only available if the FPU is included, and enabled, in the system. See Section 4.6.5 Code sequence for enabling the FPU for information about enabling the floating-point unit.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLDMDBX</td>
<td>FLDMX (Decrement Before) loads multiple extension registers from consecutive memory locations</td>
<td>Section 3.10.1 FLDMDBX, FLDMIAX</td>
</tr>
<tr>
<td>FLDMIAX</td>
<td>FLDMX (Increment After) loads multiple extension registers from consecutive memory locations</td>
<td>Section 3.10.1 FLDMDBX, FLDMIAX</td>
</tr>
<tr>
<td>FSTMDBX</td>
<td>FSTMX (Decrement Before) stores multiple extension registers to consecutive memory locations</td>
<td>Section 3.10.2 FSTMDBX, FSTMIAX</td>
</tr>
<tr>
<td>FSTMIAX</td>
<td>FSTMX (Increment After) stores multiple extension registers to consecutive memory locations</td>
<td>Section 3.10.2 FSTMDBX, FSTMIAX</td>
</tr>
<tr>
<td>VABS</td>
<td>Floating-point Absolute</td>
<td>Section 3.10.3 VABS</td>
</tr>
<tr>
<td>VADD</td>
<td>Floating-point Add</td>
<td>Section 3.10.4 VADD</td>
</tr>
<tr>
<td>VCMP</td>
<td>Compare two floating-point registers, or one floating-point register and zero</td>
<td>Section 3.10.5 VCMP and VCMPE</td>
</tr>
<tr>
<td>VCMPE</td>
<td>Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check</td>
<td>Section 3.10.5 VCMP and VCMPE</td>
</tr>
<tr>
<td>VCVT</td>
<td>Convert between floating-point and integer</td>
<td>Section 3.10.6 VCVT and VCVTR between floating-point and integer</td>
</tr>
<tr>
<td>VCVT</td>
<td>Convert between floating-point and fixed point</td>
<td>Section 3.10.7 VCVT between floating-point and fixed-point</td>
</tr>
<tr>
<td>VCVTA, VCVTN, VCVTP, VCVTM</td>
<td>Float to integer conversion with directed rounding</td>
<td>Section 3.10.35 VCVTA, VCVTM VCVTN, and VCVTP</td>
</tr>
<tr>
<td>VCVTB</td>
<td>Converts half-precision value to single-precision</td>
<td>Section 3.10.36 VCVTB and VCVTT</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Brief description</td>
<td>See</td>
</tr>
<tr>
<td>-----------</td>
<td>----------------------------------------------------------------------------------</td>
<td>------------------------------------------</td>
</tr>
<tr>
<td>VCVTR</td>
<td>Convert between floating-point and integer with rounding</td>
<td>Section 3.10.6 VCVT and VCVTR between floating-point and integer</td>
</tr>
<tr>
<td>VCVTT</td>
<td>Converts single-precision register to half-precision</td>
<td>Section 3.10.36 VCVTB and VCVTT</td>
</tr>
<tr>
<td>VDIV</td>
<td>Floating-point Divide</td>
<td>Section 3.10.8 VDIV</td>
</tr>
<tr>
<td>VFMA</td>
<td>Floating-point Fused Multiply Accumulate</td>
<td>Section 3.10.9 VFMA and VFMS</td>
</tr>
<tr>
<td>VFMS</td>
<td>Floating-point Fused Multiply Subtract</td>
<td>Section 3.10.9 VFMA and VFMS</td>
</tr>
<tr>
<td>VFNMA</td>
<td>Floating-point Fused Negate Multiply Accumulate</td>
<td>Section 3.10.10 VFNMA and VFNMS</td>
</tr>
<tr>
<td>VFNMS</td>
<td>Floating-point Fused Negate Multiply Subtract</td>
<td>Section 3.10.10 VFNMA and VFNMS</td>
</tr>
<tr>
<td>VLDM</td>
<td>Load Multiple extension registers</td>
<td>Section 3.10.11 VLDM</td>
</tr>
<tr>
<td>VLDR</td>
<td>Loads an extension register from memory</td>
<td>Section 3.10.12 VLDR</td>
</tr>
<tr>
<td>VMAXNM, VMINNM</td>
<td>Maximum, Minimum with IEEE754-2008 NaN handling</td>
<td>Section 3.10.37 VMAXNM and VMINNM</td>
</tr>
<tr>
<td>VMLA</td>
<td>Floating-point Multiply Accumulate</td>
<td>Section 3.10.15 VMLA and VMLS</td>
</tr>
<tr>
<td>VMLS</td>
<td>Floating-point Multiply Subtract</td>
<td>Section 3.10.15 VMLA and VMLS</td>
</tr>
<tr>
<td>VMOV</td>
<td>Floating-point Move Immediate</td>
<td>Section 3.10.16 VMOV Immediate</td>
</tr>
<tr>
<td>VMOV</td>
<td>Floating-point Move Register</td>
<td>Section 3.10.17 VMOV Register</td>
</tr>
<tr>
<td>VMOV</td>
<td>Copy Arm core register to single-precision</td>
<td>Section 3.10.19 VMOV core register to single-precision</td>
</tr>
<tr>
<td>VMOV</td>
<td>Copy 2 Arm core registers to 2 single-precision</td>
<td>Section 3.10.20 VMOV two core registers to two single-precision registers</td>
</tr>
<tr>
<td>VMOV</td>
<td>Copies between Arm core register to scalar</td>
<td>Section 3.10.22 VMOV core register to scalar</td>
</tr>
<tr>
<td>VMOV</td>
<td>Copies between Scalar to Arm core register</td>
<td>Section 3.10.18 VMOV scalar to core register</td>
</tr>
<tr>
<td>VMRS</td>
<td>Move to Arm core register from floating-point System Register</td>
<td>Section 3.10.23 VMRS</td>
</tr>
<tr>
<td>VMSR</td>
<td>Move to floating-point System Register from Arm Core register</td>
<td>Section 3.10.24 VMSR</td>
</tr>
<tr>
<td>VMUL</td>
<td>Multiply floating-point</td>
<td>Section 3.10.25 VMUL</td>
</tr>
<tr>
<td>VNEG</td>
<td>Floating-point negate</td>
<td>Section 3.10.26 VNEG</td>
</tr>
<tr>
<td>VNMLA</td>
<td>Floating-point multiply and add</td>
<td>Section 3.10.27 VNMLA, VNMLS and VNMUL</td>
</tr>
<tr>
<td>VNMLS</td>
<td>Floating-point multiply and subtract</td>
<td>Section 3.10.27 VNMLA, VNMLS and VNMUL</td>
</tr>
<tr>
<td>VNMUL</td>
<td>Floating-point multiply</td>
<td>Section 3.10.27 VNMLA, VNMLS and VNMUL</td>
</tr>
<tr>
<td>VPOP</td>
<td>Pop extension registers</td>
<td>Section 3.10.28 VPOP</td>
</tr>
<tr>
<td>VPUSH</td>
<td>Push extension registers</td>
<td>Section 3.10.29 VPUSH</td>
</tr>
<tr>
<td>VRINTA, VRINTN, VRINTP, VRINTM</td>
<td>Float to integer (in floating-point format) conversion with directed rounding</td>
<td>Section 3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ</td>
</tr>
<tr>
<td>VRINTR, VRINTX</td>
<td>Float to integer (in floating-point format) conversion</td>
<td>Section 3.10.38 VRINTR and VRINTX</td>
</tr>
<tr>
<td>VSEL</td>
<td>Select register, alternative to a pair of conditional VMOV</td>
<td>Section 3.10.34 VSEL</td>
</tr>
<tr>
<td>VSQRT</td>
<td>Floating-point square root</td>
<td>Section 3.10.30 VSQRT</td>
</tr>
<tr>
<td>VSTM</td>
<td>Store Multiple extension registers</td>
<td>Section 3.10.31 VSTM</td>
</tr>
<tr>
<td>VSTR</td>
<td>Stores an extension register to memory</td>
<td>Section 3.10.32 VSTR</td>
</tr>
</tbody>
</table>
### 3.10.1 FLDMDBX, FLDMIAX

**FLDMX** (Decrement Before, Increment After) loads multiple extension registers from consecutive memory locations using an address from a general-purpose register.

\[
\text{FLDMDBX}\{\text{cond}\} \ Rn!, \ \text{dreglist} \\
\text{FLDMIAX}\{\text{cond}\} \ Rn\{!\}, \ \text{dreglist}
\]

Where:

- **cond**
  - Is an optional condition code.

- **Rn**
  - Is the base register. If write-back is not specified, the PC can be used.

- **!**
  - Specifies base register write-back.

- **dreglist**
  - Is the list of consecutively numbered 64-bit SIMD and FP registers to be transferred. The list must contain at least one register, all registers must be in the range D0-D15, and must not contain more than 16 registers.

**Operation**

- FLDMX loads multiple SIMD and FP registers from consecutive locations in the Advanced SIMD and floating-point register file using an address from a general-purpose register.
- Arm deprecates use of **FLDMDBX** and **FLDMIAX**, except for disassembly purposes, and reassembly of disassembled code.
- Depending on settings in the **CPACR** and **NSACR** and the Security state and mode in which the instruction is executed, an attempt to execute the instruction might be **undefined**.

### 3.10.2 FSTMDBX, FSTMIAX

**FSTMX** (Decrement Before, Increment After) stores multiple extension registers to consecutive memory locations using an address from a general-purpose register.

\[
\text{FSTMDBX}\{c\}\{q\} \ Rn!, \ \text{dreglist} \\
\text{FSTMIAX}\{c\}\{q\} \ Rn\{!\}, \ \text{dreglist}
\]

Where:

- **cond**
  - Is an optional condition code.

- **Rn**
  - Is the base register. If write-back is not specified, the PC can be used. However, Arm deprecates use of the PC.

- **!**
  - Specifies base register write-back.

- **dreglist**
  - Is the list FP registers to be transferred. The list must contain at least one register, all registers must be in the range D0-D15, and must not contain more than 16 registers.

**Operation**

- FSTMX stores multiple SIMD and FP registers from the Advanced SIMD and floating-point register file to consecutive locations using an address from a general-purpose register.
- Arm deprecates use of **FLDMDBX** and **FLDMIAX**, except for disassembly purposes, and reassembly of disassembled code.
Depending on settings in the CPACR, NSACR, and FPEXC Registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be undefined.

3.10.3 VABS
Floating-point Absolute.
VABS{cond}.F32 Sd, Sm
Where:

cond
Is an optional condition code.

Sd, Sm
Are the destination floating-point value and the operand floating-point value.

Operation
This instruction:
1. Takes the absolute value of the operand floating-point register.
2. Places the results in the destination floating-point register.

Restrictions
There are no restrictions.

Condition flags
This instruction does not change the flags.

3.10.4 VADD
Floating-point Add.
VADD{cond}.F32 {Sd} Sn, Sm
Where:

cond
Is an optional condition code.

Sd
Is the destination floating-point value.

Sn, Sm
Are the operand floating-point values.

Operation
This instruction:
1. Adds the values in the two floating-point operand registers.
2. Places the results in the destination floating-point register.
3. Places the results in the destination floating-point register.

Restrictions
There are no restrictions.

Condition flags
This instruction does not change the flags.
3.10.5 VCMP and VCMPE

Compares two floating-point registers, or one floating-point register and zero.

\[
\text{VCMP}\{s\}\{\text{cond}\}.\text{F32} \quad \text{Sd, Sm|\#0.0}
\]

Where:

\[
\text{cond}
\]

Is an optional condition code.

\[
E
\]

If present, any NaN operand causes an Invalid Operation exception. Otherwise, only a signaling NaN causes the exception.

\[
\text{Sd}
\]

Is the floating-point operand to compare.

\[
\text{Sm|Dm}
\]

Is the floating-point operand that is compared with.

**Operation**

This instruction:

1. Compares either:
   - Two floating-point registers.
   - Or one floating-point register and zero.
2. Writes the result to the FPSCR flags.

**Restrictions**

This instruction can optionally raise an Invalid Operation exception if either operand is any type of NaN. It always raises an Invalid Operation exception if either operand is a signaling NaN.

**Condition flags**

When this instruction writes the result to the FPSCR flags, the values are normally transferred to the Arm flags by a subsequent VMRS instruction.

\[
\text{VCMP.F32} \quad \text{S4, \#0.VCMP.F32} \quad \text{S4, S2}
\]

3.10.6 VCVT and VCVTR between floating-point and integer

Converts a value in a register from floating-point to and from a 32-bit integer.

\[
\text{VCVT}\{\text{R}\}\{\text{cond}\}.\text{Tm.F32} \quad \text{Sd, Sm}
\]

\[
\text{VCVT}\{\text{cond}\}.\text{F32.Tm} \quad \text{Sd, Sm}
\]

Where:

\[
R
\]

If R is specified, the operation uses the rounding mode specified by the FPSCR. If R is omitted, the operation uses the Round towards Zero rounding mode.

\[
\text{cond}
\]

Is an optional condition code.

\[
\text{Tm}
\]

Is the data type for the operand. It must be one of:

- S32 signed 32-bit value.
- U32 unsigned 32-bit value.
Sd, Sm

Are the destination register and the operand register.

Operation

These instructions:
1. Either:
   – Convert a value in a register from floating-point value to a 32-bit integer.
   – Convert from a 32-bit integer to floating-point value.
2. Place the result in a second register.

The floating-point to integer operation normally uses the Round towards Zero rounding mode, but can optionally use the rounding mode specified by the FPSCR.

The integer to floating-point operation uses the rounding mode specified by the FPSCR.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.7 VCVT between floating-point and fixed-point

Converts a value in a register from floating-point to and from a 32-bit integer.

VCVT{cond}.Td.F32 Sd, Sd, #fbits
VCVT{cond}.F32.Td Sd, Sd, #fbits

Where:

cond

Is an optional condition code.

Td

Is the data type for the fixed-point number. It must be one of:
• S16 signed 16-bit value.
• U16 unsigned 16-bit value.
• S32 signed 32-bit value.
• U32 unsigned 32-bit value.

Sd

Is the destination register and the operand register.

fbits

Is the number of fraction bits in the fixed-point number:
• If Td is S16 or U16, fbits must be in the range 0-16.
• If Td is S32 or U32, fbits must be in the range 1-32.

Operation

This instruction:
1. Either
   – Converts a value in a register from floating-point to fixed-point.
   – Converts a value in a register from fixed-point to floating-point.
2. Places the result in a second register.

The floating-point values are single-precision or double-precision.

The fixed-point value can be 16-bit or 32-bit. Conversions from fixed-point values take their operand from the low-order bits of the source register and ignore any remaining bits.
Signed conversions to fixed-point values sign-extend the result value to the destination register width. Unsigned conversions to fixed-point values zero-extend the result value to the destination register width. The floating-point to fixed-point operation uses the Round towards Zero rounding mode. The fixed-point to floating-point operation uses the Round to Nearest rounding mode.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.8 VDIV
Divides floating-point values.
VDIV{cond}.F32 {Sd} Sn, Sm
Where:

cond
Is an optional condition code.

Sd
Is the destination register.

Sn, Sm
Are the operand registers.

Operation
This instruction:
1. Divides one floating-point value by another floating-point value.
2. Writes the result to the floating-point destination register.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.9 VFMA and VFMS
Floating-point Fused Multiply Accumulate and Subtract.
VFMA{cond}.F32 {Sd} Sn, Sm
VFMS{cond}.F32 {Sd} Sn, Sm
Where:

cond
Is an optional condition code.

Sd
Is the destination register.

Sn, Sm
Are the operand registers.

Operation
The VFMA instruction:
1. Multiplies the floating-point values in the operand registers.
2. Accumulates the results into the destination register.
The result of the multiply is not rounded before the accumulation.

The \texttt{VFMF} instruction:
1. Negates the first operand register.
2. Multiplies the floating-point values of the first and second operand registers.
3. Adds the products to the destination register.
4. Places the results in the destination register.
The result of the multiply is not rounded before the addition.

\textbf{Restrictions}

There are no restrictions.

\textbf{Condition flags}

These instructions do not change the flags.

\textbf{3.10.10 VFNMA and VFNMS}

Floating-point Fused Negate Multiply Accumulate and Subtract.

\texttt{VFNMA}{}\texttt{cond}.F32 \{\texttt{Sd},\} \texttt{Sn}, \texttt{Sm}
\texttt{VFNMS}{}\texttt{cond}.F32 \{\texttt{Sd},\} \texttt{Sn}, \texttt{Sm}

\textit{Where:}

\texttt{cond} 
Is an optional condition code.

\texttt{Sd} 
Is the destination register.

\texttt{Sn, Sm} 
Are the operand registers.

\textbf{Operation}

The \texttt{VFNMA} instruction:
1. Negates the first floating-point operand register.
2. Multiplies the first floating-point operand with second floating-point operand.
3. Adds the negation of the floating-point destination register to the product
4. Places the result into the destination register.
The result of the multiply is not rounded before the addition.

The \texttt{VFNMS} instruction:
1. Multiplies the first floating-point operand with second floating-point operand.
2. Adds the negation of the floating-point value in the destination register to the product.
3. Places the result in the destination register.
The result of the multiply is not rounded before the addition.

\textbf{Restrictions}

There are no restrictions.

\textbf{Condition flags}

These instructions do not change the flags.

\textbf{3.10.11 VLDM}

Floating-point Load Multiple.
VLDM\{mode\}{cond\}{size\} Rn\{!\}, list

Where:

**mode**

Is the addressing mode:

**IA**

Increment after. The consecutive addresses start at the address specified in Rn.

**DB**

Decrement before. The consecutive addresses end before the address specified in Rn.

**cond**

Is an optional condition code.

**size**

Is an optional data size specifier.

**Rn**

Is the base register. The SP can be used.

**!**

Is the command to the instruction to write a modified value back to Rn. This is required if \(\text{mode == DB}\), and is optional if \(\text{mode == IA}\).

**list**

Is the list of extension registers to be loaded, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

**Operation**

This instruction loads multiple extension registers from consecutive memory locations using an address from an Arm core register as the base address.

**Restrictions**

The restrictions are:

- If size is present, it must be equal to the size in bits, 32 or 64, of the registers in list.
- For the base address, the SP can be used. In the Arm instruction set, if \(!\) is not specified the PC can be used.
- list must contain at least one register. If it contains doubleword registers, it must not contain more than 16 registers.
- If using the Decrement before addressing mode, the write back flag, \(!\), must be appended to the base register specification.

**Condition flags**

These instructions do not change the flags.

\[\text{VLDMIA.F64 r1, \{d3,d4,d5\}}\]

**3.10.12 VLDR**

Loads a single extension register from memory.

\[\text{VLDR}\{\text{cond}\}\{F<32|64>\} <Sd|Dd>, \{Rn, #imm\}\]

\[\text{VLDR}\{\text{cond}\}\{F<32|64>\} <Sd|Dd>, \text{label}\]

\[\text{VLDR}\{\text{cond}\}\{F<32|64>\} <Sd|Dd>, \{PC, #imm\}\]

Where:
cond
Is an optional condition code.

32, 64
Are the optional data size specifiers.

Dd
Is the destination register for a doubleword load.

Sd
Is the destination register for a singleword load.

Rn
Is the base register. The SP can be used.

imm
Is the + or - immediate offset used to form the address. Permitted address values are multiples of 4 in the range 0-1020.

label
Is the label of the literal data item to be loaded.

Operation
This instruction loads a single extension register from memory, using a base address from an Arm core register, with an optional offset.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.13 VLLDM
Floating-point Lazy Load Multiple restores the contents of the Secure floating-point registers that were protected by a VLSTM instruction, and marks the floating-point context as active.

VLLDM {cond}<Rn>
Where:

cond
Is an optional condition code.

Rn
Is the base register.

Operation
If the lazy state preservation set up by a previous VLSTM instruction is active (FPCCR.LSPACT == 1), this instruction deactivates lazy state preservation and enables access to the Secure floating-point registers. If lazy state preservation is inactive (FPCCR.LSPACT == 0), either because lazy state preservation was not enabled (FPCCR.LSPEN == 0) or because a floating-point instruction caused the Secure floating-point register contents to be stored to memory, this instruction loads the stored Secure floating-point register contents back into the floating-point registers. If Secure floating-point is not in use (CONTROL_S.SFPA == 0), this instruction behaves as a NOP. This instruction is only available in Secure state, and is UNDEFINED in Non-secure state. If the Floating-point Extension is not implemented, this instruction is available in Secure state, but behaves as a NOP.

Restrictions
There are no restrictions.
Condition flags
These instructions do not change the flags.

3.10.14 VLSTM
Floating-point Lazy Store Multiple stores the contents of Secure floating-point registers to a prepared stack frame, and clears the Secure floating-point registers.

VLSTM {cond} <Rn>

Where:

cond
Is an optional condition code.

Rn
Is the base register.

Operation
If floating-point lazy preservation is enabled (FPCCR.LSPEN == 1), then the next time a floating-point instruction other than VLSTM or VLLDM is executed:
• The contents of Secure floating-point registers are stored to memory.
• The Secure floating-point registers are cleared.

If Secure floating-point is not in use (CONTROL_S.SFPA == 0), this instruction behaves as a NOP.

This instruction is only available in Secure state, and is UNDEFINED in Non-secure state.

If the Floating-point Extension is not implemented, this instruction is available in Secure state, but behaves as a NOP.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.15 VMLA and VMLS
Multiplies two floating-point values, and accumulates or subtracts the result.

VMLA{cond},F32 Sd, Sn, Sm
VMLS{cond},F32 Sd, Sn, Sm

Where:

cond
Is an optional condition code.

Sd
Is the destination floating-point value.

Sn, Sm
Are the operand floating-point values.

Operation
The floating-point Multiply Accumulate instruction:
1. Multiplies two floating-point values.
2. Adds the results to the destination floating-point value.

The floating-point Multiply Subtract instruction:
1. Multiplies two floating-point values.
2. Subtracts the products from the destination floating-point value.
3. Places the results in the destination register.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.16 VMOV Immediate
Move floating-point Immediate.

\[ \text{VMOV}_{\text{cond}}.F32 \ Sd, \ #\text{imm} \]

Where:

\text{cond} 
Is an optional condition code.

\text{Sd} 
Is the destination register.

\text{imm} 
Is a floating-point constant.

Operation
This instruction copies a constant value to a floating-point register.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.17 VMOV Register
Copies the contents of one register to another.

\[ \text{VMOV}_{\text{cond}}.F<32> \ Sd, \ Sm \ Dm \]

Where:

\text{cond} 
Is an optional condition code.

\text{Dd} 
Is the destination register, for a doubleword operation.

\text{Dm} 
Is the source register, for a doubleword operation.

\text{Sd} 
Is the destination register, for a singleword operation.

\text{Sm} 
Is the source register, for a singleword operation.

Operation
This instruction copies the contents of one floating-point register to another.
Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.18 VMOV scalar to core register
Transfers one word of a doubleword floating-point register to an Arm core register.
VMOV_{\textit{cond\textit{}}} \textit{Rt}, \textit{Dn}[\textit{x}]
Where:

\textit{cond\textit{}}
Is an optional condition code.

\textit{Rt}
Is the destination Arm core register.

\textit{Dn}
Is the 64-bit doubleword register.

\textit{x}
Specifies which half of the doubleword register to use:
- If \textit{x} is 0, use lower half of doubleword register.
- If \textit{x} is 1, use upper half of doubleword register.

Operation
This instruction transfers one word from the upper or lower half of a doubleword floating-point register to an Arm core register.

Restrictions
\textit{Rt} cannot be PC or SP.

Condition flags
These instructions do not change the flags.

3.10.19 VMOV core register to single-precision
Transfers a single-precision register to and from an Arm core register.
VMOV_{\textit{cond\textit{}}} \textit{Sn}, \textit{Rt}
VMOV_{\textit{cond\textit{}}} \textit{Rt}, \textit{Sn}
Where:

\textit{cond\textit{}}
Is an optional condition code.

\textit{<Sn>}
Is the single-precision floating-point register.

\textit{Rt}
Is the Arm core register.

Operation
This instruction transfers:
- The contents of a single-precision register to an Arm core register.
- The contents of an Arm core register to a single-precision register.
Restrictions

*Rt* cannot be PC or SP.

Condition flags

These instructions do not change the flags.

3.10.20 VMOV two core registers to two single-precision registers

Transfers two consecutively numbered single-precision registers to and from two Arm core registers.

\[
\text{VMOV}\{\text{cond}\} \ Sm, \ Sm1, \ Rt, \ Rt2 \\
\text{VMOV}\{\text{cond}\} \ Rt, \ Rt2, \ Sm, \ Sm1
\]

Where:

\text{cond}

Is an optional condition code.

\text{Sm}

Is the first single-precision register.

\text{Sm1}

Is the second single-precision register. This is the next single-precision register after \text{Sm}.

\text{Rt}

Is the Arm core register that \text{Sm} is transferred to or from.

\text{Rt2}

Is the Arm core register that \text{Sm1} is transferred to or from.

Operation

This instruction transfers:

- The contents of two consecutively numbered single-precision registers to two Arm core registers.
- The contents of two Arm core registers to a pair of single-precision registers.

Restrictions

The restrictions are:

- The floating-point registers must be contiguous, one after the other.
- The Arm core registers do not have to be contiguous.
- \text{Rt} cannot be PC or SP.

Condition flags

These instructions do not change the flags.

3.10.21 VMOV two core registers and a double-precision register

Transfers two words from two Arm core registers to a doubleword register, or from a doubleword register to two Arm core registers.

\[
\text{VMOV}\{\text{cond}\} \ Dm, \ Rt, \ Rt2 \\
\text{VMOV}\{\text{cond}\} \ Rt, \ Rt2, \ Dm
\]

Where:

\text{cond}

Is an optional condition code.

\text{Dm}

Is the double-precision register.
Rt, Rt2

Are the two Arm core registers.

**Operation**

This instruction:
- Transfers two words from two Arm core registers to a doubleword register.
- Transfers a doubleword register to two Arm core registers.

**Restrictions**

There are no restrictions.

**Condition flags**

These instructions do not change the flags.

### 3.10.22 VMOV core register to scalar

Transfers one word to a floating-point register from an Arm core register.

VMOV\(\{\text{cond}\},.32\) \(D_d[x]\), Rt

Where:

- **cond**
  - Is an optional condition code.
- **32**
  - Is an optional data size specifier.
- **D_d[x]**
  - Is the destination, where \(x\) defines which half of the doubleword is transferred, as follows:
    - If \(x = 0\), the lower half is extracted.
    - If \(x = 1\), the upper half is extracted.
- **Rt**
  - Is the source Arm core register.

**Operation**

This instruction transfers one word to the upper or lower half of a doubleword floating-point register from an Arm core register.

**Restrictions**

Rt cannot be PC or SP.

**Condition flags**

These instructions do not change the flags.

### 3.10.23 VMRS

Move to Arm Core register from floating-point System Register.

VMRS\(\{\text{cond}\}\) Rt, FPSCR

VMRS\(\{\text{cond}\}\) APSR\_nzcv, FPSCR

Where:

- **cond**
  - Is an optional condition code.
- **Rt**
  - Is the destination Arm core register. This register can be R0-R14.
**APSR_nzcv**

Transfer floating-point flags to the APSR flags.

**Operation**

This instruction performs one of the following actions:

- Copies the value of the FPSCR to a general-purpose register.
- Copies the value of the FPSCR flag bits to the APSR N, Z, C, and V flags.

**Restrictions**

*Rt* cannot be PC or SP.

**Condition flags**

These instructions optionally change the N, Z, C, and V flags.

### 3.10.24 VMSR

Move to floating-point System Register from Arm Core register.

**VMSR**\(^{\text{cond}}\) FPSCR, *Rt*

Where:

- **cond** is an optional condition code.
- **Rt** is the general-purpose register to be transferred to the FPSCR.

**Operation**

This instruction moves the value of a general-purpose register to the FPSCR.

**Restrictions**

*Rt* cannot be PC or SP.

**Condition flags**

This instruction updates the FPSCR.

### 3.10.25 VMUL

Floating-point Multiply.

**VMUL**\(^{\text{cond}}\) F32 \{\text{Sd}\} \text{Sn}, \text{Sm}

Where:

- **cond** is an optional condition code.
- **Sd** is the destination floating-point value.
- **Sn, Sm** are the operand floating-point values.

**Operation**

This instruction:

1. Multiplies two floating-point values.
2. Places the results in the destination register.
Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.26 VNEG
Floating-point Negate.
VNEG{cond}.F32 Sd, Sm
Where:

cond
Is an optional condition code.

Sd
Is the destination floating-point value.

Sm
Is the operand floating-point value.

Operation
This instruction:
1. Negates a floating-point value.
2. Places the results in a second floating-point register.
   The floating-point instruction inverts the sign bit.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.27 VNMLA, VNMLS and VNMUL
Floating-point multiply with negation followed by add or subtract.
VNMLA{cond}.F32 Sd, Sn, Sm
VNMLS{cond}.F32 Sd, Sn, Sm
VNMUL{cond}.F32 Sd, Sn, Sm
Where:

cond
Is an optional condition code.

Sd
Is the destination floating-point register.

Sn, Sm
Are the operand floating-point registers.

Operation
The VNMLA instruction:
1. Multiplies two floating-point register values.
2. Adds the negation of the floating-point value in the destination register to the negation of the product.
3. Writes the result back to the destination register.
The **VNMLS** instruction:
1. Multiplies two floating-point register values.
2. Adds the negation of the floating-point value in the destination register to the product.
3. Writes the result back to the destination register.

The **VNMUL** instruction:
1. Multiplies together two floating-point register values.
2. Writes the negation of the result to the destination register.

**Restrictions**
There are no restrictions.

**Condition flags**
These instructions do not change the flags.

### 3.10.28 **VPOP**
Floating-point extension register Pop.

\[
\text{VPOP}\{\text{cond}\}{\text{size}\}\{\text{list}\}
\]

Where:

- **cond**
  - Is an optional condition code.

- **size**
  - Is an optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers in **list**.

- **list**
  - Is a list of extension registers to be loaded, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

**Operation**
This instruction loads multiple consecutive extension registers from the stack.

**Restrictions**
**list** must contain at least one register, and not more than sixteen registers.

**Condition flags**
These instructions do not change the flags.

### 3.10.29 **VPUSH**
Floating-point extension register Push.

\[
\text{VPUSH}\{\text{cond}\}{\text{size}\}\{\text{list}\}
\]

Where:

- **cond**
  - Is an optional condition code.

- **size**
  - Is an optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers in **list**.

- **list**
  - Is a list of the extension registers to be stored, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.
Operation
This instruction stores multiple consecutive extension registers to the stack.

Restrictions
list must contain at least one register, and not more than sixteen.

Condition flags
These instructions do not change the flags.

3.10.30 VSQRT
Floating-point Square Root.
VSQRT{cond}.F32 Sd, Sm
Where:

cond
Is an optional condition code.

Sd
Is the destination floating-point value.

Sm
Is the operand floating-point value.

Operation
This instruction:
• Calculates the square root of the value in a floating-point register.
• Writes the result to another floating-point register.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.31 VSTM
Floating-point Store Multiple.
VSTM{mode}{cond}{size} Rn{}, list
Where:

mode
Is the addressing mode:
• IA Increment After. The consecutive addresses start at the address specified in Rn. This is the default and can be omitted.
• DB Decrement Before. The consecutive addresses end just before the address specified in Rn.

cond
Is an optional condition code.

size
Is an optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers in list.

Rn
Is the base register. The SP can be used.
Is the function that causes the instruction to write a modified value back to \( Rn \). Required if \( \text{mode} = \text{DB} \).

\( list \)

Is a list of the extension registers to be stored, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

**Operation**

This instruction stores multiple extension registers to consecutive memory locations using a base address from an Arm core register.

**Restrictions**

The restrictions are:
- \( list \) must contain at least one register. If it contains doubleword registers it must not contain more than 16 registers.
- Use of the PC as \( Rn \) is deprecated.

**Condition flags**

These instructions do not change the flags.

3.10.32 **VSTR**

Floating-point Store.

\[
\begin{align*}
\text{VSTR} & \{\text{cond}\}\{32\} \text{Sd}, [\text{Rn}[\#\text{imm}]] \\
\text{VSTR} & \{\text{cond}\}\{64\} \text{Dd}, [\text{Rn}[\#\text{imm}]]
\end{align*}
\]

Where:

\( \text{cond} \)

Is an optional condition code.

\( 32, 64 \)

Are the optional data size specifiers.

\( \text{Sd} \)

Is the source register for a singleword store.

\( \text{Dd} \)

Is the source register for a doubleword store.

\( \text{Rn} \)

Is the base register. The SP can be used.

\( \text{imm} \)

Is the + or - immediate offset used to form the address. Values are multiples of 4 in the range 0-1020. \( \text{imm} \) can be omitted, meaning an offset of +0.

**Operation**

This instruction stores a single extension register to memory, using an address from an Arm core register, with an optional offset, defined in \( \text{imm} \).

**Restrictions**

The use of PC for \( Rn \) is deprecated.

**Condition flags**

These instructions do not change the flags.
3.10.33  VSUB
Floating-point Subtract.
VSUB{cond}.F32 [Sd] Sn, Sm
Where:

cond
Is an optional condition code.
Sd
Is the destination floating-point value.
Sn, Sm
Are the operand floating-point values.

Operation
This instruction:
1. Subtracts one floating-point value from another floating-point value.
2. Places the results in the destination floating-point register.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.34  VSEL
Floating-point Conditional Select allows the destination register to take the value from either one or the other of two source registers according to the condition codes in the APSR.
VSEL{cond}.F32 Sd, Sn, Sm
Where:

cond
Is an optional condition code. VSEL has a subset of the condition codes. The condition codes for VSEL are limited to GE, GT, EQ and VS, with the effect that LT, LE, NE and VC is achievable by exchanging the source operands.
Sd
Is the destination single-precision floating-point value.
Sn, Sm
Are the operand single-precision floating-point values.

Operation
Depending on the result of the condition code, this instruction moves either:
• Sn source register to the destination register.
• Sm source register to the destination register.

The behavior is:

EncodingSpecificOperations();
ExecuteFPCheck();
if dp_operation then
S[d] = if ConditionHolds(cond) then S[n] else S[m];

Restrictions
The VSEL instruction must not occur inside an IT block.
Condition flags
This instruction does not change the flags.

3.10.35 VCVTA, VCVTM VCVTN, and VCVTP
Floating-point to integer conversion with directed rounding.

\[
\text{VCVT}<\text{rmode}>.S32.F32 \quad Sd, \text{Sm} \\
\text{VCVT}<\text{rmode}>.U32.F32 \quad Sd, \text{Sm}
\]

Where:

\[
\text{Sd}
\]
Is the destination single-precision or double-precision floating-point value.

\[
\text{Sm}
\]
Are the operand single-precision or double-precision floating-point values.

\[
<\text{rmode}>
\]
Is one of:

A
Round to nearest ties away.

M
Round to nearest even.

N
Round towards plus infinity.

P
Round towards minus infinity.

Operation
These instructions:
1. Read the source register.
2. Convert to integer with directed rounding.
3. Write to the destination register.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.36 VCVTB and VCVTT
Converts between half-precision and single-precision without intermediate rounding.

\[
\text{VCVT}\{y\}{\text{cond}}.F32.F16 \quad Sd, \text{Sm} \\
\text{VCVT}\{y\}{\text{cond}}.F16.F32 \quad Sd, \text{Sm}
\]

Where:

\[
y
\]
Specifies which half of the operand register \( \text{Sm} \) or destination register \( Sd \) is used for the operand or destination:

- If \( y \) is B, then the bottom half, bits [15:0], of \( \text{Sm} \) or \( Sd \) is used.
- If \( y \) is T, then the top half, bits [31:16], of \( \text{Sm} \) or \( Sd \) is used.
cond

Is an optional condition code.

Sd

Is the destination register.

Sm

Is the operand register.

Operation

This instruction with the .F16.F32 suffix:
1. Converts the half-precision value in the top or bottom half of a single-precision register to single-precision value.
2. Writes the result to a single-precision register.

This instruction with the .F32.F16 suffix:
1. Converts the value in a single-precision register to half-precision value.
2. Writes the result into the top or bottom half of a single-precision register, preserving the other half of the target register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.37 VMAXNM and VMINNM

Return the minimum or the maximum of two floating-point numbers with NaN handling as specified by IEEE754-2008.

VMAXNM.F32 Sd, Sn, Sm
VMINNM.F32 Sd, Sn, Sm

Where:

Sd

Is the destination single-precision floating-point value.

Sn, Sm

Are the operand single-precision floating-point values.

Operation

The VMAXNM instruction compares two source registers, and moves the largest to the destination register.
The VMINNM instruction compares two source registers, and moves the smallest to the destination register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.38 VRINTR and VRINTX

Round a floating-point value to an integer in floating-point format.

VRINT(R,X){cond}.F32 Sd, Sm

Where:
cond
Is an optional condition code.

Sd
Is the destination floating-point value.

Sm
Are the operand floating-point values.

Operation
These instructions:
1. Read the source register.
2. Round to the nearest integer value in floating-point format using the rounding mode specified by the FPSCR.
   A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.
3. Write the result to the destination register.
4. For the VRINTX instruction only. Generate a floating-point exception if the result is not numerically equal to the input value.

Restrictions
There are no restrictions.

Condition flags
These instructions do not change the flags.

3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ
Round a floating-point value to an integer in floating-point format using directed rounding.

VRINT<rmode>.F32 Sd, Sm
Where:

Sd
Is the destination single-precision floating-point value.

Sm
Are the operand single-precision floating-point values.

<rmode>
Is one of:
A
Round to nearest ties away.
N
Round to Nearest Even.
P
Round towards Plus Infinity.
M
Round towards Minus Infinity.
Z
Round towards Zero.

Operation
These instructions:
1. Read the source register.
2. Round to the nearest integer value with a directed rounding mode specified by the instruction.
3. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.
4. Write the result to the destination register.

Restrictions

VRINTA, VRINTN, VRINTP and VRINTM cannot be conditional. VRINTZ can be conditional.

Condition flags

These instructions do not change the flags.

3.11 Miscellaneous instructions

Table 43 shows the remaining Cortex®-M33 instructions:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>BKPT</td>
<td>Breakpoint</td>
<td>Section 3.11.1 BKPT</td>
</tr>
<tr>
<td>CPSID</td>
<td>Change Processor State, Disable Interrupts</td>
<td>Section 3.11.2 CPS</td>
</tr>
<tr>
<td>CPSIE</td>
<td>Change Processor State, Enable Interrupts</td>
<td>Section 3.11.2 CPS</td>
</tr>
<tr>
<td>DMB</td>
<td>Data Memory Barrier</td>
<td>Section 3.11.4 DMB</td>
</tr>
<tr>
<td>DSB</td>
<td>Data Synchronization Barrier</td>
<td>Section 3.11.5 DSB</td>
</tr>
<tr>
<td>ISB</td>
<td>Instruction Synchronization Barrier</td>
<td>Section 3.11.6 ISB</td>
</tr>
<tr>
<td>MRS</td>
<td>Move from special register to register</td>
<td>Section 3.11.7 MRS</td>
</tr>
<tr>
<td>MSR</td>
<td>Move from register to special register</td>
<td>Section 3.11.8 MSR</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td>Section 3.11.9 NOP</td>
</tr>
<tr>
<td>SEV</td>
<td>Send Event</td>
<td>Section 3.11.10 SEV</td>
</tr>
<tr>
<td>SG</td>
<td>Secure Gateway</td>
<td>Section 3.11.11 SG</td>
</tr>
<tr>
<td>SVC</td>
<td>Supervisor Call</td>
<td>Section 3.11.12 SVC</td>
</tr>
<tr>
<td>TT</td>
<td>Test Target</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>TTT</td>
<td>Test Target Unprivileged</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>TTA</td>
<td>Test Target Alternate Domain</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>TTAT</td>
<td>Test Target Alternate Domain Unprivileged</td>
<td>Section 3.11.13 TT, TTT, TTA, and TTAT</td>
</tr>
<tr>
<td>WFE</td>
<td>Wait For Event</td>
<td>Section 3.11.15 WFE</td>
</tr>
<tr>
<td>WFI</td>
<td>Wait For Interrupt</td>
<td>Section 3.11.16 WFI</td>
</tr>
<tr>
<td>YIELD</td>
<td>Yield</td>
<td>Section 3.11.17 YIELD</td>
</tr>
</tbody>
</table>

3.11.1 BKPT

Breakpoint.

BKPT #imm

Where:

imm

Is an expression evaluating to an integer in the range 0-255 (8-bit value).
**Operation**

The **BKPT** instruction causes the processor to enter Debug state if invasive debug is enabled. Debug tools can use this to investigate system state when the instruction at a particular address is reached.

- `imm` is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint.

The **BKPT** instruction can be placed inside an IT block, but it executes unconditionally, unaffected by the condition specified by the **IT** instruction.

**Condition flags**

This instruction does not change the flags.

```assembly
BKPT #0x3   ; Breakpoint with immediate value set to 0x3 (debugger can
            ; extract the immediate value by locating it using the PC)
```

**Note:** Arm does not recommend the use of the **BKPT** instruction with an immediate value set to 0xAB for any purpose other than Semi-hosting.

### 3.11.2 **CPS**

Change Processor State.

**CPS** `effect iflags`

**Where:**

- `effect` is one of:
  - **IE** Clears the special purpose register.
  - **ID** Sets the special purpose register.

- `iflags` is a sequence of one or more flags:
  - **i** Set or clear PRIMASK.
  - **f** Set or clear FAULTMASK.

**Operation**

**CPS** changes the PRIMASK and FAULTMASK special register values.

**Restrictions**

The restrictions are:

- **Use CPS** only from privileged software. It has no effect if used in unprivileged software.
- **CPS** cannot be conditional and so must not be used inside an IT block.

**Condition flags**

This instruction does not change the condition flags.

```assembly
CPSID i  ; Disable interrupts and configurable fault handlers (set PRIMASK)
CPSID f  ; Disable interrupts and all fault handlers (set FAULTMASK)
CPSIE i  ; Enable interrupts and configurable fault handlers (clear PRIMASK)
CPSIE f  ; Enable interrupts and fault handlers (clear FAULTMASK)
```
3.11.3  CPY
Copy is a pre-Unified Assembler Language (UAL) synonym for MOV (register).

\textit{CPY} \textit{Rd, Rn}

This is equivalent to:

\textit{MOV} \textit{Rd, Rn}

3.11.4  DMB
Data Memory Barrier.

\textit{DMB\{cond\} \{opt\}}

\textit{cond}

Is an optional condition code.

\textit{opt}

Specifies an optional limitation on the DMB operation. Values are:

\textit{SY}

DMB operation ensures ordering of all accesses, encoded as \textit{opt} == ‘1111’. Can be omitted.

All other encodings of \textit{opt} are \textit{reserved}. The corresponding instructions execute as system (\textit{SY}) DMB operations, but software must not rely on this behavior.

\textbf{Operation}

\textit{DMB} acts as a data memory barrier. It ensures that all explicit memory accesses that appear, in program order, before the \textit{DMB} instruction are completed before any explicit memory accesses that appear, in program order, after the \textit{DMB} instruction. DMB does not affect the ordering or execution of instructions that do not access memory.

\textbf{Condition flags}

This instruction does not change the flags.

\begin{verbatim}
DMB ; Data Memory Barrier
\end{verbatim}

3.11.5  DSB
Data Synchronization Barrier.

\textit{DSB\{cond\} \{opt\}}

\textit{cond}

Is an optional condition code.

\textit{opt}

Specifies an optional limitation on the DSB operation. Values are:

\textit{SY}

DSB operation ensures completion of all accesses, encoded as \textit{opt} == ‘1111’. Can be omitted.

All other encodings of \textit{opt} are \textit{reserved}. The corresponding instructions execute as system (\textit{SY}) DSB operations, but software must not rely on this behavior.

\textbf{Operation}

\textit{DSB} acts as a special data synchronization memory barrier. Instructions that come after the \textit{DSB}, in program order, do not execute until the \textit{DSB} instruction completes. The \textit{DSB} instruction completes when all explicit memory accesses before it complete.


3.11.6 ISB

Instruction Synchronization Barrier.

ISB{cond}{opt}

Where:

**cond**
Is an optional condition code.

**opt**
Specifies an optional limitation on the ISB operation. Values are:

**SY**
Fully system ISB operation, encoded as opt == '1111'. Can be omitted.

All other encodings of opt are reserved. The corresponding instructions execute as full system ISB operations, but software must not rely on this behavior.

**Operation**

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so that all instructions following the ISB are fetched from cache or memory again, after the ISB instruction has been completed.

**Condition flags**

This instruction does not change the flags.

---

3.11.7 MRS

Move the contents of a special register to a general-purpose register.

MRS{cond} Rd, spec_reg

Where:

**cond**
Is an optional condition code.

**Rd**
Is the destination register.

**spec_reg**
Can be any of: APSR, IPSR, EPSR, IEPSR, IAPSR, EAFSR, PSR, MSP, PSP, PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, CONTROL, MSP_NS, PSP_NS, MSPLIM, PSPLIM, MSPLIM_NS, PSPLIM_NS, PRIMASK_NS, FAULTMASK_NS, and CONTROL_NS.

**Note:** All the EPSR and IPSR fields are zero when read by the MRS instruction.

An access to a register not ending in _NS returns the register associated with the current Security state. Access to a register ending in _NS in Secure state returns the Non-secure register. Access to a register ending in _NS in Non-secure state is RAZ/WI.

**Operation**

Use MRS in combination with MSR as part of a read-modify-write sequence for updating a PSR, for example to clear the Q flag.
In process swap code, the programmers model state of the process being swapped out must be saved, including relevant PSR contents. Similarly, the state of the process being swapped in must also be restored. These operations use MSR in the state-saving instruction sequence and MRS in the state-restoring instruction sequence.

Note: BASEPRI_MAX is an alias of BASEPRI when used with the MRS instruction.

**Restrictions**

*Rd* must not be SP and must not be PC.

**Condition flags**

This instruction does not change the flags.

```assembly
MRS R0, PRIMASK ; Read PRIMASK value and write it to R0
```

### 3.11.8 MSR

Move the contents of a general-purpose register into the specified special register.

```assembly
MSR{<cond>} spec_reg, Rn
```

*cond* is an optional condition code.

*Rn* is the source register.

*spec_reg* can be any of: APSR_nzcvq, APSR_g, APSR_nzcvqg, MSP, PSP, PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, CONTROL, MSP_NS, PSP_NS, MSPLIM, PSPLIM, MSPLIM_NS, PSPLIM_NS, PRIMASK_NS, BASEPRI_NS, Faultmask, and CONTROL_NS.

Note: You can use APSR to refer to APSR_nzcvq.

**Operation**

The register access operation in MSR depends on the privilege level. Unprivileged software can only access the APSR, see the APSR bit assignments. Privileged software can access all special registers.

In unprivileged software writes to unallocated or execution state bits in the PSR are ignored.

Note: When you write to BASEPRI_MAX, the instruction writes to BASEPRI only if either:

- *Rn* is non-zero and the current BASEPRI value is 0.
- *Rn* is non-zero and less than the current BASEPRI value.

Note: An access to a register not ending in _NS writes the register associated with the current Security state. Access to a register ending in _NS in Secure state writes the Non-secure register. Access to a register ending in _NS in Non-secure state is RAZ/WI.

**Restrictions**

*Rn* must not be SP and must not be PC.

**Condition flags**

This instruction updates the flags explicitly based on the value in *Rn*.

```assembly
MSR CONTROL, R1 ; Read R1 value and write it to the CONTROL register.
```

### 3.11.9 NOP

No Operation.

NOP{<cond>
Where:

cond

Is an optional condition code.

Operation

NOP does nothing. NOP is not necessarily a time-consuming NOP. The processor might remove it from the pipeline before it reaches the execution stage.

Use NOP for padding, for example to place the following instruction on a 64-bit boundary.

Condition flags

This instruction does not change the flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP ; No operation</td>
<td></td>
</tr>
</tbody>
</table>

3.11.10 SEV

Send Event.

SEV{cond}

Where:

cond

Is an optional condition code.

Operation

SEV is a hint instruction that causes an event to be signaled to all processors within a multiprocessor system. It also sets the local event register to 1.

Condition flags

This instruction does not change the flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEV ; Send Event</td>
<td></td>
</tr>
</tbody>
</table>

3.11.11 SG

Secure Gateway.

SG

Operation

Secure Gateway marks a valid branch target for branches from Non-secure code that wants to call Secure code. A linker is expected to generate a Secure Gateway operation as a part of the branch table for the Non-secure Callable (NSC) region.

There is no C intrinsic function for SG. Secure Gateways are expected to be generated by linker or by assembly programming. Arm does not expect software developers to insert a Secure Gateway instruction inside C or C++ program code.

Note:

For information about how to build a Secure image that uses a previously generated import library, see the Arm® Compiler Software Development Guide.

3.11.12 SVC

Supervisor Call.

SVC{cond} #imm

Where:

cond

Is an optional condition code.
**imm**

Is an expression evaluating to an integer in the range 0-255 (8-bit value).

**Operation**

The `SVC` instruction causes the `SVC` exception.

*imm* is ignored by the processor. If required, it can be retrieved by the exception handler to determine what service is being requested.

**Condition flags**

This instruction does not change the flags.

```
SVC #0x32 ; Supervisor Call (SVCall handler can extract the immediate value
; by locating it through the stacked PC)
```

### 3.11.13 TT, TTT, TTA, and TTAT

**Test Target (Alternate Domain, Unprivileged).**

```
{op}{cond} Rd, Rn
```

**op**

Is one of:

- **TT**
  
  *Test Target (TT)* queries the Security state and access permissions of a memory location.

- **TTT**
  
  *Test Target Unprivileged (TTT)* queries the Security state and access permissions of a memory location for an unprivileged access to that location.

- **TTA**
  
  *Test Target Alternate Domain (TTA)* queries the Security state and access permissions of a memory location for a Non-secure access to that location. These instructions are only valid when executing in Secure state, and are **undefined** if used from Non-secure state.

- **TTAT**
  
  *Test Target Alternate Domain Unprivileged (TTAT)* queries the Security state and access permissions of a memory location for a Non-secure and unprivileged access to that location. These instructions are only valid when executing in Secure state, and are **undefined** if used from Non-secure state.

**cond**

Is an optional condition code.

**Rd**

Is the destination general-purpose register into which the status result of the target test is written.

**Rn**

Is the base register.

**Operation**

The instruction returns the Security state and access permissions in the destination register, the contents of which are as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>MREGION</td>
<td>The MPU region that the address maps to. This field is 0 if MVALID is 0.</td>
</tr>
</tbody>
</table>
### Bits

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[15:8]</td>
<td>-SREGION</td>
<td>RAZ/WI The SAU region that the address maps to. This field is only valid if the instruction is executed from Secure state. This field is 0 if SRVALID is 0.</td>
</tr>
<tr>
<td>[16]</td>
<td>MRVALID</td>
<td>Set to 1 if the MREGION content is valid. Set to 0 if the MREGION content is invalid.</td>
</tr>
<tr>
<td>[17]</td>
<td>-SRVALID</td>
<td>RAZ/WI Set to 1 if the SREGION content is valid. Set to 0 if the SREGION content is invalid.</td>
</tr>
<tr>
<td>[18]</td>
<td>R</td>
<td>Read accessibility. Set to 1 if the memory location can be read according to the permissions of the selected MPU when operating in the current mode. For TTT and TTA, this bit returns the permissions for unprivileged access, regardless of whether the current mode is privileged or unprivileged.</td>
</tr>
<tr>
<td>[19]</td>
<td>RW</td>
<td>Read/write accessibility. Set to 1 if the memory location can be read and written according to the permissions of the selected MPU when operating in the current mode.</td>
</tr>
<tr>
<td>[31:20]</td>
<td>-</td>
<td>RAZ/WI</td>
</tr>
<tr>
<td>[20]</td>
<td>NSR</td>
<td>Equal to R AND NOT S. Can be used with the LSLS (immediate) instruction to check both the MPU and SAU or IDAU permissions. This bit is only valid if the instruction is executed from Secure state and the R field is valid.</td>
</tr>
<tr>
<td>[21]</td>
<td>NSRW</td>
<td>Equal to RW AND NOT S. Can be used with the LSLS (immediate) instruction to check both the MPU and SAU or IDAU permissions. This bit is only valid if the instruction is executed from Secure state and the RW field is valid.</td>
</tr>
<tr>
<td>[22]</td>
<td>S</td>
<td>Security. A value of 1 indicates that the memory location is Secure, and a value of 0 indicates that the memory location is Non-secure. This bit is only valid if the instruction is executed from Secure state.</td>
</tr>
<tr>
<td>[23]</td>
<td>IRVALID</td>
<td>IREGION valid flag. For a Secure request, indicates the validity of the IREGION field. Set to 1 if the IREGION content is valid. Set to 0 if the IREGION content is invalid. This bit is always 0 if the IDAU cannot provide a region number, the address is exempt from security attribution, or if the requesting TT instruction is executed from the Non-secure state.</td>
</tr>
<tr>
<td>[31:24]</td>
<td>IREGION</td>
<td>IDAU region number. Indicates the IDAU region number containing the target address. This field is 0 if IRVALID is 0.</td>
</tr>
</tbody>
</table>

Invalid fields are 0.

The MREGION field is invalid and 0 if any of the following conditions are true:

- The MPU is not present or MPU_CTRL.ENABLE is 0.
- The address did not match any enabled MPU regions.
- The address matched multiple MPU regions.
- TT was executed from an unprivileged mode, or TTA is executed and Non-secure state is unprivileged.

The R, RW, NSR, and NSRW bits are invalid and 0 if any of the following conditions are true:

- The address matched multiple MPU regions.
- TT is executed from an unprivileged mode, or TTA is executed and Non-secure state is unprivileged.

### 3.11.14 UDF

Permanently Undefined.

**UDF{cond}.W {#}Imm**

Where:

- **imm**
  - Is a:
    - 8-bit unsigned immediate, in the range 0 to 255. The PE ignores the value of this constant.
    - 16-bit unsigned immediate, in the range 0 to 65535. The PE ignores the value of this constant.
  
- **cond**
  - Arm deprecates using any `c` value other than `AL`.

**Operation**

Permanently Undefined generates an Undefined Instruction UsageFault exception.
### WFE
Wait For Event.

**WFE**(cond)

Where:

- **cond**
  Is an optional condition code.

**Operation**

WFE is a hint instruction.

If the event register is 0, WFE suspends execution until one of the following events occurs:

- An exception, unless masked by the exception mask registers or the current priority level.
- An exception enters the Pending state, if SEVPEND in the System Control Register is set.
- A Debug Entry request, if Debug is enabled.
- An event signaled by a peripheral or another processor in a multiprocessor system using the SEV instruction.

If the event register is 1, WFE clears it to 0 and returns immediately.

**Condition flags**

This instruction does not change the flags.

```
WFE ; Wait for event
```

### WFI
Wait for Interrupt.

**WFI**(cond)

Where:

- **cond**
  Is an optional condition code.

**Operation**

WFI is a hint instruction that suspends execution until one of the following events occurs:

- A non-masked interrupt occurs and is taken.
- An interrupt masked by PRIMASK becomes pending.
- A Debug Entry request, if Debug is enabled.

**Condition flags**

This instruction does not change the flags.

```
WFI ; Wait for interrupt
```

### YIELD
Yield

**YIELD**(cond)

Where:

- **cond**
  Is an optional condition code.
**Operation**

*YIELD* is a hint instruction that enables software with a multithreading capability to indicate to the hardware that a task is being performed, which could be swapped out to improve overall system performance. Hardware can use this hint to suspend and resume multiple code threads if it supports the capability.

**Condition flags**

This instruction does not change the flags.

*YIELD; Suspend task*

---

### 3.12 Memory access instructions

Table 45 shows the memory access instructions:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Brief description</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADR</td>
<td>Generate PC-relative address</td>
<td>Section 3.12.1 ADR</td>
</tr>
<tr>
<td>CLREX</td>
<td>Clear Exclusive</td>
<td>Section 3.12.12 CLREX</td>
</tr>
<tr>
<td>LDM{mode}</td>
<td>Load Multiple registers</td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>LDA{type}</td>
<td>Load-Acquire</td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>LDAEX</td>
<td>Load-Acquire Exclusive</td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>LDR{type}</td>
<td>Load Register using immediate offset</td>
<td>Section 3.12.2 LDR and STR, immediate offset</td>
</tr>
<tr>
<td>LDR{type}</td>
<td>Load Register using register offset</td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>LDR{T}</td>
<td>Load Register with unprivileged access</td>
<td>Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
<tr>
<td>LDR</td>
<td>Load Register using PC-relative address</td>
<td>Section 3.12.5 LDR, PC-relative</td>
</tr>
<tr>
<td>LDRD</td>
<td>Load Register Dual</td>
<td>Section 3.12.12 LDR and STR, immediate offset</td>
</tr>
<tr>
<td>LDREX{type}</td>
<td>Load Register Exclusive</td>
<td>Section 3.12.10 LDREX and STREX</td>
</tr>
<tr>
<td>PLD</td>
<td>Preload Data.</td>
<td>Section 3.12.7 PLD</td>
</tr>
<tr>
<td>POP</td>
<td>Pop registers from stack</td>
<td>Section 3.12.8 PUSH and POP</td>
</tr>
<tr>
<td>PUSH</td>
<td>Push registers onto stack</td>
<td>Section 3.12.8 PUSH and POP</td>
</tr>
<tr>
<td>STL{mode}</td>
<td>Store-Release</td>
<td>Section 3.12.9 LDA and STL</td>
</tr>
<tr>
<td>STLEX</td>
<td>Store-Release Exclusive</td>
<td>Section 3.12.11 LDAEX and STLEX</td>
</tr>
<tr>
<td>STM{mode}</td>
<td>Store Multiple registers</td>
<td>Section 3.12.6 LDM and STM</td>
</tr>
<tr>
<td>STR{type}</td>
<td>Store Register using immediate offset</td>
<td>Section 3.12.2 LDR and STR, immediate offset</td>
</tr>
<tr>
<td>STR{T}</td>
<td>Store Register using register offset</td>
<td>Section 3.12.3 LDR and STR, register offset</td>
</tr>
<tr>
<td>STREX{T}</td>
<td>Store Register with unprivileged access</td>
<td>Section 3.12.4 LDR and STR, unprivileged</td>
</tr>
</tbody>
</table>

#### 3.12.1 ADR

Generate PC-relative address.

*ADR{cond} Rd, label*

Where:
cond

Is an optional condition code.

Rd

Is the destination register.

label

Is a PC-relative expression.

Operation

ADR generates an address by adding an immediate value to the PC, and writes the result to the destination register. ADR provides the means by which position-independent code can be generated, because the address is PC-relative. If you use ADR to generate a target address for a BX or BLX instruction, you must ensure that bit[0] of the address you generate is set to 1 for correct execution. Values of label must be within the range of −4095 to +4095 from the address in the PC.

Note: You might have to use the .W suffix to get the maximum offset range or to generate addresses that are not word-aligned.

Restrictions

Rd must not be SP and must not be PC.

Condition flags

This instruction does not change the flags.

<table>
<thead>
<tr>
<th>Operation</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADR</td>
<td>R1, TextMessage ; Write address value of a location labelled as TextMessage to R1.</td>
</tr>
</tbody>
</table>

3.12.2 LDR and STR, immediate offset

Load and Store with immediate offset, pre-indexed immediate offset, or post-indexed immediate offset.

- \( \text{op}\{\text{type}\}\{\text{cond}\} \text{Rt}, [\text{Rn} \{, \#\text{offset}\}] \) ; immediate offset
- \( \text{op}\{\text{type}\}\{\text{cond}\} \text{Rt}, [\text{Rn}, \#\text{offset}]! \) ; pre-indexed
- \( \text{op}\{\text{type}\}\{\text{cond}\} \text{Rt}, [\text{Rn}], \#\text{offset} \) ; post-indexed
- \( \text{opD}\{\text{cond}\} \text{Rt}, \text{Rt2}, [\text{Rn} \{, \#\text{offset}\}] \) ; immediate offset, two words
- \( \text{opD}\{\text{cond}\} \text{Rt}, \text{Rt2}, [\text{Rn}, \#\text{offset}]! \) ; pre-indexed, two words
- \( \text{opD}\{\text{cond}\} \text{Rt}, \text{Rt2}, [\text{Rn}], \#\text{offset} \) ; post-indexed, two words

Where:

- \( \text{op} \)

Is one of:

- **LDR**

  Load Register.

- **STR**

  Store Register.
**type**

Is one of:

- **B**
  
  Unsigned byte, zero extend to 32 bits on loads.

- **SB**
  
  Signed byte, sign extend to 32 bits (**LDR only**).

- **H**
  
  Unsigned halfword, zero extend to 32 bits on loads.

- **SH**
  
  Signed halfword, sign extend to 32 bits (**LDR only**).

- **-**
  
  Omit, for word.

**cond**

Is an optional condition code.

**Rt**

Is the register to load or store.

**Rn**

Is the register on which the memory address is based.

**offset**

Is an offset from **Rn**. If **offset** is omitted, the address is the contents of **Rn**.

**Rt2**

Is the additional register to load or store for two-word operations.

**Operation**

**LDR** instructions load one or two registers with a value from memory.

**STR** instructions store one or two register values to memory.

Load and store instructions with immediate offset can use the following addressing modes:

**Offset addressing**

The offset value is added to or subtracted from the address obtained from the register **Rn**. The result is used as the address for the memory access. The register **Rn** is unaltered. The assembly language syntax for this mode is:

```
[Rn, #offset]
```

**Pre-indexed addressing**

The offset value is added to or subtracted from the address obtained from the register **Rn**. The result is used as the address for the memory access and written back into the register **Rn**. The assembly language syntax for this mode is:

```
[Rn, #offset]!
```

**Post-indexed addressing**

The address obtained from the register **Rn** is used as the address for the memory access. The offset value is added to or subtracted from the address, and written back into the register **Rn**. The assembly language syntax for this mode is:

```
[Rn], #offset
```

The value to load or store can be a byte, halfword, word, or two words. Bytes and halfwords can either be signed or unsigned.

The following table shows the ranges of offset for immediate, pre-indexed and post-indexed forms.
### Table 46. Offset ranges

<table>
<thead>
<tr>
<th>Instruction type</th>
<th>Immediate offset</th>
<th>Pre-indexed</th>
<th>Post-indexed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word, halfword, signed</td>
<td>−255 to 4095</td>
<td>−255 to 255</td>
<td>−255 to 255</td>
</tr>
<tr>
<td>halfword, byte, or signed byte</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Two words</td>
<td>multiple of 4 in the range</td>
<td>multiple of 4 in the range</td>
<td>multiple of 4 in the range</td>
</tr>
<tr>
<td></td>
<td>−1020 to 1020</td>
<td>−1020 to 1020</td>
<td>−1020 to 1020</td>
</tr>
</tbody>
</table>

#### Restrictions

For load instructions:
- *Rt* can be SP or PC for word loads only.
- *Rt* must be different from *Rt2* for two-word loads.
- *Rn* must be different from *Rt* and *Rt2* in the pre-indexed or post-indexed forms.

When *Rt* is PC in a word load instruction:
- Bit[0] of the loaded value must be 1 for correct execution.
- A branch occurs to the address created by changing bit[0] of the loaded value to 0.
- If the instruction is conditional, it must be the last instruction in the IT block.

For store instructions:
- *Rt* can be SP for word stores only.
- *Rt* must not be PC.
- *Rn* must not be PC.
- *Rn* must be different from *Rt* and *Rt2* in the pre-indexed or post-indexed forms.

#### Condition flags

These instructions do not change the flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDR</td>
<td>Loads R8 from the address in R10.</td>
</tr>
<tr>
<td>LDRNE</td>
<td>Loads (conditionally) R2 from a word 960 bytes above the address in R5, and</td>
</tr>
<tr>
<td></td>
<td>increments R5 by 960.</td>
</tr>
<tr>
<td>STR</td>
<td>Store R3 as halfword data into address in R4, then increment R4 by 4.</td>
</tr>
<tr>
<td>STRH</td>
<td>Loads R8 from a word 32 bytes above the address in R3, and store R9 from a</td>
</tr>
<tr>
<td></td>
<td>word 36 bytes above the address in R3.</td>
</tr>
<tr>
<td>LDRD</td>
<td>Store R0 to address in R8, and store R1 to a word 4 bytes above the address</td>
</tr>
<tr>
<td></td>
<td>in R8, and then decrement R8 by 16.</td>
</tr>
</tbody>
</table>

### 3.12.3 LDR and STR, register offset

Load and Store with register offset.

\[ \text{op\{type\}{cond} \text{Rt, } [\text{Rn, } \text{Rm\{, LSL \#n\}}]} \]

Where:

- **op**
  - Is one of:
    - LDR: Load Register.
    - STR: Store Register.
**type**

Is one of:

- **B**  
  Unsigned byte, zero extend to 32 bits on loads.

- **SB**  
  Signed byte, sign extend to 32 bits (LDR only).

- **H**  
  Unsigned halfword, zero extend to 32 bits on loads.

- **SH**  
  Signed halfword, sign extend to 32 bits (LDR only).

- **-**  
  omit, for word.

**cond**

Is an optional condition code.

**Rt**

Is the register to load or store.

**Rn**

Is the register on which the memory address is based.

**Rm**

Is a register containing a value to be used as the offset.

**LSL #n**

Is an optional shift, with \( n \) in the range 0-3.

**Operation**

- **LDR** instructions load a register with a value from memory.
- **STR** instructions store a register value into memory.

The memory address to load from or store to is at an offset from the register \( Rn \). The offset is specified by the register \( Rm \) and can be shifted left by up to 3 bits using \( \text{LSL} \).

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned.

**Restrictions**

In these instructions:

- \( Rn \) must not be PC.
- \( Rm \) must not be SP and must not be PC.
- \( Rt \) can be SP only for word loads and word stores.
- \( Rt \) can be PC only for word loads.

When \( Rt \) is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address.
- If the instruction is conditional, it must be the last instruction in the IT block.

**Condition flags**

These instructions do not change the flags.
3.12.4 LDR and STR, unprivileged

Load and Store with unprivileged access.

\[ \text{op\{type\}T\{cond\} Rt, [Rn {, #offset}]} \]

Where:

**op**

Is one of:

- **LDR**
  Load Register.
- **STR**
  Store Register.

**type**

Is one of:

- **B**
  Unsigned byte, zero extend to 32 bits on loads.
- **SB**
  Signed byte, sign extend to 32 bits (**LDR** only).
- **H**
  Unsigned halfword, zero extend to 32 bits on loads.
- **SH**
  Signed halfword, sign extend to 32 bits (**LDR** only).
- **-**
  Omit, for word.

**cond**

Is an optional condition code.

**Rt**

Is the register to load or store.

**Rn**

Is the register on which the memory address is based.

**offset**

Is an immediate offset from **Rn** and can be 0 to 255. If **offset** is omitted, the address is the value in **Rn**.

**Operation**

These load and store instructions perform the same function as the memory access instructions with immediate offset. The difference is that these instructions have only unprivileged access even when used in privileged software.

When used in unprivileged software, these instructions behave in exactly the same way as normal memory access instructions with immediate offset.
Restrictions
In these instructions:
• \( Rn \) must not be PC.
• \( Rt \) must not be SP and must not be PC.

Condition flags
These instructions do not change the flags.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STRBTEQ R4, [R7]</td>
<td>Conditionally store least significant byte in R4 to an address in R7, with unprivileged access.</td>
</tr>
<tr>
<td>LDRHT R2, [R2, #8]</td>
<td>Load halfword value from an address equal to sum of R2 and 8 into R2, with unprivileged access.</td>
</tr>
</tbody>
</table>

3.12.5 LDR, PC-relative
Load register from memory.

\[ \text{LDR\{type\}\{cond\} Rt, label} \]
\[ \text{LDRD\{cond\} Rt, Rt2, label} \]; Load two words

Where:

**type**
Is one of:

- B
  Unsigned byte, zero extend to 32 bits.
- SB
  Signed byte, sign extend to 32 bits.
- H
  Unsigned halfword, zero extend to 32 bits.
- SH
  Signed halfword, sign extend to 32 bits.
- Omit, for word.

**cond**
Is an optional condition code.

**Rt**
Is the register to load or store.

**Rt2**
Is the second register to load or store.

**label**
Is a PC-relative expression.

Operation
LDR loads a register with a value from a PC-relative memory address. The memory address is specified by a label or by an offset from the PC.
The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned.
*label* must be within a limited range of the current instruction. The following table shows the possible offsets between *label* and the PC.

**Table 47. Offset ranges**

<table>
<thead>
<tr>
<th>Instruction type</th>
<th>Offset range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word, halfword, signed halfword, byte, signed byte</td>
<td>−4095 to 4095</td>
</tr>
<tr>
<td>Two words</td>
<td>−1020 to 1020</td>
</tr>
</tbody>
</table>

**Note:** You might have to use the `.W` suffix to get the maximum offset range.

**Restrictions**

In these instructions:

- *Rt* can be SP or PC only for word loads.
- *Rt2* must not be SP and must not be PC.
- *Rt* must be different from *Rt2*.

When *Rt* is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address.
- If the instruction is conditional, it must be the last instruction in the IT block.

**Condition flags**

These instructions do not change the flags.

```assembly
LDR   R0, LookUpTable   ; Load R0 with a word of data from an address labelled as LookUpTable.
LDRSB R7, localdata     ; Load a byte value from an address labelled as localdata, sign extend it to a word value, and put it in R7.
```

**3.12.6 LDM and STM**

Load and Store Multiple registers.

```assembly
op{addr_mode}{cond} Rn!, reglist
```

Where:

- `op` is one of:
  - **LDM** Load Multiple registers.
  - **STM** Store Multiple registers.
- `addr_mode` is any one of the following:
  - **IA** Increment address After each access. This is the default.
  - **DB** Decrement address Before each access.
- `cond` is an optional condition code.
Rn

Is the register on which the memory addresses are based.

!

Is an optional write-back suffix. If ! is present the final address, that is loaded from or stored to, is written back into Rn.

reglist

Is a list of one or more registers to be loaded or stored, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range.

LDMIA and LDMFD are synonyms for LDM. LDMFD refers to its use for popping data from Full Descending stacks.

LDMEA is a synonym for LDMEB, and refers to its use for popping data from Empty Ascending stacks.

STMIA and STMEA are synonyms for STM. STMEA refers to its use for pushing data onto Empty Ascending stacks.

STMFD is a synonym for STMEB, and refers to its use for pushing data onto Full Descending stacks.

Operation

LDM instructions load the registers in reglist with word values from memory addresses based on Rn.
STM instructions store the word values in the registers in reglist to memory addresses based on Rn.

For LDM, LDMIA, LDMFD, STM, STMIA, and STMEA the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn + 4 * (n-1), where n is the number of registers in reglist. The accesses happen in order of increasing register numbers, with the lowest numbered register using the lowest memory address and the highest number register using the highest memory address. If the write-back suffix is specified, the value of Rn + 4 * (n-1) is written back to Rn.

For LDMEB, LDMEA, STMDB, and STMFD the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn - 4 * (n-1), where n is the number of registers in reglist. The accesses happen in order of decreasing register numbers, with the highest numbered register using the highest memory address and the lowest number register using the lowest memory address. If the write-back suffix is specified, the value of Rn - 4 * (n-1) is written back to Rn.

The PUSH and POP instructions can be expressed in this form.

Restrictions

In these instructions:

• Rn must not be PC.
• reglist must not contain SP.
• In any STM instruction, reglist must not contain PC.
• In any LDM instruction, reglist must not contain PC if it contains LR.
• reglist must not contain Rn if you specify the write-back suffix.

When PC is in reglist in an LDM instruction:

• Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfword-aligned address
• If the instruction is conditional, it must be the last instruction in the IT block.

Condition flags

These instructions do not change the flags.

Incorrect examples

STM R5!, (R5,R4,R9) ; Value stored for R5 is unpredictable.
LDM R2, {} ; There must be at least one register in the list.
3.12.7 PLD
Preload Data.

\[
\text{PLD}\{\text{cond}\} [Rn \text{, } \text{imm}]; \text{Immediate} \\
\text{PLD}\{\text{cond}\} [Rn, Rm \text{, } \text{LSL } \#\text{shift}]; \text{Register} \\
\text{PLD}\{\text{cond}\} \text{ label}; \text{Literal} \\
\text{Where:}
\]

\text{cond} 

Is an optional condition code.

\text{Rn} 

Is the base register.

\text{imm} 

Is the + or - immediate offset used to form the address. This offset can be omitted, meaning an offset of 0.

\text{Rm} 

Is the optionally shifted offset register.

\text{shift} 

Specifies the shift to apply to the value read from \text{<Rm>}, in the range 0-3. If this option is omitted, a shift by 0 is assumed.

\text{label} 

The label of the literal item that is likely to be accessed in the near future.

\text{Operation} 

PLD signals the memory system that data memory accesses from a specified address are likely in the near future. If the address is cacheable then the memory system responds by pre-loading the cache line containing the specified address into the data cache. If the address is not cacheable, or the data cache is disabled, this instruction behaves as no operation.

\text{Restrictions} 

There are no restrictions.

\text{Condition flags} 

These instructions do not change the flags.

3.12.8 PUSH and POP
Push registers onto, and pop registers off a full-descending stack.

\[
\text{PUSH}\{\text{cond}\} \text{ reglist} \\
\text{POP}\{\text{cond}\} \text{ reglist} \\
\text{Where:}
\]

\text{cond} 

Is an optional condition code.

\text{reglist} 

Is a non-empty list of registers, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range.

\text{PUSH} and \text{POP} are synonyms for \text{STMDB} and \text{LDM} (or \text{LDMIA}) with the memory addresses for the access based on \text{SP}, and with the final address for the access written back to the \text{SP}. \text{PUSH} and \text{POP} are the preferred mnemonics in these cases.
Operation

**PUSH** stores registers on the stack, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

**POP** loads registers from the stack, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

**PUSH** uses the value in the SP register minus four as the highest memory address, **POP** uses the value in the SP register as the lowest memory address, implementing a full-descending stack. On completion, **PUSH** updates the SP register to point to the location of the lowest store value, **POP** updates the SP register to point to the location above the highest location loaded.

If a **POP** instruction includes PC in its reglist, a branch to this location is performed when the POP instruction has completed. Bit[0] of the value read for the PC is used to update the APSR T-bit. This bit must be 1 to ensure correct operation.

Restrictions

In these instructions:

- **reglist** must not contain SP.
- For the **PUSH** instruction, **reglist** must not contain PC.
- For the **POP** instruction, **reglist** must not contain PC if it contains LR.

When PC is in **reglist** in a **POP** instruction:

- Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfword-aligned address.
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition flags

These instructions do not change the flags.

3.12.9 **LDA and STL**

**Load-Acquire and Store-Release.**

\[ \text{op}\{\text{type}\}\text{\{cond\} \text{Rt,}[\text{Rn}]\} \]

Where:

- **op**
  - Is one of:
    - LDA
      - Load-Acquire Register.
    - STL
      - Store-Release Register.

- **type**
  - Is one of:
    - B
      - Unsigned byte, zero extend to 32 bits on loads.
    - H
      - Unsigned halfword, zero extend to 32 bits on loads.
cond

Is an optional condition code.

Rt

Is the register to load or store.

Rn

Is the register on which the memory address is based.

Operation

LDA, LDAB, and LDAR loads word, byte, and halfword data respectively from a memory address. If any loads or stores appear after a load-acquire in program order, then all observers are guaranteed to observe the load-acquire before observing the loads and stores. Loads and stores appearing before a load-acquire are unaffected.

STL, STLB, and STLH stores word, byte, and halfword data respectively to a memory address. If any loads or stores appear before a store-release in program order, then all observers are guaranteed to observe the loads and stores before observing the store-release. Loads and stores appearing after a store-release are unaffected. In addition, if a store-release is followed by a load-acquire, each observer is guaranteed to observe them in program order.

There is no requirement that a load-acquire and store-release be paired.

All store-release operations are multi-copy atomic, meaning that in a multiprocessing system, if one observer observes a write to memory because of a store-release operation, then all observers observe it. Also, all observers observe all such writes to the same location in the same order.

Restrictions

The address specified must be naturally aligned, or an alignment fault is generated.

The PC must not use SP for Rt.

Condition flags

These instructions do not change the flags.

3.12.10 LDREX and STREX

Load and Store Register Exclusive.

LDREX{cond} Rt, [Rn {, #offset}]

STREX{cond} Rd, Rt, [Rn {, #offset}]

LDREXB{cond} Rt, [Rn]

STREXB{cond} Rd, Rt, [Rn]

LDREXH{cond} Rt, [Rn]

STREXH{cond} Rd, Rt, [Rn]

Where:

cond

Is an optional condition code.

Rd

Is the destination register for the returned status.

Rt

Is the register to load or store.

Rn

Is the register on which the memory address is based.

offset

Is an optional offset applied to the value in Rn. If offset is omitted, the address is the value in Rn.
Operation

LDREX, LDREXB, and LDREXH load a word, byte, and halfword respectively from a memory address.

STREX, STREXB, and STREXH attempt to store a word, byte, and halfword respectively to a memory address. The address used in any Store-Exclusive instruction must be the same as the address in the most recently executed Load-exclusive instruction. The value stored by the Store-Exclusive instruction must also have the same data size as the value loaded by the preceding Load-exclusive instruction. This means software must always use a Load-exclusive instruction and a matching Store-Exclusive instruction to perform a synchronization operation.

If a Store-Exclusive instruction performs the store, it writes 0 to its destination register. If it does not perform the store, it writes 1 to its destination register. If the Store-Exclusive instruction writes 0 to the destination register, it is guaranteed that no other process in the system has accessed the memory location between the Load-exclusive and Store-Exclusive instructions.

For reasons of performance, keep the number of instructions between corresponding Load-Exclusive and Store-Exclusive instruction to a minimum.

Note: The result of executing a Store-Exclusive instruction to an address that is different from that used in the preceding Load-Exclusive instruction is unpredictable.

Restrictions

In these instructions:
- Do not use PC.
- Do not use SP for Rd and Rt.
- For STREX, Rd must be different from both Rt and Rn.
- The value of offset must be a multiple of four in the range 0-1020.

Condition flags

These instructions do not change the flags.

```assembly
MOV     R1, #0x1            ; Initialize the 'lock taken' value
try
LDREX   R0, [LockAddr]      ; Load the lock value
CMP     R0, #0              ; Is the lock free?
ITT     EQ                  ; ITT instruction for STREXEQ and CMPEQ
STREXEQ R0, R1, [LockAddr]  ; Try and claim the lock
CMPEQ   R0, #0              ; Did this succeed?
BNE     try                 ; No - try again
....                        ; Yes - we have the lock.
```

3.12.11 LDAEX and STLEX

Load-Acquire and Store Release Exclusive.

```assembly
op{type} Rt, [Rn]
```

Where:

- op

  Is one of:

LDAEX
  Load Register.

STLEX
  Store Register.
type

Is one of:

B
Unsigned byte, zero extend to 32 bits on loads.

H
Unsigned halfword, zero extend to 32 bits on loads.

cond

is an optional condition code.

Rd

is the destination register for the returned status.

Rt

is the register to load or store.

Rn

is the register on which the memory address is based.

Operation

Load Register Exclusive calculates an address from a base register value and an immediate offset, loads a word from memory, writes it to a register and:

• If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing core in a global monitor.
• Causes the core that executes to indicate an active exclusive access in the local monitor.
• If any loads or stores appear after LDAEX in program order, then all observers are guaranteed to observe the LDAEX before observing the loads and stores. Loads and stores appearing before LDAEX are unaffected.

Store Register Exclusive calculates an address from a base register value and an immediate offset, and stores a word from a register to memory If the executing core has exclusive access to the memory addressed:

• Rd is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the Rd field. The value returned is:

  0 If the operation updates memory.
  1 If the operation fails to update memory.

• If any loads or stores appear before STLEX in program order, then all observers are guaranteed to observe the loads and stores before observing the store-release. Loads and stores appearing after STLEX are unaffected.

Note: All store-release operations are multi-copy atomic.

Restrictions

In these instructions:

• Do not use PC.
• Do not use SP for Rd and Rt.
• For STLEX, Rd must be different from both Rt and Rn.

Condition flags

These instructions do not change the flags.
```assembly
lock
    MOV R1, #0x1        ; Initialize the 'lock taken' value try
    LDAEX R0, [LockAddr] ; Load the lock value
    CMP R0, #0          ; Is the lock free?
    BNE try             ; No – try again
    STREX R0, R1, [LockAddr] ; Try and claim the lock
    CMP R0, #0          ; Did this succeed?
    BNE try             ; No – try again
    ; Yes – we have the lock.

unlock
    MOV r1, #0
    STL r1, [r0]
```

3.12.12 CLREX

Clear Exclusive.

CLREX[cond]

Where:

`cond`

Is an optional condition code.

Operation

Use CLREX to make the next STREX, STREXB, or STREXH instruction write 1 to its destination register and fail to perform the store. CLREX enables compatibility with other Arm Cortex processors that have to force the failure of the store exclusive if the exception occurs between a load-exclusive instruction and the matching store-exclusive instruction in a synchronization operation. In Cortex-M processors, the local exclusive access monitor clears automatically on an exception boundary, so exception handlers using CLREX are optional.

Condition flags

This instruction does not change the flags.
4 Cortex®-M33 peripherals

4.1 About the Cortex®-M33 peripherals

The address map of the Private peripheral bus (PPB) is:

<table>
<thead>
<tr>
<th>Address</th>
<th>Core peripheral</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000E000-0xE000E00F</td>
<td>System control and ID registers</td>
<td>Includes the Interrupt Controller Type and Auxiliary Control registers</td>
</tr>
<tr>
<td>0xE000ED00-0xE000ED8F</td>
<td>Section 4.3 System Control Block</td>
<td></td>
</tr>
<tr>
<td>0xE000EEFF</td>
<td>Debug registers in the SCS</td>
<td></td>
</tr>
<tr>
<td>0xE000EF00-0xE000EF8F</td>
<td>Includes the SW Trigger Interrupt Register</td>
<td></td>
</tr>
<tr>
<td>0xE000E010-0xE000E0FF</td>
<td>System timer</td>
<td>Section 4.4 System timer, SysTick</td>
</tr>
<tr>
<td>0xE000E100-0xE000ECFF</td>
<td>Nested Vectored Interrupt Controller registers</td>
<td>Section 4.2 Nested Vectored Interrupt Controller</td>
</tr>
<tr>
<td>0xE000E0D00-0xE000EDEF</td>
<td>Security Attribution Unit</td>
<td>Section 4.5.1 Security Attribution Unit</td>
</tr>
<tr>
<td>0xE000ED90-0xE000EDB8</td>
<td>Memory Protection Unit</td>
<td>Section 4.5.9 Memory Protection Unit</td>
</tr>
<tr>
<td>0xE000EF30-0xE000EF44</td>
<td>Floating-Point Unit</td>
<td>Section 4.6 Floating-Point Unit</td>
</tr>
</tbody>
</table>

1. Software can read the MPU Type Register at 0xE000ED90 to test for the presence of a Memory Protection Unit (MPU).

- The register type is described as follows:
  - **RW**: Read and write.
  - **RO**: Read-only.
  - **WO**: Write-only.
  - **RAZ**: Read As Zero.
  - **WI**: Write Ignored.

- The required privilege gives the privilege level that is required to access the register, as follows:
  - **Privileged**: Only privileged software can access the register.
  - **Unprivileged**: Both unprivileged and privileged software can access the register.

Note: Attempting to access a privileged register from unprivileged software results in a BusFault.

4.2 Nested Vectored Interrupt Controller

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 1-480 interrupts.
- A programmable priority level of 0-255. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority. In Non-secure state, the priority also depends on the value of AIRCR.PRIS.A programmable priority level of 0-255. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Level and pulse detection of interrupt signals.
- Interrupt tail-chaining.
- An external Non-Maskable Interrupt (NMI).
Late arriving interrupts.
The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling.

The following table shows the hardware implementation of NVIC registers. In an implementation with the Security Extension, register fields that are associated with interrupts designated as Secure in the ITNS register are always RAZ/WI if accessed from Non-secure state.

### Table 49. NVIC registers summary

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Required privilege</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000E100-0xE000E13C</td>
<td>NVIC_ISER0-NVIC_ISER15</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.2.2 Interrupt Set Enable Registers</td>
</tr>
<tr>
<td>0xE000E180-0xE000E1BC</td>
<td>NVIC_ICER0-NVIC_ICER15</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.2.3 Interrupt Clear Enable Registers</td>
</tr>
<tr>
<td>0xE000E200-0xE000E23C</td>
<td>NVIC_ISPR0-NVIC_ISPR15</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.2.4 Interrupt Set Pending Registers - Cortex-M33</td>
</tr>
<tr>
<td>0xE000E280-0xE000E2BC</td>
<td>NVIC_ICPR0-NVIC_ICPR15</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.2.8 Interrupt Clear Pending Registers</td>
</tr>
<tr>
<td>0xE000E300-0xE000E33C</td>
<td>NVIC_IABR0-NVIC_IABR15</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.2.5 Interrupt Active Bit Registers</td>
</tr>
<tr>
<td>0xE000E380-0xE000E3BC</td>
<td>NVIC_ITNS0-NVIC_ITNS15</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.2.6 Interrupt Target Non-secure Registers.</td>
</tr>
<tr>
<td>0xE000E400-0xE000E5DC</td>
<td>NVIC_IPR0-NVIC_IPR119</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.2.7 Interrupt Priority Registers</td>
</tr>
<tr>
<td>0xE000EF00</td>
<td>STIR</td>
<td>WO</td>
<td>Configurable</td>
<td>0x00000000</td>
<td>Section 4.2.9 Software Trigger Interrupt Register</td>
</tr>
</tbody>
</table>

1. ITNS is RAZ/WI from the Non-Secure state.
2. See the register description for more information.

### 4.2.1 Accessing the NVIC registers using CMSIS

CMSIS functions enable software portability between different Cortex-M profile processors.

To access the NVIC registers when using CMSIS, use the following functions:

### Table 50. CMSIS access NVIC functions

<table>
<thead>
<tr>
<th>CMSIS function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>void NVIC_SetPriorityGrouping (uint32_t PriorityGroup)</td>
<td>Set priority grouping</td>
</tr>
<tr>
<td>uint32_t NVIC_GetPriorityGrouping (void)</td>
<td>Read the priority grouping</td>
</tr>
<tr>
<td>void NVIC_EnableIRQ (IRQn_Type IRQn)</td>
<td>Enable a device-specific interrupt</td>
</tr>
<tr>
<td>uint32_t NVIC_GetEnableIRQ (IRQn_Type IRQn)</td>
<td>Get a device-specific interrupt enable status.</td>
</tr>
<tr>
<td>void NVIC_DisableIRQ (IRQn_Type IRQn)</td>
<td>Disable a device-specific interrupt</td>
</tr>
<tr>
<td>uint32_t NVIC_GetPendingIRQ (IRQn_Type IRQn)</td>
<td>Get the pending device-specific interrupt</td>
</tr>
<tr>
<td>void NVIC_SetPendingIRQ (IRQn_Type IRQn)</td>
<td>Set a device-specific interrupt to pending</td>
</tr>
<tr>
<td>void NVIC_ClearPendingIRQ (IRQn_Type IRQn)</td>
<td>Clear a device-specific interrupt from pending</td>
</tr>
<tr>
<td>uint32_t NVIC_GetActive (IRQn_Type IRQn)</td>
<td>Get the device-specific interrupt active</td>
</tr>
<tr>
<td>void NVIC_SetPriority (IRQn_Type IRQn, uint32_t priority)</td>
<td>Set the priority for an interrupt</td>
</tr>
</tbody>
</table>
# CMSIS function

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32_t NVIC_GetPriority (IRQn_Type IRQn)</td>
<td>Get the priority of an interrupt</td>
</tr>
<tr>
<td>uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t *pSubPriority)</td>
<td>Encodes priority</td>
</tr>
<tr>
<td>void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)</td>
<td>Decode the interrupt priority</td>
</tr>
<tr>
<td>uint32_t NVIC_GetVector (IRQn_Type IRQn)</td>
<td>Read interrupt vector</td>
</tr>
<tr>
<td>void NVIC_SetVector (IRQn_Type IRQn, uint32_t vector)</td>
<td>Modify interrupt vector</td>
</tr>
<tr>
<td>void NVIC_SystemReset (void)</td>
<td>Reset the system</td>
</tr>
<tr>
<td>uint32_t NVIC_GetTargetState (IRQn_Type IRQn)</td>
<td>Get interrupt target state</td>
</tr>
<tr>
<td>uint32_t NVIC_SetTargetState (IRQn_Type IRQn)</td>
<td>Set interrupt target state</td>
</tr>
<tr>
<td>uint32_t NVIC_ClearTargetState (IRQn_Type IRQn)</td>
<td>Clear interrupt target state</td>
</tr>
</tbody>
</table>

**Note:** The input parameter `IRQn` is the IRQ number. For more information on CMSIS NVIC functions, see [http://arm-software.github.io/CMSIS_5/Core/html/group__NVIC__gr.html](http://arm-software.github.io/CMSIS_5/Core/html/group__NVIC__gr.html)

## 4.2.2 Interrupt Set Enable Registers

The NVIC_ISER0-NVIC_ISER15 registers enable interrupts, and show which interrupts are enabled.

See the register summary in Section 4.2 Nested Vectored Interrupt Controller for the register attributes.

These registers are not banked between Security states. The register bits can be RAZ/WI depending on the value of NVIC_ITNS.

The bit assignments are:

![SETENA](setena.png)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
</table>
| [31:0] | SETENA. | Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n + m to be accessed. Write:  
| | 0 | No effect.  
| | 1 | Enable interrupt 32n+m.  
| Read: | 0 | Interrupt 32n+m disabled.  
| | 1 | Interrupt 32n+m enabled. |

Table 51. NVIC_ISERn bit assignments

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

The register bits can be RAZ/WI depending on the value of NVIC_ITNS.
4.2.3 Interrupt Clear Enable Registers

The NVIC_ICER0-NVIC_ICER15 registers disable interrupts, and show which interrupts are enabled. See the register summary in Section 4.2 Nested Vectored Interrupt Controller for the register attributes. The register bits can be RAZ/WI from Non-secure state depending on the value of NVIC_ITNS. These registers are not banked between Security states. The bit assignments are:

![CLRENA Bit Assignments](image)

**Table 52. NVIC_ICERn bit assignments**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>CLRENA</td>
<td>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed. Write: 0 No effect. 1 Disable interrupt 32n+m. Read: 0 Interrupt 32n+m disabled. 1 Interrupt 32n+m enabled.</td>
</tr>
</tbody>
</table>

4.2.4 Interrupt Set Pending Registers - Cortex-M33

The NVIC_ISPR0-NVIC_ISPR15 registers force interrupts into the pending state, and shows which interrupts are pending. See the register summary in Section 4.2 Nested Vectored Interrupt Controller for the register attributes. The register bits can be RAZ/WI from Non-secure state depending on the value of NVIC_ITNS. These registers are not banked between Security states. The bit assignments are:

![SETPEND Bit Assignments](image)

**Table 53. NVIC_ISPRn bit assignments**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>SETPEND</td>
<td>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed. Write: 0 No effect. 1 Pend interrupt 32n + m. Read: 0 Interrupt 32n + m is not pending. 1 Interrupt 32n + m pending.</td>
</tr>
</tbody>
</table>
Note: Writing 1 to the NVIC_ISPR bit corresponding to:
• An interrupt that is pending has no effect.
• A disabled interrupt sets the state of that interrupt to pending.

4.2.5 Interrupt Active Bit Registers
The NVIC_IABR0-NVIC_IABR15 registers indicate the active state of each interrupt. See the register summary in Section 4.2 Nested Vectored Interrupt Controller for the register attributes. The register bits can be RAZ/WI depending on the value of NVIC_ITNS. These registers are not banked between Security states. The bit assignments are:

```
 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ACTIVE
```

Table 54. NVIC_IABRn bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>ACTIVE</td>
<td>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>The interrupt is not active.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>The interrupt is active.</td>
</tr>
</tbody>
</table>

4.2.6 Interrupt Target Non-secure Registers
The NVIC_ITNS0-NVIC_ITNS15 determine, for each group of 32 interrupts, whether each interrupt targets Non-secure or Secure state. Otherwise, this register is RAZ/WI. See the register summary in Section 4.2 Nested Vectored Interrupt Controller for the register attributes. This register is accessible from Secure state only. The bit assignments are:

```
 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ITNS
```

Table 55. NVIC_ITNSn bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>ITNS</td>
<td>Interrupt Targets Non-secure bits. For ITNS[m] in NVIC_ITNSn, this field indicates and allows modification of the target Security state for interrupt 32n+m.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>The interrupt targets Secure state.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>The interrupt targets Non-secure state.</td>
</tr>
</tbody>
</table>

4.2.7 Interrupt Priority Registers
The NVIC_IPR0-NVIC_IPR119 registers provide an 8-bit priority field for each interrupt. These registers are word, halfword, and byte accessible. See the register summary in Section 4.2 Nested Vectored Interrupt Controller for their attributes. Each register holds four priority fields as shown:
Table 56. NVIC_IPRn bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>Priority, byte offset 3</td>
<td>Each priority field holds a priority value. The priority depends on the value of PRIS for exceptions targeting the Non-secure state. If the processor implements fewer than 8 bits of priority, then the least significant bits of this field are res0. Each priority field holds a priority value. The lower the value, the greater the priority of the corresponding interrupt. If the processor implements fewer than 8 bits of priority, then the least significant bits of this field are res0.</td>
</tr>
<tr>
<td>[23:16]</td>
<td>Priority, byte offset 2</td>
<td></td>
</tr>
<tr>
<td>[15:8]</td>
<td>Priority, byte offset 1</td>
<td></td>
</tr>
<tr>
<td>[7:0]</td>
<td>Priority, byte offset 0</td>
<td></td>
</tr>
</tbody>
</table>

See Section 4.2.1 Accessing the NVIC registers using CMSIS for more information about the access to the interrupt priority array, which provides the software view of the interrupt priorities.

Find the NVIC_IPR number and byte offset for interrupt M as follows:

- The corresponding NVIC_IPR number, N, is given by $N = M \div 4$.
- The byte offset of the required Priority field in this register is $M \mod 4$, where:
  - Byte offset 0 refers to register bits[7:0].
  - Byte offset 1 refers to register bits[15:8].
  - Byte offset 2 refers to register bits[23:16].
  - Byte offset 3 refers to register bits[31:24].

Priority values depend on the value of PRIS.

The register bits can be RAZ/WI depending on the value of NVIC_ITNS.

These registers are not banked between Security states.

### 4.2.8 Interrupt Clear Pending Registers

The NVIC_ICPR0-NVIC_ICPR15 registers remove the pending state from interrupts, and shows which interrupts are pending.

See the register summary in Section 4.2 Nested Vectored Interrupt Controller for the register attributes.

The register bits can be RAZ/WI depending on the value of NVIC_ITNS.

These registers are not banked between Security states.

The bit assignments are:
Table 57. NVIC_ICPRn bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>CLRPEND</td>
<td>Interrupt clear-pending bits.</td>
</tr>
<tr>
<td>Write:</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Read:</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.

4.2.9 Software Trigger Interrupt Register

Write to the STIR to generate an interrupt from software. When the USERSETPEND bit in the CCR is set to 1, unprivileged software can access the STIR.

Note: Only privileged software can enable unprivileged access to the STIR.

See Section 4.2 Nested Vectored Interrupt Controller for the register attributes. This register is not banked between Security states.

The bit assignments are:

```
+---+---+---+---+---+---+---+---+
| 31| 9 | 8 | 0 |
| RES0| INTID |
```

Table 58. STIR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Field</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:9]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[8:0]</td>
<td>INTID</td>
<td>Interrupt ID of the interrupt to trigger, in the range 0-479. For example, a value of 0x03 specifies interrupt IRQ3.</td>
</tr>
</tbody>
</table>

4.2.10 Level-sensitive and pulse interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure that the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt.

For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. This means that the peripheral can hold the interrupt signal asserted until it no longer requires servicing.

See <reference required> for details of which interrupts are level-sensitive and which are pulsed.

4.2.10.1 Hardware and software control of interrupts

The processor latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is active and the corresponding interrupt is not active.
• The NVIC detects a rising edge on the interrupt signal.
• Software writes to the corresponding Interrupt Set Enable Register bit.

A pending interrupt remains pending until one of the following occurs:
• The processor enters the ISR for the interrupt. This changes the state of the interrupt from pending to active. Then:
  – For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might cause the processor to immediately reenter the ISR. Otherwise, the state of the interrupt changes to inactive.
  – For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed the state of the interrupt changes to pending and active. In this case, when the processor returns from the ISR the state of the interrupt changes to pending, which might cause the processor to immediately reenter the ISR.

If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.

• Software writes to the corresponding Interrupt Clear Pending Register bit.
  For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.
  For a pulse interrupt, state of the interrupt changes to:
  – Inactive, if the state was pending.
  – Active, if the state was active and pending.

4.2.11 NVIC usage hints and tips

Ensure that software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter pending state even if it is disabled. Disabling an interrupt only prevents the processor from taking that interrupt.

Before programming VTOR to relocate the vector table, ensure that the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions like interrupts.

4.2.11.1 NVIC programming hints

Software uses the CPSIE i and CPSID i instructions to enable and disable interrupts.

The CMSIS provides the following intrinsic functions for these instructions:

```c
void __disable_irq(void) // Disable Interrupts
void __enable_irq(void)  // Enable Interrupts
```

In addition, the CMSIS provides functions for NVIC control, listed in Section 4.2.1 Accessing the NVIC registers using CMSIS.

The input parameter IRQn is the IRQ number, see Section 2.4.2 Exception types for more information. For more information about these functions, see the CMSIS documentation.

4.3 System Control Block

The System Control Block (SCB) provides system implementation information and system control that includes configuration, control, and reporting of system exceptions.

The system control block registers are:

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Required privilege</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E000E008</td>
<td>ACTLR</td>
<td>RW</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 4.3.3 Auxiliary Control Register</td>
</tr>
<tr>
<td>E000ED00</td>
<td>CPUID</td>
<td>RO</td>
<td>Privileged</td>
<td>0x410FD214</td>
<td>Section 4.3.4 CPUID Base Register</td>
</tr>
<tr>
<td>E000ED04</td>
<td>ICSR</td>
<td>RW(1)</td>
<td>Privileged</td>
<td>00000000</td>
<td>Section 4.3.5 Interrupt Control and State Register</td>
</tr>
</tbody>
</table>
### Table 60. CPACR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
<tr>
<td>[23:22]</td>
<td>CP11</td>
<td>CP11 Privilege. The value in this field is ignored. If the value of this bit is not programmed to the same value as the CP10 field, then the value is UNKNOWN.</td>
</tr>
<tr>
<td>[21:20]</td>
<td>CP10</td>
<td>CP10 Privilege. Defines the access rights for the floating-point functionality. The possible values of this bit are: 00: All accesses to the FP Extension result in NOCP UsageFault. 01: Unprivileged accesses to the FP Extension result in NOCP UsageFault. 11: Full access to the FP Extension. All other values are reserved.</td>
</tr>
</tbody>
</table>
The features controlled by this field are the execution of any floating-point instruction and access to any floating-point registers D0-D16.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[19:0]</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
</tbody>
</table>

### 4.3.2 Non-secure Access Control Register

The NSACR register defines the Non-secure access permissions for the FPU. See Table 59. Summary of the system control block registers for the NSACR attributes. This field is not banked between Security states.

The NSACR bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:12</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>11</td>
<td>CP11</td>
<td>CP11 access. Enables Non-secure access to the Floating-point Extension. Programming with a different value other than that used for CP10 is UNPREDICTABLE.</td>
</tr>
<tr>
<td>10</td>
<td>CP10</td>
<td>CP10 access. Enables Non-secure access to the Floating-point Extension. 0: Non-secure accesses to the Floating-point Extension generate a NOCP UsageFault. 1: Non-secure access to the Floating-point Extension permitted.</td>
</tr>
<tr>
<td>9:0</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
</tbody>
</table>

#### Table 61. NSACR bit assignments

### 4.3.3 Auxiliary Control Register

The ACTLR provides disable bits for the FPU exception outputs, dual-issue functionality, flushing of the trace output from the ITM and DWT, Exclusive instruction control, out-of-order floating point instructions, and handling interruptible instructions. By default, this register is set to provide optimum performance from the Cortex-M33 processor and does not normally require modification. See Table 59. Summary of the system control block registers for the ACTLR attributes. This register is banked between Security states. The ACTLR bit assignments are:
### Table 62. ACTLR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>-</td>
<td>Reserved, UNK/SBZP</td>
</tr>
<tr>
<td>[29]</td>
<td>EXTEXCLALL</td>
<td>0: Normal operation. Memory requests on Code region AHB (C-AHB) or System AHB (S-AHB) interfaces associated with LDREX and STREX instructions only assert HEXCL and respond to HEXOKAY if the address is shareable. 1: All memory requests on C-AHB or S-AHB interfaces associated with LDREX and STREX instructions assert HEXCL and respond to HEXOKAY irrespective of the shareable attribute associated with the address. Setting EXTEXCLALL allows external exclusive operations to be used in a configuration with no MPU. This is because the default memory map does not include any shareable Normal memory.</td>
</tr>
<tr>
<td>[28:13]</td>
<td>-</td>
<td>Reserved. UNK/SBZP</td>
</tr>
<tr>
<td>[12]</td>
<td>DISITMATBFLUSH</td>
<td>0: Normal operation. 1: ITM and DWT ATB flush disabled. AFVALID is ignored and AFREADY is held HIGH.</td>
</tr>
<tr>
<td>[10]</td>
<td>FPEXCODIS</td>
<td>0: Normal operation. 1: FPU exception outputs are disabled.</td>
</tr>
<tr>
<td>[9]</td>
<td>DISOOFP</td>
<td>0: Normal operation. 1: Floating-point instructions completing out of order are disabled.</td>
</tr>
<tr>
<td>[8:3]</td>
<td>-</td>
<td>Reserved. UNK/SBZP</td>
</tr>
<tr>
<td>[1]</td>
<td>-</td>
<td>Reserved. UNK/SBZP</td>
</tr>
<tr>
<td>[0]</td>
<td>DISMCYCINT</td>
<td>0: Normal operation. 1: Disables interruption of multi-cycle instructions. This increases the interrupt latency of the processor because load, store, multiply, and divide operations complete before interrupt stacking occurs.</td>
</tr>
</tbody>
</table>
4.3.4 CPUID Base Register

The CPUID Base Register contains the processor part number, version, and implementation information. See Table 59. Summary of the system control block registers for the CPUID attributes.

This register is not banked between Security states.

The bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Implementer</td>
<td>Implementer code: 0x41 Arm</td>
</tr>
<tr>
<td>23</td>
<td>Variant</td>
<td>Variant number, the n value in the rpm product revision identifier: 0 Revision 0</td>
</tr>
<tr>
<td>19</td>
<td>Constant</td>
<td>Reads as 0xF</td>
</tr>
<tr>
<td>15</td>
<td>PartNo</td>
<td>Part number of the processor: D21 Cortex-M33</td>
</tr>
<tr>
<td>3</td>
<td>Revision</td>
<td>Revision number, the m value in the rpm product revision identifier: 2 Patch 2.</td>
</tr>
</tbody>
</table>

4.3.5 Interrupt Control and State Register

The ICSR provides a set-pending bit for the non-maskable interrupt exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions.

The ICSR indicates:
- The exception number of the exception being processed.
- Whether there are pre-empted active exceptions.
- The exception number of the highest priority pending exception.
- Whether any interrupts are pending.

See Table 59. Summary of the system control block registers for the ICSR attributes.

This register is banked between Security states on a bit by bit basis.

The ICSR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>PENDNMISET</td>
<td>NMI set-pending bit. Write: 0 No effect.</td>
</tr>
<tr>
<td>29</td>
<td>PENDNMICLR</td>
<td>Reserved for Debug use</td>
</tr>
<tr>
<td>27</td>
<td>PENDSVSET</td>
<td>Reserved for Debug use</td>
</tr>
<tr>
<td>25</td>
<td>PENDSVCLR</td>
<td>Reserved for Debug use</td>
</tr>
<tr>
<td>23</td>
<td>PENDSTSET</td>
<td>Reserved for Debug use</td>
</tr>
</tbody>
</table>

Table 64. ICSR bit assignments with the Security Extension
<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[30]</td>
<td>PENDNMICLR</td>
<td>WO</td>
<td><strong>1</strong> Changes NMI exception state to pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Read:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>0</strong> NMI exception is not pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>1</strong> NMI exception is pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A read of this bit by the NMI exception handler returns 1 only if the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>NMI signal is reasserted while the processor is executing that handler.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If AIRCR.BFHFNMINS is zero this bit is RAZ/WI from Non-secure state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[29]</td>
<td>-</td>
<td>-</td>
<td><strong>Reserved, RES0</strong></td>
</tr>
<tr>
<td>[28]</td>
<td>PENDSVSET</td>
<td>RW</td>
<td><strong>PendSV set-pending bit.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Write:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>0</strong> No effect.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>1</strong> Changes PendSV exception state to pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Read:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>0</strong> PendSV exception is not pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>1</strong> PendSV exception is pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Writing 1 to this bit is the only way to set the PendSV exception state</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>to pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[27]</td>
<td>PENDSVCLR</td>
<td>WO</td>
<td><strong>PendSV clear-pending bit.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Write:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>0</strong> No effect.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>1</strong> Removes the pending state from the PendSV exception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[26]</td>
<td>PENDSTSET</td>
<td>RW</td>
<td><strong>SysTick exception set-pending bit.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Write:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>0</strong> No effect.</td>
</tr>
<tr>
<td>Bits</td>
<td>Name</td>
<td>type</td>
<td>Function</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>------</td>
<td>--------------------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Write:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  No effect.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  Removes the pending state from the SysTick exception.</td>
</tr>
<tr>
<td>[24]</td>
<td>STTNS</td>
<td>RO</td>
<td>This bit is WO. On a register read, its value is UNKNOWN.</td>
</tr>
<tr>
<td>[23]</td>
<td>Reserved for Debug use</td>
<td>RO</td>
<td>This bit is reserved for Debug use and reads-as-zero when the processor is not in Debug.</td>
</tr>
<tr>
<td>[22]</td>
<td>ISRPENDING</td>
<td>RO</td>
<td>Interrupt pending flag, excluding NMI and Faults:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  Interrupt not pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  Interrupt not pending.</td>
</tr>
<tr>
<td>[21]</td>
<td>-</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[20:12]</td>
<td>VECTPENDING</td>
<td>RO</td>
<td>Indicates the exception number of the highest priority pending enabled exception:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  No pending exceptions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Nonzero  The exception number of the highest priority pending enabled exception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The value that this field indicates includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This field is not banked between Security states.</td>
</tr>
<tr>
<td>[11]</td>
<td>RETTOBASE</td>
<td>RO</td>
<td>Indicates whether there are pre-empted active exceptions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  There are pre-empted active exceptions to execute.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  There are no active exceptions, or the currently executing exception is the only active exception.</td>
</tr>
<tr>
<td>[10:9]</td>
<td>-</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[8:0]</td>
<td>VECTACTIVE(1)</td>
<td>RO</td>
<td>Contains the active exception number:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  Thread mode.</td>
</tr>
<tr>
<td>Bits</td>
<td>Name</td>
<td>type</td>
<td>Function</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>------</td>
<td>----------</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The exception number (^1) of the currently active exception.</td>
</tr>
</tbody>
</table>

Note:
Subtract 16 from this value to obtain the CMSIS IRQ number required to index into the Interrupt Clear-Enable, Set-Enable, Clear-Pending, Set-Pending, or Priority Registers, see Section 2.1.3.6.2 Interrupt Program Status Register.
This field is not banked between Security states.

1. This is the same value as IPSR bits[8:0], see Section 2.1.3.6.2 Interrupt Program Status Register

When you write to the ICSR, the effect is unpredictable if you:
- Write 1 to the PENDSVSET bit and write 1 to the PENDSVCLR bit.
- Write 1 to the PENDSTSET bit and write 1 to the PENDSTCLR bit.

4.3.6 Vector Table Offset Register

The VTOR indicates the offset of the vector table base address from memory address 00000000. See Table 59. Summary of the system control block registers for the VTOR attributes.
This register is not banked between Security states.
The VTOR bit assignments are:

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>7</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TBLOFF</td>
<td>RES0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 65. VTOR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:7]</td>
<td>TBLOFF</td>
<td>Vector table base offset field. It contains bits[29:7] of the offset of the table base from the bottom of the memory map. &lt;See the configurable information after this table for information about the configuration of this field and the [6:0] field that follows.&gt;</td>
</tr>
<tr>
<td>[6:0]</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
</tbody>
</table>

When setting TBLOFF, you must align the offset to the number of exception entries in the vector table. <Configure the next statement to give the information required for your implementation, the statement reminds you of how to determine the alignment requirement.> The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if you require 21 interrupts, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

Note: Table alignment requirements mean that bits[6:0] of the table offset are always zero.

4.3.7 Application Interrupt and Reset Control Register

The AIRCR provides sets or returns interrupt control and reset configuration. See Table 59. Summary of the system control block registers for the AIRCR attributes.
To write to this register, you must write 0x5FA to the VECTKEY field, otherwise the processor ignores the write.
This register is banked between Security states on a bit by bit basis.
The AIRCR bit assignments are:
Table 66. AIRCR bit assignments without the Security Extension

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>type</th>
<th>Function</th>
</tr>
</thead>
</table>
| [31:16]  | Read: VECTKEYSTAT Write: VECTKEY | RW   | Register key: 
Reads as 0xFA05. 
On writes, write 0x5FA to VECTKEY, otherwise the write is ignored. |
| [15]     | ENDIANNESS    | RO   | Data endianness bit: 
0       Little-endian. |
| [14]     | PRIS          | RAZ/WI | - |
| [13]     | BFHFNMIN      | RAZ/WI | - |
| [12:11]  | -             | -    | Reserved, RES0 |
| [10:8]   | PRIGROUP      | RW   | Interrupt priority grouping field. This field 
determines the split of group priority from 
subpriority, see Section 4.3.7.1 Binary point. |
| [7:4]    | -             | -    | Reserved, RES0 |
| [3]      | SYSRESETREQS  | RAZ/WI | - |
| [2]      | SYSRESETREQ   | RAZ/WI | - |
| [1]      | VECTCLRACTIVE | WO   | Reserved for Debug use. This bit reads as 0. When writing to the register you 
must write 0 to this bit, otherwise behavior is UNPREDICTABLE. |
| [0]      | -             | -    | Reserved, RES0 |

Table 67. AIRCR bit assignments with the Security Extension

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>type</th>
<th>Function</th>
</tr>
</thead>
</table>
| [31:16]  | Read: VECTKEYSTAT Write: VECTKEY | RW   | Register key: 
Reads as 0xFA05. 
On writes, write 0x5FA to VECTKEY, otherwise the write is ignored. 
This Field is not banked between Security states. |
| [15]     | ENDIANNESS    | RO   | Data endianness bit: 
0       Little-endian. 
This bit is not banked between Security states. |
<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[14]</td>
<td>PRIS</td>
<td>RW from Secure state and RAZ/WI from Non-secure state. RAZ/WI</td>
<td>Prioritize Secure exceptions. The value of this bit defines whether Secure exception priority boosting is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Priority ranges of Secure and Non-secure exceptions are identical.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Non-secure exceptions are de-prioritized.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[13]</td>
<td>BFHFNMINS</td>
<td>RW from Secure-state and RO from Non-secure state. RAO/WI</td>
<td>BusFault, HardFault, and NMI Non-secure enable. The value of this bit defines whether BusFault and NMI exceptions are Non-secure, and whether exceptions target the Non-secure HardFault exception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The possible values are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 BusFault, HardFault, and NMI are Secure.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit resets to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[12:11]</td>
<td>-</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[10:8]</td>
<td>PRIGROUP</td>
<td>RW</td>
<td>Interrupt priority grouping field. This field determines the split of group priority from subpriority, see Section 4.3.7.1 Binary point.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[7:4]</td>
<td>-</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[3]</td>
<td>SYSRESETREQS</td>
<td>RW from Secure State and RAZ/WI from Non-secure state. RAZ/WI</td>
<td>System reset request, Secure state only. The value of this bit defines whether the SYSRESETREQ bit is functional for Non-secure use:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 SYSRESETREQ functionality is available to both Security states.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 SYSRESETREQ functionality is only available to Secure state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit resets to zero on a Warm reset.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[2]</td>
<td>SYSRESETREQ</td>
<td>RW if SYSRESETREQS is 0.</td>
<td>System reset request. This bit allows software or a debugger to request a system reset:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Do not request a system reset.</td>
</tr>
</tbody>
</table>
### 4.3.7.1 Binary point

The PRIGROUP field indicates the position of the binary point that splits the PRI_n fields in the Interrupt Priority Registers into separate group priority and subpriority fields. The following table shows how the PRIGROUP value controls this split. (If you implement fewer than 8 priority bits you might require more explanation here, and want to remove invalid rows from the table, and modify the entries in the number of columns.)

<table>
<thead>
<tr>
<th>PRIGROUP</th>
<th>Binary point(1)</th>
<th>Group priority bits</th>
<th>Subpriority bits</th>
<th>Group priorities</th>
<th>Subpriorities</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b000</td>
<td>bxxxxxxx.y</td>
<td>[7:1]</td>
<td>[0]</td>
<td>128</td>
<td>2</td>
</tr>
<tr>
<td>0b001</td>
<td>bxxxxxy.y</td>
<td>[7:2]</td>
<td>[1:0]</td>
<td>64</td>
<td>4</td>
</tr>
<tr>
<td>0b010</td>
<td>bxxxxxy.yyy</td>
<td>[7:3]</td>
<td>[2:0]</td>
<td>32</td>
<td>8</td>
</tr>
<tr>
<td>0b011</td>
<td>bxxx.yyyyy</td>
<td>[7:4]</td>
<td>[3:0]</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>0b100</td>
<td>bxx.yyyyyy</td>
<td>[7:5]</td>
<td>[4:0]</td>
<td>8</td>
<td>32</td>
</tr>
<tr>
<td>0b101</td>
<td>bxyyyyyyyyy</td>
<td>[7:6]</td>
<td>[5:0]</td>
<td>4</td>
<td>64</td>
</tr>
<tr>
<td>0b110</td>
<td>bx.yyyyyyyyy</td>
<td>[7]</td>
<td>[6:0]</td>
<td>2</td>
<td>128</td>
</tr>
<tr>
<td>0b111</td>
<td>b.yyyyyyyyyy</td>
<td>None</td>
<td>[7:0]</td>
<td>1</td>
<td>256</td>
</tr>
</tbody>
</table>

1. PRI_n[7:0] field showing the binary point. x denotes a group priority field bit, and y denotes a subpriority field bit.

**Note:** Determining pre-emption of an exception uses only the group priority field.

### 4.3.8 System Control Register

The SCR controls features of entry to and exit from low-power state. See Section 4.3 System Control Block for the SCR attributes.

This register is banked between Security states on a bit by bit basis. The bit assignments are:

![System Control Block Diagram]
### Table 69. AIRCR bit assignments with the Security Extension

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5]</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[4]</td>
<td>SEVONPEND</td>
<td>Send Event on Pending bit:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only enabled interrupts or events can wakeup the processor, disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>interrupts are excluded.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only enabled interrupts or events can wakeup the processor, disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>interrupts are excluded.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Enabled events and all interrupts, including disabled interrupts, can</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wakeup the processor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When an event or interrupt enters pending state, the event signal wakes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>up the processor from WFE. If the processor is not waiting for an event,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the event is registered and affects the next WFE.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The processor also wakes up on execution of an SEV instruction or an</td>
</tr>
<tr>
<td></td>
<td></td>
<td>external event.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[3]</td>
<td>SLEEPDEEPS</td>
<td>Controls whether the SLEEPDEEP bit is only accessible from the Secure</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The SLEEPDEEP bit accessible from both Security states.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The SLEEPDEEP bit behaves as RAZ/WI when accessed from the Non-secure</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is only accessible from the Secure state, and behaves as RAZ/WI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>when accessed from the Nonsecure state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[2]</td>
<td>SLEEPDEEP</td>
<td>Controls whether the processor uses sleep or deep sleep as its low-power</td>
</tr>
<tr>
<td></td>
<td></td>
<td>mode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Sleep</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Deep sleep</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[1]</td>
<td>SLEEPONEXIT</td>
<td>Indicates sleep-on-exit when returning from Handler mode to Thread mode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Do not sleep when returning to Thread mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Enter sleep, or deep sleep, on return from an ISR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Setting this bit to 1 enables an interrupt driven application to avoid</td>
</tr>
<tr>
<td></td>
<td></td>
<td>returning to an empty main application.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[0]</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
</tbody>
</table>

### 4.3.9 Configuration and Control Register

The CCR is a read-only register and indicates some aspects of the behavior of the processor. This register is banked between Security states on a bit by bit basis.
The bit assignments for CCR are:

### Table 70. CCR bit assignments with the Security Extension

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:19]</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[18]</td>
<td>BP</td>
<td>RAZ/WI.</td>
</tr>
<tr>
<td>[17]</td>
<td>IC</td>
<td>RAZ/WI.</td>
</tr>
<tr>
<td>[16]</td>
<td>DC</td>
<td>RAZ/WI.</td>
</tr>
<tr>
<td>[15:11]</td>
<td>-</td>
<td>Reserved, RES0</td>
</tr>
</tbody>
</table>
| [10]   | STKOFHFNMI GN        | Controls the effect of a stack limit violation while executing at a requested priority less than 0.  
            | 0 Stack limit faults not ignored.                                        |
|        |                     | 1 Stack limit faults at requested priorities of less than 0 ignored.     |
|        |                     | This bit is banked between Security states.                             |
| [9]    | -                   | Reserved, RES0                                                           |
| [8]    | BFHFNMIGN            | Determines the effect of precise bus faults on handlers running at a requested priority less than 0.  
            | 0 Precise bus faults are not ignored.                                    |
|        |                     | 1 Precise bus faults at requested priorities of less than 0 are ignored. |
|        |                     | This bit is not banked between Security states.                         |
| [7:5]  | -                   | Reserved, RES0                                                           |
| [4]    | DIV_0_TRP            | Divide by zero trap. Controls the generation of a DIVBYZERO UsageFault when attempting to perform integer division by zero.  
            | 0 DIVBYZERO UsageFault generation disabled.                             |
|        |                     | 1 DIVBYZERO UsageFault generation enabled.                               |
|        |                     | This bit is banked between Security states.                             |
| [3]    | UNALIGN_TRP          | Controls the trapping of unaligned word or halfword accesses.            |
|        | 0 Unaligned trapping disabled.                                      |
### System Handler Priority Registers

The SHPR1-SHPR3 registers set the priority level, 0 to 255, of the exception handlers that have configurable priority. SHPR1-SHPR3 are byte accessible.

See Table 59. Summary of the system control block registers for the SHPR1-SHPR3 attributes. These registers are banked between Security states on a bit field by bit field basis.

The system fault handlers and the priority field and register for each handler are:

<table>
<thead>
<tr>
<th>Handler</th>
<th>Field</th>
<th>Register description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MemManage</td>
<td>PRI_4</td>
<td>Section 4.3.10.1 System Handler Priority Register 1</td>
</tr>
<tr>
<td>BusFault</td>
<td>PRI_5</td>
<td></td>
</tr>
<tr>
<td>UsageFault</td>
<td>PRI_6</td>
<td></td>
</tr>
<tr>
<td>SecureFault</td>
<td>PRI_7</td>
<td></td>
</tr>
<tr>
<td>SVCall</td>
<td>PRI_11</td>
<td>Section 4.3.10.2 System Handler Priority Register 2</td>
</tr>
<tr>
<td>PendSV</td>
<td>PRI_14</td>
<td>Section 4.3.10.3 System Handler Priority Register 3</td>
</tr>
<tr>
<td>SysTick</td>
<td>PRI_15</td>
<td></td>
</tr>
</tbody>
</table>

Each PRI\_n field is 8 bits wide, but the processor implements only bits[7:M] of each field, and bits[M-1:0] read as zero and ignore writes.

#### 4.3.10.1 System Handler Priority Register 1

Bit assignments for the SHPR1 register.

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>24</th>
<th>16</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRI_7</td>
<td>PRI_6</td>
<td>PRI_5</td>
<td>PRI_4</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
<th>Security state</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>PRI_7</td>
<td>Priority of system handler 7, SecureFault</td>
<td>PRI_7 is RAZ/WI from Non-secure state.</td>
</tr>
</tbody>
</table>
4.3.10.2 System Handler Priority Register 2

Bit assignments for the SHPR2 register.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
<th>Security state</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>PRI_11</td>
<td>Priority of system handler 11, SVCall</td>
<td>PRI_11 is banked between Security states.</td>
</tr>
<tr>
<td>[23:0]</td>
<td>-</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 73. SHPR2 register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
<th>Security state</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>PRI_11</td>
<td>Priority of system handler 11, SVCall</td>
<td>PRI_11 is banked between Security states.</td>
</tr>
<tr>
<td>[23:0]</td>
<td>-</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

4.3.10.3 System Handler Priority Register 3

Bit assignments for the SHPR3 register.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
<th>Security state</th>
</tr>
</thead>
<tbody>
<tr>
<td>[15:0]</td>
<td>-</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 74. SHPR3 register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
<th>Security state</th>
</tr>
</thead>
<tbody>
<tr>
<td>[15:0]</td>
<td>-</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

4.3.11 System Handler Control and State Register

The SHCSR enables the system handlers. It indicates the pending status of the BusFault, MemManage fault, and SVC exceptions, and indicates the active status of the system handlers.

See Table 59. Summary of the system control block registers for the SHCSR attributes.

This register is banked between Security states on a bit by bit basis.

The SHCSR bit assignments are:
### Table 75. CCR bit assignments with the Security Extension

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:22]</td>
<td></td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[21]</td>
<td>BP</td>
<td>RAZ/WI.</td>
</tr>
<tr>
<td>[20]</td>
<td>IC</td>
<td>RAZ/WI.</td>
</tr>
<tr>
<td>[19]</td>
<td>DC</td>
<td>RAZ/WI.</td>
</tr>
<tr>
<td>[18]</td>
<td></td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[10]</td>
<td>STKOFHFNMIGN</td>
<td>Controls the effect of a stack limit violation while executing at a requested priority less than 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Stack limit faults not ignored.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Stack limit faults at requested priorities of less than 0 ignored.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[9]</td>
<td></td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[8]</td>
<td>BFHFNMIGN</td>
<td>Determines the effect of precise bus faults on handlers running at a requested priority less than 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Precise bus faults are not ignored.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Precise bus faults at requested priorities of less than 0 are ignored.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[7:5]</td>
<td></td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[4]</td>
<td>DIV_0_TRP</td>
<td>Divide by zero trap. Controls the generation of a DIVBYZERO UsageFault when attempting to perform integer division by zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 DIVBYZERO UsageFault generation disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 DIVBYZERO UsageFault generation enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[3]</td>
<td>UNALIGN_TRP</td>
<td>Controls the trapping of unaligned word or halfword accesses.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Unaligned trapping disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Unaligned trapping enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[2]</td>
<td></td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>[1]</td>
<td>USERSETPEND</td>
<td>User set main pending. Determines whether unprivileged accesses are permitted to pend interrupts from the STIR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Unprivileged accesses to the STIR generate a fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Unprivileged accesses to the STIR are permitted.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
</tbody>
</table>
If you disable a system handler and the corresponding fault occurs, the processor treats the fault as a hard fault. You can write to this register to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

**Caution:**
- Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and restores the current active status.
- After you have enabled the system handlers, if you have to change the value of a bit in this register you must use a read-modify-write procedure. Using a read-modify-write procedure ensures that you change only the required bit.

### 4.3.12 Configurable Fault Status Register

The CFSR indicates the cause of a MemManage fault, BusFault, or UsageFault. See Table 59. Summary of the system control block registers for the CFSR attributes. This register is banked between Security states on a bit by bit basis.

The CFSR bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Usage Fault Status Register</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Bus Fault Status Register</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Memory Management Fault Status Register</td>
<td></td>
</tr>
</tbody>
</table>

The CFSR is byte accessible. You can access the CFSR or its subregisters as follows:
- Access the complete CFSR with a word access to 0xE000ED28.
- Access the MMFSR with a byte access to 0xE000ED28.
- Access the MMFSR and BFSR with a halfword access to 0xE000ED28.
- Access the BFSR with a byte access to 0xE000ED29.
- Access the UFSR with a halfword access to 0xE000ED2A.

#### 4.3.12.1 MemManage Fault Status Register

The MMFSR is a subregister of the CFSR. The flags in the MMFSR indicate the cause of memory access faults. In an implementation with the Security Extension, this field is banked between Security states.

The bit assignments are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>MMARVALID</td>
<td>MemManage Fault Address Register (MMFAR) valid flag:</td>
</tr>
<tr>
<td>6</td>
<td>RES0</td>
<td>Value in MMFAR is not a valid fault address.</td>
</tr>
<tr>
<td>5</td>
<td>MSTKERR</td>
<td>MMFAR holds a valid fault address.</td>
</tr>
<tr>
<td>4</td>
<td>IACCVIOL</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>DACCVIOL</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>MLSPERR</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

If a MemManage fault occurs and is escalated to a HardFault because of priority, the HardFault handler must set this bit to 0. This prevents problems on return to a stacked active MemManage fault handler whose MMFAR value has been overwritten.
<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>A MemManage fault occurred during floating-point lazy state preservation.</td>
</tr>
<tr>
<td>[4]</td>
<td>MSTKERR</td>
<td>MemManage fault on stacking for exception entry:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MemManage fault on stacking for exception entry:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Stacking for an exception entry has caused one or more access violations.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When this bit is 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor has not written a fault address to the MMFAR.</td>
</tr>
<tr>
<td>[3]</td>
<td>MUNSTKERR</td>
<td>MemManage fault on unstacking for a return from exception:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MemManage fault on unstacking for a return from exception:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unstack for an exception return has caused one or more access violations.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This fault is chained to the handler. This means that when this bit is 1, the original return stack is still present. The processor has not adjusted the SP from the failing return, and has not performed a new save. The processor has not written a fault address to the MMFAR.</td>
</tr>
<tr>
<td>[2]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[1]</td>
<td>DACCVIOL</td>
<td>Data access violation flag:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No data access violation fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The processor attempted a load or store at a location that does not permit the operation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has loaded the MMFAR with the address of the attempted access.</td>
</tr>
<tr>
<td>[0]</td>
<td>IACCVIOL</td>
<td>Instruction access violation flag:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No instruction access violation fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The processor attempted an instruction fetch from a location that does not permit execution.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This fault occurs on any access to an XN region, even when the MPU is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has not written a fault address to the MMFAR.</td>
</tr>
</tbody>
</table>

**Note:** The MMFSR bits are sticky. This means as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.

### 4.3.12.2 BusFault Status Register

The BFSR is a subregister of the CFSR. The flags in the BFSR indicate the cause of a bus access fault. This field is not banked between Security states.

The bit assignments are:

```
    7 6 5 4 3 2 1 0
BFARVALID RES0 RES0 LSPERR RES0 RES0 STKERR UNSTKERR
```

**BusFault Status Register**

The BFSR is a subregister of the CFSR. The flags in the BFSR indicate the cause of a bus access fault. This field is not banked between Security states.

The bit assignments are:
### Table 77. BFSR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7]</td>
<td>BFARVALID</td>
<td><em>BusFault Address Register (BFAR) valid flag:</em></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Value in BFAR is not a valid fault address.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 BFAR holds a valid fault address.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The processor sets this bit to 1 after a BusFault where the address is known. Other faults can set this bit to 0, such as a MemManage fault occurring later.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If a BusFault occurs and is escalated to a hard fault because of priority, the hard fault handler must set this bit to 0. This prevents problems if returning to a stacked active BusFault handler whose BFAR value has been overwritten.</td>
</tr>
<tr>
<td>[5]</td>
<td>LSPERR</td>
<td>BusFault on stacking for exception entry:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 No stacking fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Stacking for an exception entry has caused one or more BusFaults.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When the processor sets this bit to 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor does not write a fault address to the BFAR.</td>
</tr>
<tr>
<td>[4]</td>
<td>STKERR</td>
<td>BusFault on unstacking for a return from exception:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 No unstacking fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Unstack for an exception return has caused one or more BusFaults.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This fault is chained to the handler. This means that when the processor sets this bit to 1, the original return stack is still present. The processor does not adjust the SP from the failing return, does not performed a new save, and does not write a fault address to the BFAR.</td>
</tr>
<tr>
<td>[3]</td>
<td>UNSTKERR</td>
<td>Precise data bus error:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 No precise data bus error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When the processor sets this bit to 1, it writes the faulting address to the BFAR.</td>
</tr>
<tr>
<td>[2]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[1]</td>
<td>PRECISERR</td>
<td>Precise data bus error:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 No precise data bus error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When the processor sets this bit to 1, it writes the faulting address to the BFAR.</td>
</tr>
<tr>
<td>[0]</td>
<td>IBUSERR</td>
<td>Instruction bus error:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 No instruction bus error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Instruction bus error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The processor detects the instruction bus error on prefetching an instruction, but it sets the IBUSERR flag to 1 only if it attempts to issue the faulting instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When the processor sets this bit to 1, it does not write a fault address to the BFAR.</td>
</tr>
</tbody>
</table>

**Note:** The BFSR bits are sticky. This means as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.

#### 4.3.12.3 UsageFault Status Register

The UFSR is a subregister of the CFSR. The UFSR indicates the cause of a UsageFault.

In an implementation with the Security Extension, this field is banked between Security states.

The bit assignments are:
### Table 78. UFSR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[15:10] -</td>
<td>Reserved, res0.</td>
<td></td>
</tr>
<tr>
<td>[9]</td>
<td>DIVBYZERO</td>
<td>Divide by zero flag. Sticky flag indicating whether an integer division by zero error has occurred. The possible values of this bit are: 0: Error has not occurred. 1: Error has occurred. This bit resets to zero.</td>
</tr>
<tr>
<td>[8]</td>
<td>UNALIGNED</td>
<td>Unaligned access flag. Sticky flag indicating whether an unaligned access error has occurred. The possible values of this bit are: 0: Error has not occurred. 1: Error has occurred. This bit resets to zero.</td>
</tr>
<tr>
<td>[7:5] -</td>
<td>Reserved, res0.</td>
<td></td>
</tr>
<tr>
<td>[4]</td>
<td>STKOF</td>
<td>Stack overflow flag. Sticky flag indicating whether a stack overflow error has occurred. The possible values of this bit are: 0: Error has not occurred. 1: Error has occurred. This bit resets to zero.</td>
</tr>
<tr>
<td>[3]</td>
<td>NOCP</td>
<td>No coprocessor flag. Sticky flag indicating whether a coprocessor disabled or not present error has occurred. The possible values of this bit are: 0: Error has not occurred. 1: Error has occurred. This bit resets to zero.</td>
</tr>
<tr>
<td>[2]</td>
<td>INVPC</td>
<td>Invalid PC flag. Sticky flag indicating whether an integrity check error has occurred. The possible values of this bit are: 0: Error has not occurred. 1: Error has occurred. This bit resets to zero.</td>
</tr>
<tr>
<td>[1]</td>
<td>INVSTATE</td>
<td>Invalid state flag. Sticky flag indicating whether an EPSR.T or EPSR.IT validity error has occurred. The possible values of this bit are: 0: Error has not occurred. 1: Error has occurred. This bit resets to zero.</td>
</tr>
<tr>
<td>[0]</td>
<td>UNDEFINSTR</td>
<td>Undefined instruction flag. Sticky flag indicating whether an undefined instruction error has occurred. The possible values of this bit are:</td>
</tr>
</tbody>
</table>
### 4.3.13 HardFault Status Register

The HFSR gives information about events that activate the HardFault handler. The HFSR register is read, write to clear. This means that bits in the register read normally, but writing 1 to any bit clears that bit to 0.

See Section 4.3 System Control Block for the HFSR attributes.

This register is not banked between Security states.

The HFSR bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:29]</td>
<td>DEBUGEVT</td>
<td>Reserved for Debug use. When writing to the register you must write 1 to this bit, otherwise behavior is unpredictable. If AIRCR.BFHFNMINS is zero this field is RAZ/WI from Non-secure state.</td>
</tr>
<tr>
<td>[30]</td>
<td>FORCED</td>
<td>Indicates a forced HardFault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled: 0 No forced HardFault. 1 Forced HardFault. When this bit is set to 1, the HardFault handler must read the other fault status registers to find the cause of the fault. If AIRCR.BFHFNMINS is zero this field is RAZ/WI from Non-secure state.</td>
</tr>
<tr>
<td>[29:2]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[1]</td>
<td>VECTTBL</td>
<td>Indicates a HardFault on a vector table read during exception processing: 0 No HardFault on vector table read. 1 HardFault on vector table read. This error is always handled by the HardFault handler. When this bit is set to 1, the PC value stacked for the exception return points to the instruction that was pre-empted by the exception. If AIRCR.BFHFNMINS is zero this field is RAZ/WI from Non-secure state.</td>
</tr>
<tr>
<td>[0]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
</tbody>
</table>

### Note

All the bits are sticky. This means as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.

### 4.3.14 MemManage Fault Address Register

The MMFAR contains the address of the location that generated a MemManage fault.

See Table 59. Summary of the system control block registers for the MMFAR attributes.
This register is banked between Security states.
The MMFAR bit assignments are:

Table 80. MMFAR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>ADDRESS</td>
<td>When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault</td>
</tr>
</tbody>
</table>

When an unaligned access faults, the address is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size.

Flags in the MMFSR indicate the cause of the fault, and whether the value in the MMFAR is valid.

4.3.15 BusFault Address Register

The BFAR contains the address of the location that generated a BusFault.

See Table 59. Summary of the system control block registers for the BFAR attributes.

This field is not banked between Security states.
The BFAR bit assignments are:

Table 81. BFAR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>ADDRESS</td>
<td>When the BFARVALID bit of the BFSR is set to 1, this field holds the address of the location that generated the BusFault</td>
</tr>
</tbody>
</table>

When an unaligned access faults the address in the BFAR is the one requested by the instruction, even if it is not the address of the fault.

Flags in the BFSR indicate the cause of the fault, and whether the value in the BFAR is valid.

4.3.16 System control block design hints and tips

Ensure software uses aligned accesses of the correct size to access the system control block registers:

- Except for the CFSR and SHPR1-SHPR3, it must use aligned word accesses.
- For the CFSR and SHPR1-SHPR3 it can use byte or aligned halfword or word accesses.

In a fault handler, to determine the true faulting address:

1. Read and save the MMFAR or BFAR value.
2. Read the MMARVALID bit in the MMFSR, or the BFARVALID bit in the BFSR. The MMFAR or BFAR address is valid only if this bit is 1.

Software must follow this sequence because another higher priority exception might change the MMFAR or BFAR value. For example, if a higher priority handler pre-empts the current fault handler, the other fault might change the MMFAR or BFAR value.

In addition, the CMSIS provides a number of functions for system control, including:

Table 82. CMSIS function for system control

<table>
<thead>
<tr>
<th>CMSIS system control function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>void NVIC_SystemReset (void)</td>
<td>Reset the system</td>
</tr>
</tbody>
</table>

4.4 System timer, SysTick

The processor has a 24-bit system timer, SysTick. In a implementation with Security Extension, there are two 24-bit system timers, a Non-secure SysTick timer and a Secure SysTick timer. In an implementation without the Security Extension, only a single 24-bit system timer, SysTick is used.
When enabled, each timer counts down from the reload value to zero, reloads (wraps to) the value in the SYST_RVR on the next clock cycle, then decrements on subsequent clock cycles. Writing a value of zero to the SYST_RVR disables the counter on the next wrap. When the counter transitions to zero, the COUNTFLAG status bit is set to 1. Reading SYST_CSR clears the COUNTFLAG bit to 0. Writing to the SYST_CVR clears the register and the COUNTFLAG status bit to 0. The write does not trigger the SysTick exception logic. Reading the register returns its value at the time it is accessed.

Note: When the processor is halted for debugging, the counter does not decrement.

The system timer registers are:

Table 83. System timer registers summary

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E000E010</td>
<td>SYST_CSR</td>
<td>RW</td>
<td>00000000</td>
<td>Section 4.4.1 SysTick Control and Status Register.</td>
</tr>
<tr>
<td>E000E014</td>
<td>SYST_RVR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>Section 4.4.2 SysTick Reload Value Register.</td>
</tr>
<tr>
<td>E000E018</td>
<td>SYST_CVR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>Section 4.4.3 SysTick Current Value Register.</td>
</tr>
<tr>
<td>E000E01C</td>
<td>SYST_CALIB</td>
<td>RO</td>
<td>C0000000</td>
<td>Section 4.4.4 SysTick Calibration Value Register.</td>
</tr>
</tbody>
</table>

4.4.1 SysTick Control and Status Register

The SYST_CSR controls and provides status data for the SysTick timer.

See Section 4.4 System timer, SysTick for the SYST_CSR attributes.

This register is banked between Security states.

The bit assignments for SYST_CSR are:

<table>
<thead>
<tr>
<th>31:17</th>
<th>16:15</th>
<th>3:0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>RES0</td>
<td></td>
</tr>
<tr>
<td>COUNTFLAG</td>
<td></td>
<td>ENABLE</td>
</tr>
<tr>
<td>CLKSOURCE</td>
<td>TICKINT</td>
<td></td>
</tr>
</tbody>
</table>

Table 84. SYST_CSR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:17]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[16]</td>
<td>COUNTFLAG</td>
<td>Returns 1 if timer counted to 0 since the last read of this register.</td>
</tr>
<tr>
<td>[15:3]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[2]</td>
<td>CLKSOURCE</td>
<td>Selects the SysTick timer clock source:</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>External reference clock.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Processor clock.</td>
</tr>
<tr>
<td>[1]</td>
<td>TICKINT</td>
<td>Enables SysTick exception request:</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Counting down to zero does not assert the SysTick exception request.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Counting down to zero asserts the SysTick exception request.</td>
</tr>
<tr>
<td>[0]</td>
<td>ENABLE</td>
<td>Enables the counter:</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Counter disabled.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Counter enabled.</td>
</tr>
</tbody>
</table>

4.4.2 SysTick Reload Value Register

The SYST_RVR specifies the SysTick timer counter reload value.

See Section 4.4 System timer, SysTick for the SYST_RVR attributes.
This register is banked between Security states. The bit assignments for SYST_RVR are:

```
```

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[23:0]</td>
<td>RELOAD</td>
<td>Value to load into the SYST_CVR when the counter is enabled and when it reaches 0, see Section 4.4.2.1 Calculating the RELOAD value.</td>
</tr>
</tbody>
</table>

### Table 85. SYST_RVR bit assignments

#### 4.4.2.1 Calculating the RELOAD value

The SYST_RVR specifies the SysTick timer counter reload value. The RELOAD value can be any value in the range 0x00000001-0x00FFFFFF. You can program a value of 0, but this has no effect because the SysTick exception request and COUNTFLAG are activated when counting from 1 to 0.

To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.

### 4.4.3 SysTick Current Value Register

The SYST_CVR contains the current value of the SysTick counter. See Section 4.4 System timer, SysTick for the SYST_CVR attributes. This register is banked between Security states. The bit assignments for SYST_CVR:

```
```

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[23:0]</td>
<td>CURRENT</td>
<td>Reads the current value of the SysTick counter. A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.</td>
</tr>
</tbody>
</table>

### Table 86. SYST_CVR bit assignments

#### 4.4.4 SysTick Calibration Value Register

The SYST_CALIB register indicates the SysTick calibration value and parameters for the selected Security state. See Section 4.4 System timer, SysTick for the SYST_CALIB attributes. This register is banked between Security states. The bit assignments for SYST_CALIB_S, SYST_CALIB_NS, and SYST_CALIB are:

```
```

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>24 23</td>
<td>TENMS</td>
<td></td>
</tr>
<tr>
<td>SKEW</td>
<td>NOREF</td>
<td></td>
</tr>
</tbody>
</table>
Table 87. SYST_CALIB register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>NOREF</td>
<td>Reads as one. Indicates that no separate reference clock is provided.</td>
</tr>
<tr>
<td>[30]</td>
<td>SKEW</td>
<td>Reads as one. Calibration value for the 10ms inexact timing is not known because TENMS is not known. This can affect the suitability of SysTick as a software real-time clock.</td>
</tr>
<tr>
<td>[29:24]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[23:0]</td>
<td>TENMS</td>
<td>Reads as zero. Indicates that calibration value is not known.</td>
</tr>
</tbody>
</table>

If calibration information is not known, calculate the calibration value required from the frequency of the core clock or external clock.

4.4.5 SysTick usage hints and tips

The interrupt controller clock updates the SysTick counter. If this clock signal is stopped for low-power mode, the SysTick counter stops.

Ensure software uses word accesses to access the SysTick registers.

If the SysTick counter reload and current value are undefined at reset, the correct initialization sequence for the SysTick counter is:
1. Program reload value.
2. Clear current value.
3. Program Control and Status register.

4.5 Security Attribution and Memory Protection

The processor has an Security Attribution Unit (SAU) and a Memory Protection Unit (MPU) that provide fine grain memory control, enabling applications to use multiple privilege levels, separating and protecting code, data, and stack on a task-by-task basis. Such requirements are becoming critical in many embedded applications such as automotive systems.

4.5.1 Security Attribution Unit

The SAU determines the security of an address.

For instructions, the SAU returns the security attribute (Secure or Non-secure) and identifies whether the instruction address is in a Non-secure callable region.

For data, the SAU returns the security attribute (Secure or Non-secure).

When a memory access is performed, the security of the address is verified by the SAU. Any address that matches multiple SAU regions will be marked with the most secure attribute of the matching regions.

The following table shows a summary of the SAU registers.

Table 88. SAU registers summary

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000EDD0</td>
<td>SAU_CTRL</td>
<td>RW</td>
<td>00000000</td>
<td>See Section 4.5.2 Security Attribution Unit Control Register. This is the reset value in Secure state. In Non-secure state, this register is RAZ/WI.</td>
</tr>
<tr>
<td>0xE000EDD4</td>
<td>SAU_TYPE</td>
<td>RO</td>
<td>00000000</td>
<td>See Section 4.5.3 Security Attribution Unit Type Register. This is the reset value in Secure state. In Non-secure state, this register is RAZ/WI. SAU_TYPE [7:0] reflects the number of SAU regions.</td>
</tr>
<tr>
<td>0xE000EDD8</td>
<td>SAU_RNR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.4 Security Attribution Unit Region Number Register. In Non-secure state, this register is RAZ/WI.</td>
</tr>
<tr>
<td>0xE000EDDC</td>
<td>SAU_RBAR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.5 Security Attribution Unit Region Base Address Register. In Non-secure state, this register is RAZ/WI.</td>
</tr>
<tr>
<td>0xE000EDE0</td>
<td>SAU_RLAR</td>
<td>RW</td>
<td>Bit[0] resets to 0.</td>
<td>See Section 4.5.6 Security Attribution Unit Region Limit Address Register. This is the reset value in Secure state. In Non-secure state, this register is RAZ/WI.</td>
</tr>
</tbody>
</table>
### 4.5.2 Security Attribution Unit Control Register

The SAU_CTRL allows enabling of the Security Attribution Unit.

This register is RAZ/WI when accessed as Non-secure. This register is not banked between Security states.

The SAU_CTRL bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:2]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[1]</td>
<td>ALLNS</td>
<td>All Non-secure. When SAU_CTRL.ENABLE is 0 this bit controls if the memory is marked as Non-secure or Secure. The possible values of this bit are: 0 Memory is marked as Secure and is not Non-secure callable. 1 Memory is marked as Non-secure. This bit has no effect when SAU_ENABLE is 1. Setting SAU_CTRL.ALLNS to 1 allows the security attribution of all addresses to be set by the IDAU in the system.</td>
</tr>
<tr>
<td>[0]</td>
<td>ENABLE</td>
<td>Enable. Enables the SAU. The possible values of this bit are: 0 The SAU is disabled. 1 The SAU is enabled. This bit is RAZ/WI when the Security Extension is implemented without an SAU region.</td>
</tr>
</tbody>
</table>

### Table 89. SAU_CTRL bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:2]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[1]</td>
<td>ALLNS</td>
<td>All Non-secure. When SAU_CTRL.ENABLE is 0 this bit controls if the memory is marked as Non-secure or Secure. The possible values of this bit are: 0 Memory is marked as Secure and is not Non-secure callable. 1 Memory is marked as Non-secure. This bit has no effect when SAU_ENABLE is 1. Setting SAU_CTRL.ALLNS to 1 allows the security attribution of all addresses to be set by the IDAU in the system.</td>
</tr>
<tr>
<td>[0]</td>
<td>ENABLE</td>
<td>Enable. Enables the SAU. The possible values of this bit are: 0 The SAU is disabled. 1 The SAU is enabled. This bit is RAZ/WI when the Security Extension is implemented without an SAU region.</td>
</tr>
</tbody>
</table>

### Security Attribution Unit Type Register

The SAU_TYPE indicates the number of regions implemented by the Security Attribution Unit.

This register is RAZ/WI when accessed as Non-secure. This register is not banked between Security states.

The SAU_TYPE bit assignments are:

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000EDE4</td>
<td>SFSR</td>
<td>RW</td>
<td>00000000</td>
<td>See Section 4.5.7 Secure Fault Status Register. In Non-secure state, this register is RAZ/WI.</td>
</tr>
<tr>
<td>0xE000EDE8</td>
<td>SFAR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.8 Secure Fault Address Register. In Non-secure state, this register is RAZ/WI.</td>
</tr>
</tbody>
</table>

**Note:**
- Only Privileged accesses to the SAU registers are permitted. Unprivileged accesses generate a fault.
- The SAU registers are word accessible only. Halfword and byte accesses are UNPREDICTABLE.
- The SAU registers are RAZ/WI when accessed from Non-secure state.
- The SAU registers are not banked between Security states.
Table 90. SAU_TYPE bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[7:0]</td>
<td>SREGION</td>
<td>SAU regions. The number of implemented SAU regions.</td>
</tr>
</tbody>
</table>

### 4.5.4 Security Attribution Unit Region Number Register

The SAU_RNR selects the region currently accessed by SAU_RBAR and SAU_RLAR. This register is RAZ/WI when accessed as Non-secure. This register is not banked between Security states. The SAU_RNR bit assignments are:

Table 91. SAU_RNR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[7:0]</td>
<td>REGION</td>
<td>Region number. Indicates the SAU region accessed by SAU_RBAR and SAU_RLAR. If no SAU regions are implemented, this field is reserved. Writing a value corresponding to an unimplemented region is CONSTRAINED UNPREDICTABLE. This field resets to an UNKNOWN value on a Warm reset.</td>
</tr>
</tbody>
</table>

### 4.5.5 Security Attribution Unit Region Base Address Register

The SAU_RBAR provides indirect read and write access to the base address of the currently selected SAU region. This register is RAZ/WI when accessed as Non-secure. This register is not banked between Security states. The SAU_RBAR bit assignments are:

Table 92. SAU_RBAR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5]</td>
<td>BADDR</td>
<td>Base address. Holds bits[31:5] of the base address for the selected SAU region. Bits[4:0] of the base address are defined as 0x00.</td>
</tr>
<tr>
<td>[4:0]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
</tbody>
</table>

### 4.5.6 Security Attribution Unit Region Limit Address Register

The SAU_RLAR provides indirect read and write access to the limit address of the currently selected SAU region. This register is RAZ/WI when accessed as Non-secure. This register is not banked between Security states. The SAU_RLAR bit assignments are:
Table 93. SAU_RLAR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5]</td>
<td>LADDR</td>
<td>Limit address. Holds bits[31:5] of the limit address for the selected SAU region. Bits[4:0] of the limit address are defined as 0x1F.</td>
</tr>
<tr>
<td>[4:2]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[1]</td>
<td>NSC</td>
<td>Non-secure callable. Controls whether Non-secure state is permitted to execute an SG instruction from this region. The possible values of this bit are: 0 Region is not Non-secure callable. 1 Region is Non-secure callable.</td>
</tr>
<tr>
<td>[0]</td>
<td>ENABLE</td>
<td>Enable. SAU region enable. The possible values of this bit are: 0 SAU region is enabled. 1 SAU region is disabled. This bit reset to 0 on a Warm reset.</td>
</tr>
</tbody>
</table>

4.5.7 Secure Fault Status Register

The SFSR provides information about any security related faults. This register is RAZ/WI when accessed as Non-secure. This register is not banked between Security states. See Table 59. Summary of the system control block registers for the SFSR attributes. The SFSR bit assignments are:

Table 94. SFSR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[7]</td>
<td>LSERR</td>
<td>Lazy state error flag. Sticky flag indicating that an error occurred during lazy state activation or deactivation. The possible values of this bit are: 0 Error has not occurred. 1 Error has occurred.</td>
</tr>
</tbody>
</table>
### Bits, Name, and Function

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
</table>
| [6]  | SFARVALID  | Secure fault address valid. This bit is set when the SFAR register contains a valid value. As with similar fields, such as BFSR.BFARVALID and MMFSR.MMARVALID, this bit can be cleared by other exceptions, such as BusFault. The possible values of this bit are:  
  0   | SFAR content not valid.  
  1   | SFAR content valid.     |
| [5]  | LSPERR     | Lazy state preservation error flag. Stick flag indicating that an SAU or IDAU violation occurred during the lazy preservation of floating-point state. The possible values of this bit are:  
  0   | Error has not occurred.  
  1   | Error has occurred.     |
| [4]  | INVTRAN    | Invalid transition flag. Sticky flag indicating that an exception was raised due to a branch that was not flagged as being domain crossing causing a transition from Secure to Non-secure memory. The possible values of this bit are:  
  0   | Error has not occurred.  
  1   | Error has occurred.     |
| [3]  | AUVIOL     | Attribution unit violation flag. Sticky flag indicating that an attempt was made to access parts of the address space that are marked as Secure with NS-Req for the transaction set to Non-secure. This bit is not set if the violation occurred during:  
  • Lazy state preservation, see LSPERR.  
  • Vector fetches.  
The possible values of this bit are:  
  0   | Error has not occurred.  
  1   | Error has occurred.     |
| [2]  | INVER      | Invalid exception return flag. This can be caused by EXC_RETURN.DCRS being set to 0 when returning from an exception in the Non-secure state, or by EXC_RETURN.ES being set to 1 when returning from an exception in the Non-secure state. The possible values of this bit are:  
  0   | Error has not occurred.  
  1   | Error has occurred.     |
| [1]  | INVIS      | Invalid integrity signature flag. This bit is set if the integrity signature in an exception stack frame is found to be invalid during the unstacking operation. The possible values of this bit are:  
  0   | Error has not occurred.  
  1   | Error has occurred.     |
| [0]  | INVEP      | Invalid entry point. This bit is set if a function call from the Non-secure state or exception targets a non-SG instruction in the Secure state. This bit is also set if the target address is an SG instruction, but there is no matching SAU/IDAU region with the NSC flag set. The possible values of this bit are:  
  0   | Error has not occurred.  
  1   | Error has occurred.     |

#### 4.5.8 Secure Fault Address Register

The SFSR shows the address of the memory location that caused a security violation. This register is RAZ/WI when accessed as Non-secure. This register is not banked between Security states. The SFAR bit assignments are:

```
  31  0
  ADDRESS
```
Table 95. SFAR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>ADDRESS</td>
<td>When the SFARVALID bit of the SFSR is set to 1, this field holds the address of an access that caused an SAU violation.</td>
</tr>
</tbody>
</table>

4.5.9 Memory Protection Unit

The MPU is divided into eight regions and defines the location, size, access permissions, and memory attributes of each region.

The MPU supports:
- Independent attribute settings for each region.
- Export of memory attributes to the system.

If the processor implements the Security Extension, it contains:
- One optional Secure MPU.
- One optional Non-secure MPU.

When memory regions overlap, the processor generates a fault if a core access hits the overlapping regions.

The MPU memory map is unified. This means instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a MemManage exception.

In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types, see Section 2.3.2 Memory regions, types, and attributes.

The following table shows the possible MPU region attributes. These include Shareability and cache behavior attributes that are not relevant to most microcontroller implementations.

See Section 4.5.20.1 MPU configuration for a microcontroller for guidelines for programming such an implementation.

Table 96. Memory attributes summary

<table>
<thead>
<tr>
<th>Memory type</th>
<th>Shareability</th>
<th>Other attributes</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device-nGnRnE</td>
<td>Shareable</td>
<td>-</td>
<td>Used to access memory mapped peripherals. All accesses to Device-nGnRnE memory occur in program order. All regions are assumed to be shared.</td>
</tr>
<tr>
<td>Device-nGnRE</td>
<td>Shareable</td>
<td>-</td>
<td>Used to access memory mapped peripherals. Weaker ordering than Device-nGnRnE.</td>
</tr>
<tr>
<td>Device-nGRE</td>
<td>Shareable</td>
<td>-</td>
<td>Used to access memory mapped peripherals. Weaker ordering than Device-nGnRE.</td>
</tr>
<tr>
<td>Device-GRE</td>
<td>Shareable</td>
<td>-</td>
<td>Used to access memory mapped peripherals. Weaker ordering than Device-nGRE.</td>
</tr>
<tr>
<td>Normal</td>
<td>Shareable</td>
<td>Non-cacheable Write-Through Cacheable Write-Back Cacheable</td>
<td>Normal memory that is shared between several processors.</td>
</tr>
<tr>
<td>Normal</td>
<td>Non-Shareable</td>
<td>Non-cacheable Write-Through Cacheable Write-Back Cacheable</td>
<td>Normal memory that only a single processor uses.</td>
</tr>
</tbody>
</table>

Use the MPU registers to define the MPU regions and their attributes.

The following table shows a summary of the MPU registers.
## MPU registers summary

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E000ED90</td>
<td>MPU_TYPE</td>
<td>RO</td>
<td>The reset value is fixed and depends on the value of bits[15:8] and implementation options.</td>
<td>See Section 4.5.10 MPU Type Register.</td>
</tr>
<tr>
<td>E000ED94</td>
<td>MPU_CTRL</td>
<td>RW</td>
<td>00000000</td>
<td>See Section 4.5.11 MPU Control Register.</td>
</tr>
<tr>
<td>E000ED98</td>
<td>MPU_RNR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.12 MPU Region Number Register.</td>
</tr>
<tr>
<td>E000ED9C</td>
<td>MPU_RBAR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.13 MPU Region Base Address Register.</td>
</tr>
<tr>
<td>E000EDA0</td>
<td>MPU_RLAR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.15 MPU Region Limit Address Register.</td>
</tr>
<tr>
<td>E000EDA4</td>
<td>MPU_RBAR_A&lt;n&gt;</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.14 MPU Region Base Address Register Alias, n=1-3</td>
</tr>
<tr>
<td>E000EDA8</td>
<td>MPU_RLAR_A&lt;n&gt;</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.16 MPU Region Limit Address Register Alias, n=1-3</td>
</tr>
<tr>
<td>E000EDC0</td>
<td>MPU_MAIR0</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>See Section 4.5.17 MPU Memory Attribute Indirection Registers 0 and 1.</td>
</tr>
<tr>
<td>E000EDC4</td>
<td>MPU_MAIR1</td>
<td>RW</td>
<td>UNKNOWN</td>
<td></td>
</tr>
</tbody>
</table>

### 4.5.10 MPU Type Register

The MPU_TYPE register indicates whether the MPU is present, and if so, how many regions it supports. This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU_TYPE bit assignments are:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>DREGION</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Table 98. MPU_TYPE bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:16]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[15:8]</td>
<td>DREGION</td>
<td>Data regions. Number of regions supported by the MPU.</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>Zero regions if your device does not include the MPU.</td>
</tr>
<tr>
<td></td>
<td>08</td>
<td>Eight regions if your device includes the MPU. This value is implementation defined.</td>
</tr>
<tr>
<td>[7:1]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[0]</td>
<td>SEPARATE</td>
<td>Indicates support for unified or separate instructions and data address regions. Armv8-M only supports unified MPU regions.</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Unified.</td>
</tr>
</tbody>
</table>

### 4.5.11 MPU Control Register

The MPU_CTRL register enables the MPU.

When the MPU is enabled, it controls whether the default memory map is enabled as a background region for privileged accesses and whether the MPU is enabled for HardFaults, and NMIs.

This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU_CTRL bit assignments are:
### Table 99. MPU_CTRL bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:3]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[2]</td>
<td>PRIVDEFENA</td>
<td>Enables privileged software access to the default memory map. When the MPU is enabled:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Disables use of the default memory map. Any memory access to a location that is not covered by any enabled region causes a fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Enables use of the default memory map as a background region for privileged software accesses. When enabled, the background region acts as if it has the lowest priority. Any region that is defined and enabled has priority over this default map. If the MPU is disabled, the processor ignores this bit.</td>
</tr>
<tr>
<td>[1]</td>
<td>HFNMIENA</td>
<td>Enables the operation of MPU during HardFault and NMI handlers. When the MPU is enabled:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: The MPU is enabled during HardFault and NMI handlers. When the MPU is disabled, if this bit is set to 1 the behavior is UNPREDICTABLE.</td>
</tr>
<tr>
<td>[0]</td>
<td>ENABLE</td>
<td>Enables the MPU:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: MPU is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: MPU is enabled.</td>
</tr>
</tbody>
</table>

XN and Device-nGnRnE rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set to 1, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFENA bit is set to 1. If the PRIVDEFENA bit is set to 1 and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is set to 0, the system uses the default memory map. This has the same behavior as if the MPU is not implemented.

The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFENA is set to 1.

Unless HFNMIENA is set to 1, the MPU is not enabled when the processor is executing the handler for an exception with priority –1, –2, or –3. These priorities are only possible when handling a HardFault or NMI exception. Setting the HFNMIENA bit to 1 enables the MPU when operating with these priorities.

#### 4.5.12 MPU Region Number Register

The MPU_RNR selects the region currently accessed by MPU_RBAR and MPU_RLAR.

This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU_RNR bit assignments are:
### MPU_RNR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>-</td>
<td>Reserved, res0.</td>
</tr>
<tr>
<td>[7:0]</td>
<td>REGION</td>
<td>Regions. Indicates the memory region accessed by MPU_RBAR and PMU_RLAR. If no MPU region is implemented, this field is reserved. Writing a value corresponding to an unimplemented region is CONSTRAINED UNPREDICTABLE.</td>
</tr>
</tbody>
</table>

You must write the required region number to this register before accessing the MPU_RBAR or MPU_RLAR.

#### 4.5.13 MPU Region Base Address Register

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR. This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU_RBAR bit assignments are:

```
+---------+---------+---------+---------+---------+---------+---------+---------+
| 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      |
| BASE    |         |         |         |         |         |         |         |
|         |         |         |         |         |         |         |         |
| 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
| SH      | AP[2:1] |         |         |         |         |         |         |
|         |         |         |         |         |         |         |         |
| 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       |
| XN      |         |         |         |         |         |         |         |
| 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
```

### MPU_RBAR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5]</td>
<td>BASE</td>
<td>Contains bits[31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to provide the base address to be checked against.</td>
</tr>
<tr>
<td>[4:3]</td>
<td>SH</td>
<td>Shareability. Defines the shareability domain of this region for Normal memory. 00 Non-shareable. 01 UNPREDICTABLE. 10 Outer shareable. 11 Inner Shareable. All other values are reserved. For any type of Device memory, the value of this field is ignored.</td>
</tr>
<tr>
<td>[2:1]</td>
<td>AP[2:1]</td>
<td>Access permissions. 00 Read/write by privileged code only. 01 Read/write by any privilege level. 10 Read-only by privileged code only. 11 Read-only by any privilege level.</td>
</tr>
<tr>
<td>[0]</td>
<td>XN</td>
<td>Execute Never. Defines whether code can be executed from this region. 0 Execution only permitted if read permitted. 1 Execution not permitted.</td>
</tr>
</tbody>
</table>
4.5.14 MPU Region Base Address Register Alias, n=1-3
The MPU_RBAR_A<n> provides indirect read and write access to the MPU base address register. Accessing MPU_RBAR_A<n> is equivalent to setting MPU_RNR[7:2]:n[1:0] and then accessing MPU_RBAR for the Security state.

4.5.15 MPU Region Limit Address Register
The MPU_RLAR defines the limit address of the MPU region selected by the MPU_RNR. This register is banked between Security states.
In an implementation with the Security Extension, this register is banked between Security states.
The MPU_RLAR bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5] LIMIT</td>
<td>Limit address. Contains bits[31:5] of the upper inclusive limit of the selected MPU memory region. This value is postfixed with 1F to provide the limit address to be checked against.</td>
<td></td>
</tr>
<tr>
<td>[0] EN</td>
<td>Enable. Region enable. The possible values of this bit are: 0 Region disabled. 1 Region enabled.</td>
<td></td>
</tr>
</tbody>
</table>

4.5.16 MPU Region Limit Address Register Alias, n=1-3
The MPU_RLAR_A<n> provides indirect read and write access to the MPU limit address register. Accessing MPU_RLAR_A<n> is equivalent to setting MPU_RNR[7:2]:n[1:0] and then accessing MPU_RLAR for the Security state.

4.5.17 MPU Memory Attribute Indirection Registers 0 and 1
The MPU_MAIR0 and MPU_MAIR1 provide the memory attribute encodings corresponding to the AttrIndex values.
These registers are banked between Security states.
In an implementation with the Security Extension, these registers are is banked between Security states.
The MPU_MAIR0 bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24] Atrr3</td>
<td>Memory attribute encoding for MPU regions with an AttrIndex of n.</td>
<td></td>
</tr>
<tr>
<td>[15:8] Atrr2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[7:0] Atrr1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Attr<n>, bits [8n+7:8n], for n= 0 to 3.

The MPU_MAIR1 bit assignments are:
MAIR_ATTR defines the memory attribute encoding used in MPU_MAIR0 and MPU_MAIR1, and the bit assignments are:

When MAIR_ATTR[7:4] is 0000:

<table>
<thead>
<tr>
<th>Bit:</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[3:2]</td>
<td>Device</td>
<td>Device attributes. Specifies the memory attributes for Device. The possible values of this field are:</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>Device-nGnRnE.</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>Device-nGnRE.</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>Device-nGRE.</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>Device-GRE.</td>
</tr>
</tbody>
</table>

When MAIR_ATTR[7:4] is not 0000:

<table>
<thead>
<tr>
<th>Bit:</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[3:0]</td>
<td>Outer</td>
<td>Outer attributes. Specifies the Outer memory attributes. The possible values of this field are:</td>
</tr>
<tr>
<td></td>
<td>0000</td>
<td>Device memory. In this case, refer to Section 4.5.17 MPU Memory Attribute Indirection Registers 0 and 1.</td>
</tr>
<tr>
<td></td>
<td>00RW</td>
<td>Normal memory, Outer write-through transient (RW is not 00).</td>
</tr>
<tr>
<td></td>
<td>0100</td>
<td>Normal memory, Outer non-cacheable.</td>
</tr>
<tr>
<td></td>
<td>01RW</td>
<td>Normal memory, Outer write-back transient (RW is not 00).</td>
</tr>
<tr>
<td></td>
<td>10RW</td>
<td>Normal memory, Outer write-through non-transient.</td>
</tr>
<tr>
<td></td>
<td>11RW</td>
<td>Normal memory, Outer write-back non-transient.</td>
</tr>
<tr>
<td></td>
<td>00RW</td>
<td>Normal memory, Outer write-through transient (RW is not 00).</td>
</tr>
<tr>
<td></td>
<td>0100</td>
<td>Normal memory, Outer non-cacheable.</td>
</tr>
<tr>
<td></td>
<td>01RW</td>
<td>Normal memory, Outer write-back transient (RW is not 00).</td>
</tr>
<tr>
<td></td>
<td>10RW</td>
<td>Normal memory, Outer write-through non-transient.</td>
</tr>
<tr>
<td></td>
<td>11RW</td>
<td>Normal memory, Outer write-back non-transient.</td>
</tr>
<tr>
<td></td>
<td>00RW</td>
<td>Normal memory, Outer write-through transient (RW is not 00).</td>
</tr>
<tr>
<td></td>
<td>0100</td>
<td>Normal memory, Outer non-cacheable.</td>
</tr>
<tr>
<td></td>
<td>01RW</td>
<td>Normal memory, Outer write-back transient (RW is not 00).</td>
</tr>
<tr>
<td></td>
<td>10RW</td>
<td>Normal memory, Outer write-through non-transient.</td>
</tr>
<tr>
<td></td>
<td>11RW</td>
<td>Normal memory, Outer write-back non-transient.</td>
</tr>
</tbody>
</table>

R and W specify the outer read and write allocation policy: 0 = do not allocate, 1 = allocate.
<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td>UNPREDICTABLE.</td>
</tr>
<tr>
<td>00RW</td>
<td>Normal memory, Inner write-through transient (RW is not 00).</td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td>Normal memory, Inner non-cacheable.</td>
<td></td>
</tr>
<tr>
<td>01RW</td>
<td>Normal memory, Inner write-back transient (RW is not 00).</td>
<td></td>
</tr>
<tr>
<td>10RW</td>
<td>Normal memory, Inner write-through non-transient.</td>
<td></td>
</tr>
<tr>
<td>11RW</td>
<td>Normal memory, Inner write-back non-transient.</td>
<td></td>
</tr>
</tbody>
</table>

R and W specify the outer read and write allocation policy: 0 = do not allocate, 1 = allocate.

**4.5.18 MPU mismatch**
When access violates the MPU permissions, the processor generates a MemManage fault.

**4.5.19 Updating protected memory regions**
To update an MPU region, update the attributes in the MPU_RNR, MPU_RBAR and MPU_RLAR registers. To update an SAU region, update the attributes in the SAU_RNR, SAU_RBAR and SAU_RLAR registers.

**Updating an MPU region**
Simple code to configure one region:

```assembly
; R1 = MPU region number
; R2 = base address, permissions and shareability
; R3 = limit address, attributes index and enable
LDR R0, =MPU_RNR
STR R1, [R0, #0x0] ; MPU_RNR
STR R2, [R0, #0x4] ; MPU_RBAR
STR R3, [R0, #0x8] ; MPU_RLAR
```

Software must use memory barrier instructions:
- Before MPU setup if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup if it includes memory transfers that must use the new MPU settings.

If you want all the MPU memory access behavior to take effect immediately after the programming sequence, use a DSB instruction and an ISB instruction.

**Updating an SAU region**
Simple code to configure one region:

```assembly
; R1 = SAU region number
; R2 = base address
; R3 = limit address, Non-secure callable attribute and enable
LDR R0, =SAU_RNR
STR R1, [R0, #0x0] ; SAU_RNR
STR R2, [R0, #0x4] ; SAU_RBAR
STR R3, [R0, #0x8] ; SAU_RLAR
```

Software must use memory barrier instructions:
- Before SAU setup if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in SAU settings.
- After SAU setup if it includes memory transfers that must use the new SAU settings.

If you want all the SAU memory access behavior to take effect immediately after the programming sequence, use a DSB instruction and an ISB instruction.

**4.5.20 MPU design hints and tips**
To update the attributes for an MPU region, update the MPU_RNR, MPU_RBAR, and MPU_RLAR registers.
To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access. When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

### 4.5.20.1 MPU configuration for a microcontroller

Usually, a microcontroller system has only a single processor and no caches. In such a system, program the MPU as follows:

<table>
<thead>
<tr>
<th>Memory region</th>
<th>MAIR_ATTR.Outer</th>
<th>MAIR_ATTR.Inner</th>
<th>Shareability</th>
<th>Memory type and attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash memory</td>
<td>0b1010</td>
<td></td>
<td>0</td>
<td>Normal memory, Non-shareable, Write-Through.</td>
</tr>
<tr>
<td>Internal SRAM</td>
<td>0b1010</td>
<td></td>
<td>1</td>
<td>Normal memory, Shareable, Write-Through.</td>
</tr>
<tr>
<td>External SRAM</td>
<td>0b1111</td>
<td></td>
<td>1</td>
<td>Normal memory, Shareable, Write-Back, write-allocate.</td>
</tr>
<tr>
<td>Peripherals</td>
<td>0b0000</td>
<td></td>
<td></td>
<td>Always Shareable.</td>
</tr>
</tbody>
</table>

In most microcontroller implementations, the cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions makes the application code more portable. The values given are for typical situations. In special systems, such as multiprocessor designs or designs with a separate DMA engine, the shareability attribute might be important. In these cases, refer to the recommendations of the memory device manufacturer.

Shareability attributes define whether the global monitor is used, or only the local monitor is used.

### 4.6 Floating-Point Unit

The Cortex-M33 Floating-Point Unit (FPU) implements the FPv5 floating-point extensions. The FPU fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

The FPU provides floating-point computation functionality that is compliant with the *ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic*, referred to as the IEEE 754 standard.

The FPU contains 32 single-precision extension registers, which you can also access as 16 doubleword registers for load, store, and move operations.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Required privilege</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000EF34</td>
<td>FPCCR</td>
<td>RW</td>
<td>Privileged</td>
<td>0xC0000000</td>
<td>Section 4.6.1 Floating-point Context Control Register</td>
</tr>
<tr>
<td>0xE000EF38</td>
<td>FPCAR</td>
<td>RW</td>
<td>Privileged</td>
<td>-</td>
<td>Section 4.6.2 Floating-point Context Address Register</td>
</tr>
<tr>
<td>-</td>
<td>FPSCRy</td>
<td>RW</td>
<td>Unprivileged</td>
<td>-</td>
<td>Section 4.6.3 Floating-point Status Control Register</td>
</tr>
<tr>
<td>0xE000EF3C</td>
<td>FPDSCR</td>
<td>RW</td>
<td>Privileged</td>
<td>0x00000000</td>
<td>Section 4.6.4 Floating-point Default Status Control Register</td>
</tr>
</tbody>
</table>

### 4.6.1 Floating-point Context Control Register

The FPCCR register sets or returns FPU control data. This register is banked between Security states on a bit by bit basis.

The FPCCR bit assignments are:
Table 107. FPCCR bit assignments with the Security Extension

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>ASPEN</td>
<td>Automatic state preservation enable. Enables CONTROL.FPCA setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit. The possible values of this bit are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 - Disable CONTROL.FPCA setting on execution of a floating-point instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 - Enable CONTROL.FPCA setting on execution of a floating-point instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is banked between Security states.</td>
</tr>
<tr>
<td>[30]</td>
<td>LSPEN</td>
<td>Automatic state preservation enable. Enables lazy context save of floating-point state. The possible values of this bit are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 - Disable automatic lazy context save.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 - Enable automatic lazy state preservation for floating-point context.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Writes to this bit from Non-secure state are ignored if LSPENS is set to one.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[29]</td>
<td>LSPENS</td>
<td>Lazy state preservation enable Secure only. This bit controls whether the LSPEN bit is writeable from the Non-secure state. The possible values of this bit are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 - LSPEN is readable and writeable from both Security states.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 - LSPEN is readable from both Security states. Writes to LSPEN are ignored from the Nonsecure state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The possible values of this bit are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 - Disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 - Enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When set to 1 the caller saved floating-point registers S0 to S15, and FPSCR are cleared on exception return (including tail chaining) if CONTROL.FPCA is set to 1 and FPCCR_S.LSPACT is set to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[27]</td>
<td>CLRONRETS</td>
<td>Clear on return Secure only. This bit controls whether the CLRONRET bit is writeable from the Non-secure state.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
</table>
| [26] | TS   | The possible values of this bit are:  
|      |      | 0 The CLRONRET field is accessibly from both Security states.  
|      |      | 1 The Non-secure view of the CLRONRET field is read-only.  
|      |      | This bit is RAZ/WI for a Non-secure state.  
|      |      | This bit is not banked between Security states. |
| [10] | UFRDY | UsageFault ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the UsageFault exception to pending.  
|      |      | The possible values of this bit are:  
|      |      | 0 Not able to set the UsageFault exception to pending.  
|      |      | 1 Able to set the UsageFault exception to pending.  
|      |      | This bit is banked between Security states. |
| [9]  | SPLIMVIOL | Stack pointer limit violation. This bit indicates whether the floating-point context violates the stack pointer limit that was active when lazy state preservation was activated. SPLIMVIOL modifies the lazy floating-point state preservation behavior.  
|      |      | The possible values of this bit are:  
|      |      | 0 The existing behavior is retained.  
|      |      | 1 The memory accesses associated with the floating-point state preservation are not performed. If the floating-point is in Secure state and FPCCR.TS is set to 1 the registers are still zeroed and the floating-point state is lost.  
|      |      | This bit is banked between Security states. |
| [8]  | MONRDY | DebugMonitor ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the DebugMonitor exception to pending.  
|      |      | The possible values of this bit are:  
|      |      | 0 Not able to set the DebugMonitor exception to pending.  
|      |      | 1 Able to set the DebugMonitor exception to pending.  
|      |      | If DEMCR.SDME is 1 in Non-secure state this bit is RAZ/WI.  
|      |      | This bit is not banked between Security states. |
|      |      | If accessed from the Non-secure state, this bit behaves as RAZ/WI.  
|      |      | If accessed from the Secure state, this bit indicates whether the software executing (when the processor allocated the floating-point stack frame) was able to set the SecureFault exception to pending.  
<p>|      |      | This bit is not banked between Security states. |</p>
<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[6]</td>
<td>BFRDY</td>
<td>BusFault ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the BusFault exception to pending. The possible values of this bit are: 0: Not able to set the BusFault exception to pending. 1: Able to set the BusFault exception to pending. If in Non-secure state and AIRCR.BFHFNMINS is zero, this bit is RAZ/WI. This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[5]</td>
<td>MMRDY</td>
<td>MemManage ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the MemManage exception to pending. The possible values of this bit are: 0: Not able to set the MemManage exception to pending. 1: Able to set the MemManage exception to pending. This bit is banked between Security states.</td>
</tr>
<tr>
<td>[4]</td>
<td>HFRDY</td>
<td>HardFault ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the HardFault exception to pending. The possible values of this bit are: 0: Not able to set the HardFault exception to pending. 1: Able to set the HardFault exception to pending. If in Non-secure state and AIRCR.BFHFNMINS is zero, this bit is RAZ/WI. This bit is not banked between Security states.</td>
</tr>
<tr>
<td>[3]</td>
<td>THREAD</td>
<td>Thread mode. Indicates the processor mode when it allocated the floating-point stack frame. The possible values of this bit are: 0: Handler mode. 1: Thread mode. This bit is for fault handler information only and does not interact with the exception model. This bit is banked between Security states.</td>
</tr>
<tr>
<td>[2]</td>
<td>S</td>
<td>Security status of the floating point context. If accessed from the Non-secure state, this bit behaves as RAZ/WI. This bit is updated whenever lazy state preservation is activated, or when a floating-point instruction is executed. The possible values of this bit are: 0: Indicates that the floating-point context belongs to the Non-secure state. 1: Indicates that the floating-point context belongs to the Secure state.</td>
</tr>
<tr>
<td>[1]</td>
<td>USER</td>
<td>Indicates the privilege level of the software executing, when the processor allocated the floating point stack. The possible values of this bit are: 0: Privileged level. 1: Unprivileged level. This bit is banked between Security states.</td>
</tr>
<tr>
<td>[0]</td>
<td>LSPACT</td>
<td>Lazy state preservation active. Indicates whether lazy preservation of the floating-point state is active. The possible values of this bit are: 0: Lazy state preservation is not active. 1: Lazy state preservation is active.</td>
</tr>
</tbody>
</table>
4.6.2 Floating-point Context Address Register

The FPCAR register holds the location of the unpopulated floating-point register space that is allocated on an exception stack frame.

This register is banked between Security states.

The FPCAR bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0] ADDRESS</td>
<td>The location of the unpopulated floating-point register space that is allocated on an exception stack frame.</td>
<td></td>
</tr>
</tbody>
</table>

4.6.3 Floating-point Status Control Register

The FPSCR register provides all necessary User level control of the floating-point system.

This register is not banked between Security states.

The FPSCR bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0] N Z C V</td>
<td>Condition code flags. Floating-point comparison operations update these flags:</td>
<td></td>
</tr>
<tr>
<td>[27] -</td>
<td>Zero condition code flag.</td>
<td></td>
</tr>
<tr>
<td>[26] AHP</td>
<td>Carry condition code flag.</td>
<td></td>
</tr>
<tr>
<td>[24] FZ</td>
<td>Alternative half-precision control bit:</td>
<td></td>
</tr>
<tr>
<td>[20] Default NaN mode control bit:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[19:18]</td>
<td>NaN operands propagate through to the output of a floating-point operation.</td>
<td></td>
</tr>
<tr>
<td>[17:16]</td>
<td>Any operation involving one or more NaNs returns the Default NaN.</td>
<td></td>
</tr>
<tr>
<td>[15:14]</td>
<td>Flush-to-zero mode control bit:</td>
<td></td>
</tr>
</tbody>
</table>
Bits | Name | Function
---|---|---
0 | 0 | Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard.
1 | 1 | Flush-to-zero mode enabled.

[23:22] | RMode | Rounding Mode control field. The encoding of this field is:
0b00 | Round to Nearest (RN) mode.
0b01 | Round towards Plus Infinity (RP) mode.
0b10 | Round towards Minus Infinity (RM) mode.
0b11 | Round towards Zero (RZ) mode.

The specified rounding mode is used by almost all floating-point instructions.

[21:8] | - | Reserved, res0.
[7] | IDC | Input Denormal cumulative exception bit, see bits [4:0].
[6:5] | - | Reserved, res0.
[4] | IXC | Cumulative exception bits for floating-point exceptions, see also bit[7]. Each of these bits is set to 1 to indicate that the corresponding exception has occurred since 0 was last written to it.
[0] | IOC | Underflow cumulative exception bit.

4.6.4 Floating-point Default Status Control Register

The FPDSCR register holds the default values for the floating-point status control data. The processor assigns the floating-point status control data to the FPSCR when it creates a new floating-point context.

This register is banked between Security states.

The FPDSCR bit assignments are:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:27]</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
<tr>
<td>[26]</td>
<td>AHP</td>
<td>Default value for FPSCR.AHP</td>
</tr>
<tr>
<td>[25]</td>
<td>DN</td>
<td>Default value for FPSCR.DN</td>
</tr>
<tr>
<td>[24]</td>
<td>FZ</td>
<td>Default value for FPSCR.FZ</td>
</tr>
<tr>
<td>[23:22]</td>
<td>RMode</td>
<td>Default value for FPSCR.RMode</td>
</tr>
<tr>
<td>[21:0]</td>
<td>-</td>
<td>Reserved, res0</td>
</tr>
</tbody>
</table>

Table 110. FPDSCR bit assignments
4.6.5 Code sequence for enabling the FPU

The FPU is disabled from reset. You must enable it before you can use any floating-point instructions. The code sequence shows how to enable the FPU in privileged mode. The core must be in privileged mode to read from and write to the CPACR.

If the Security Extension is implemented, when the system boots up, the secure software should set up NSACR to determine if the FPU (coprocessor 10 and 11) is accessible from the Non-secure side. The Secure software should also configure FPCCR to determine if the FPU is used by Secure software. After that, the FPU can be enabled.

Enabling the FPU

<table>
<thead>
<tr>
<th>Macro</th>
<th>Definition</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPACR</td>
<td>EQU 0xE000ED88</td>
<td>Read CPACR</td>
</tr>
<tr>
<td>LDR</td>
<td>R0, =CPACR</td>
<td>Set bits 20-23 to enable CP10 and CP11 coprocessors</td>
</tr>
<tr>
<td>LDR</td>
<td>r1, [R0]</td>
<td></td>
</tr>
<tr>
<td>ORR</td>
<td>r1, r1, #(0xF &lt;&lt; 20)</td>
<td>Write back the modified value to the CPACR</td>
</tr>
<tr>
<td>STR</td>
<td>R1, [R0]</td>
<td></td>
</tr>
<tr>
<td>DSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ISB</td>
<td></td>
<td>Reset pipeline now the FPU is enabled.</td>
</tr>
</tbody>
</table>
## Revision history

### Table 111. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>14-Feb-2020</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Added support for STM32U5 Series.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Updated Section Introduction.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Updated Table 1. Applicable products.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Updated Section 2.2 Cortex® M33 configurations.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Updated Table 17. STM32L5xx and STM32U5xx Cortex® M33 configuration.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Updated Section 2.4.5 Exception priorities.</strong></td>
</tr>
<tr>
<td>07-Mar-2022</td>
<td>2</td>
<td><strong>Updated Table 23. Extended priority when the number of interrupt priority levels is 8.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Added Table 24. Extended priority when the number of interrupt priority levels is 16.</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Updated Section 4.2.7 Interrupt Priority Registers.</strong></td>
</tr>
</tbody>
</table>
## Contents

1. **About this document** .............................................................. 2
   1.1 Typographic conventions ........................................................ 2
   1.2 List of abbreviations for registers ................................................. 2
   1.3 About the Cortex®-M33 processor and core peripherals ....................... 2
      1.3.1 System-level interface ..................................................... 4
      1.3.2 Security Extension ....................................................... 5
      1.3.3 Integrated configurable debug. ............................................... 5
      1.3.4 Cortex®-M33 processor features and benefits summary ................. 5
      1.3.5 Cortex®-M33 processor core peripherals ................................... 6

2. **The Cortex®-M33 processor** .................................................... 7
   2.1 Programmer's model ............................................................ 7
      2.1.1 Processor modes and privilege levels for software execution ............ 7
      2.1.2 Security states .......................................................... 7
      2.1.3 Core registers ........................................................... 7
      2.1.4 Exceptions and interrupts ................................................. 18
      2.1.5 Data types and data memory accesses ....................................... 18
      2.1.6 The Cortex Microcontroller Software Interface Standard ............... 18
   2.2 Cortex® M33 configurations ............................................... 18
   2.3 Memory model. ................................................................. 19
      2.3.1 Processor memory map .................................................. 19
      2.3.2 Memory regions, types, and attributes ....................................... 20
      2.3.3 Device memory ........................................................ 20
      2.3.4 Secure memory system and memory partitioning .............................. 20
      2.3.5 Behavior of memory accesses ............................................. 21
      2.3.6 Software ordering of memory accesses ...................................... 22
      2.3.7 Memory endianness ................................................... 23
      2.3.8 Synchronization primitives ................................................ 23
      2.3.9 Programming hints for the synchronization primitives ..................... 24
   2.4 Exception model ............................................................... 25
      2.4.1 Exception states .......................................................... 25
      2.4.2 Exception types. .......................................................... 25
      2.4.3 Exception handlers ....................................................... 29
      2.4.4 Vector table .......................................................... 30
      2.4.5 Exception priorities ................................................... 31
      2.4.6 Interrupt priority grouping ............................................. 33
### 3.4.8 REV, REV16, REVSH, and RBIT ........................................... 72
### 3.4.9 SADD16 and SADD8 .................................................... 73
### 3.4.10 SASX and SSAX ........................................................ 74
### 3.4.11 SEL .................................................................. 76
### 3.4.12 SHADD16 and SHADD8 .................................................. 77
### 3.4.13 SHASX and SHSAX ..................................................... 77
### 3.4.14 SHSUB16 and SHSUB8 .................................................. 78
### 3.4.15 SSUB16 and SSUB8 ..................................................... 79
### 3.4.16 TST and TEQ .......................................................... 81
### 3.4.17 UADD16 and UADD8 .................................................... 81
### 3.4.18 UASX and USAX ....................................................... 82
### 3.4.19 UHADD16 and UHADD8 .................................................. 84
### 3.4.20 UHASX and UHSAX ..................................................... 85
### 3.4.21 USUB16 and USUB8 ..................................................... 87
### 3.4.22 USAD8 ................................................................ 87
### 3.4.23 USADA8 .............................................................. 87
### 3.4.24 USUB16 and USUB8 ..................................................... 88

### 3.5 Multiply and divide instructions .................................................. 89
### 3.5.1 MUL, MLA, and MLS ..................................................... 90
### 3.5.2 SDIV and UDIV ........................................................... 91
### 3.5.3 SMLAWB, SMLAWT, SMLABB, SMLATB, SMLATB, and SMLATT .................. 92
### 3.5.4 SMLAD and SMLADX .................................................... 93
### 3.5.5 SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT ............... 94
### 3.5.6 SMLSD and SMLSLD ................................................... 95
### 3.5.7 SMMLA and SMMLS ..................................................... 97
### 3.5.8 SMMUL ............................................................... 98
### 3.5.9 SMUAD and SMUSD .................................................... 99
### 3.5.10 SMUL and SMULW ..................................................... 100
### 3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL ........................................... 101

### 3.6 Saturating instructions ........................................................ 102
### 3.6.1 SSAT and USAT .......................................................... 103
### 3.6.2 SSAT16 and USAT16 .................................................... 104
### 3.6.3 QADD and QSUB ....................................................... 105
### 3.6.4 QASX and QSAX ....................................................... 106
### 3.6.5 QDADD and QDSUB .................................................... 107
### 3.6.6 UQASX and UQSAX ..................................................... 108
### 3.6.7 UQADD and UQSUB .................................................... 109

### 3.7 Packing and unpacking instructions ............................................. 110
3.7.1 PKHBT and PKHTB .................................................... 111
3.7.2 SXTA and UXTA ....................................................... 112
3.7.3 SXT and UXT ......................................................... 113

3.8 Bit field instructions ........................................................... 115
3.8.1 BFC and BFI .......................................................... 115
3.8.2 SBFX and UBFX ....................................................... 116

3.9 Branch and control instructions ................................................. 116
3.9.1 List of branch and control instructions ....................................... 116
3.9.2 B, BL, BX, and BLX ..................................................... 117
3.9.3 BXNS and BLXNS ..................................................... 118
3.9.4 CBZ and CBNZ ........................................................ 118
3.9.5 IT .................................................................. 119
3.9.6 TBB and TBH ......................................................... 121

3.10 Floating-point instructions ..................................................... 122
3.10.1 FLDMDBX, FLDMIAX ................................................... 124
3.10.2 FSTMDBX, FSTMIAX ................................................... 124
3.10.3 VABS ............................................................... 125
3.10.4 VADD ............................................................... 125
3.10.5 VCMP and VCMPE ..................................................... 126
3.10.6 VCVT and VCVTR between floating-point and integer ............... 126
3.10.7 VCVT between floating-point and fixed-point ............................ 127
3.10.8 VDIV ................................................................ 128
3.10.9 VFMA and VFMS ...................................................... 128
3.10.10 VFNMA and VFNMS ............................................... 129
3.10.11 VLDM ............................................................... 129
3.10.12 VLDR ............................................................... 130
3.10.13 VLLDM .............................................................. 131
3.10.14 VLSTM .............................................................. 132
3.10.15 VMLA and VMLS ...................................................... 132
3.10.16 VMOV Immediate ..................................................... 133
3.10.17 VMOV Register ...................................................... 133
3.10.18 VMOV scalar to core register ............................................. 134
3.10.19 VMOV core register to single-precision ................................. 134
3.10.20 VMOV two core registers to two single-precision registers ....... 135
3.10.21 VMOV two core registers and a double-precision register ........... 135
3.10.22 VMOV core register to scalar ............................................. 136
3.10.23 VMRS ............................................................... 136
3.10.24 VMSR ............................................................... 137
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.10.25</td>
<td>VMUL</td>
<td>137</td>
</tr>
<tr>
<td>3.10.26</td>
<td>VNEG</td>
<td>138</td>
</tr>
<tr>
<td>3.10.27</td>
<td>VNMLA, VNMLS and VNMUL</td>
<td>138</td>
</tr>
<tr>
<td>3.10.28</td>
<td>VPOP</td>
<td>139</td>
</tr>
<tr>
<td>3.10.29</td>
<td>VPUSH</td>
<td>139</td>
</tr>
<tr>
<td>3.10.30</td>
<td>VSQRT</td>
<td>140</td>
</tr>
<tr>
<td>3.10.31</td>
<td>VSTM</td>
<td>140</td>
</tr>
<tr>
<td>3.10.32</td>
<td>VSTR</td>
<td>141</td>
</tr>
<tr>
<td>3.10.33</td>
<td>VSUB</td>
<td>142</td>
</tr>
<tr>
<td>3.10.34</td>
<td>VSEL</td>
<td>142</td>
</tr>
<tr>
<td>3.10.35</td>
<td>VCVTA, VCVTM VCVTN, and VCVTP</td>
<td>143</td>
</tr>
<tr>
<td>3.10.36</td>
<td>VCVTB and VCVTT</td>
<td>143</td>
</tr>
<tr>
<td>3.10.37</td>
<td>VMAXNM and VMINNM</td>
<td>144</td>
</tr>
<tr>
<td>3.10.38</td>
<td>VRINTR and VRINTX</td>
<td>144</td>
</tr>
<tr>
<td>3.10.39</td>
<td>VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ</td>
<td>145</td>
</tr>
<tr>
<td>3.11</td>
<td>Miscellaneous instructions</td>
<td>146</td>
</tr>
<tr>
<td>3.11.1</td>
<td>BKPT</td>
<td>146</td>
</tr>
<tr>
<td>3.11.2</td>
<td>CPS</td>
<td>147</td>
</tr>
<tr>
<td>3.11.3</td>
<td>CPY</td>
<td>148</td>
</tr>
<tr>
<td>3.11.4</td>
<td>DMB</td>
<td>148</td>
</tr>
<tr>
<td>3.11.5</td>
<td>DSB</td>
<td>148</td>
</tr>
<tr>
<td>3.11.6</td>
<td>ISB</td>
<td>149</td>
</tr>
<tr>
<td>3.11.7</td>
<td>MRS</td>
<td>149</td>
</tr>
<tr>
<td>3.11.8</td>
<td>MSR</td>
<td>150</td>
</tr>
<tr>
<td>3.11.9</td>
<td>NOP</td>
<td>150</td>
</tr>
<tr>
<td>3.11.10</td>
<td>SEV</td>
<td>151</td>
</tr>
<tr>
<td>3.11.11</td>
<td>SG</td>
<td>151</td>
</tr>
<tr>
<td>3.11.12</td>
<td>SVC</td>
<td>151</td>
</tr>
<tr>
<td>3.11.13</td>
<td>TT, TTT, TTA, and TTAT</td>
<td>152</td>
</tr>
<tr>
<td>3.11.14</td>
<td>UDF</td>
<td>153</td>
</tr>
<tr>
<td>3.11.15</td>
<td>WFE</td>
<td>154</td>
</tr>
<tr>
<td>3.11.16</td>
<td>WFI</td>
<td>154</td>
</tr>
<tr>
<td>3.11.17</td>
<td>YIELD</td>
<td>154</td>
</tr>
<tr>
<td>3.12</td>
<td>Memory access instructions</td>
<td>155</td>
</tr>
<tr>
<td>3.12.1</td>
<td>ADR</td>
<td>155</td>
</tr>
<tr>
<td>3.12.2</td>
<td>LDR and STR, immediate offset</td>
<td>156</td>
</tr>
<tr>
<td>3.12.3</td>
<td>LDR and STR, register offset</td>
<td>158</td>
</tr>
<tr>
<td>3.12.4</td>
<td>LDR and STR, unprivileged</td>
<td>160</td>
</tr>
</tbody>
</table>
3.12.5 LDR, PC-relative ................................................................. 161
3.12.6 LDM and STM ............................................................... 162
3.12.7 PLD ............................................................................. 164
3.12.8 PUSH and POP ............................................................ 164
3.12.9 LDA and STL ............................................................... 165
3.12.10 LDREX and STREX ...................................................... 166
3.12.11 LDAEX and STLEX .................................................... 167
3.12.12 CLREX ................................................................. 169

4 Cortex®-M33 peripherals .......................................................... 170
4.1 About the Cortex®-M33 peripherals ........................................ 170
4.2 Nested Vectored Interrupt Controller .................................... 170
4.2.1 Accessing the NVIC registers using CMSIS ......................... 171
4.2.2 Interrupt Set Enable Registers ....................................... 172
4.2.3 Interrupt Clear Enable Registers .................................... 173
4.2.4 Interrupt Set Pending Registers - Cortex-M33 .................. 173
4.2.5 Interrupt Active Bit Registers ....................................... 174
4.2.6 Interrupt Target Non-secure Registers ............................ 174
4.2.7 Interrupt Priority Registers ........................................... 174
4.2.8 Interrupt Clear Pending Registers .................................. 175
4.2.9 Software Trigger Interrupt Register ............................... 176
4.2.10 Level-sensitive and pulse interrupts ............................. 176
4.2.11 NVIC usage hints and tips ........................................... 177
4.3 System Control Block .......................................................... 177
4.3.1 Coprocessor Access Control Register ........................... 178
4.3.2 Non-secure Access Control Register .............................. 179
4.3.3 Auxiliary Control Register ........................................... 179
4.3.4 CPUID Base Register .................................................. 181
4.3.5 Interrupt Control and State Register ............................. 181
4.3.6 Vector Table Offset Register ........................................ 184
4.3.7 Application Interrupt and Reset Control Register ............. 184
4.3.8 System Control Register ............................................... 187
4.3.9 Configuration and Control Register .............................. 188
4.3.10 System Handler Priority Registers ............................... 190
4.3.11 System Handler Control and State Register .................. 191
4.3.12 Configurable Fault Status Register ............................. 193
4.3.13 HardFault Status Register .......................................... 197
4.3.14 MemManage Fault Address Register .......................... 197
4.3.15 BusFault Address Register ......................................... 198
4.3.16 System control block design hints and tips ................................... 198
4.4 System timer, SysTick ......................................................................... 198
  4.4.1 SysTick Control and Status Register ............................................... 199
  4.4.2 SysTick Reload Value Register ...................................................... 199
  4.4.3 SysTick Current Value Register ...................................................... 200
  4.4.4 SysTick Calibration Value Register ................................................ 200
  4.4.5 SysTick usage hints and tips ........................................................ 201
4.5 Security Attribution and Memory Protection ......................................... 201
  4.5.1 Security Attribution Unit .............................................................. 201
  4.5.2 Security Attribution Unit Control Register ...................................... 202
  4.5.3 Security Attribution Unit Type Register .......................................... 202
  4.5.4 Security Attribution Unit Region Number Register .......................... 203
  4.5.5 Security Attribution Unit Region Base Address Register .................. 203
  4.5.6 Security Attribution Unit Region Limit Address Register .................. 203
  4.5.7 Secure Fault Status Register ........................................................ 204
  4.5.8 Secure Fault Address Register ...................................................... 205
  4.5.9 Memory Protection Unit .............................................................. 206
  4.5.10 MPU Type Register .................................................................. 207
  4.5.11 MPU Control Register ............................................................... 207
  4.5.12 MPU Region Number Register .................................................... 208
  4.5.13 MPU Region Base Address Register ............................................. 209
  4.5.14 MPU Region Base Address Register Alias, n=1-3 ........................ 210
  4.5.15 MPU Region Limit Address Register ............................................ 210
  4.5.16 MPU Region Limit Address Register Alias, n=1-3 ....................... 210
  4.5.17 MPU Memory Attribute Indirection Registers 0 and 1 .................... 210
  4.5.18 MPU mismatch ......................................................................... 212
  4.5.19 Updating protected memory regions ............................................. 212
  4.5.20 MPU design hints and tips .......................................................... 212
4.6 Floating-Point Unit ............................................................................. 213
  4.6.1 Floating-point Context Control Register ........................................ 213
  4.6.2 Floating-point Context Address Register ....................................... 217
  4.6.3 Floating-point Status Control Register .......................................... 217
  4.6.4 Floating-point Default Status Control Register ............................... 218
  4.6.5 Code sequence for enabling the FPU ............................................. 219

Revision history ................................................................................. 220
List of tables ..................................................................................... 228
List of figures ..................................................................................... 231
## List of tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Applicable products</td>
<td>1</td>
</tr>
<tr>
<td>Table 2</td>
<td>Core register set summary without the Security Extension</td>
<td>8</td>
</tr>
<tr>
<td>Table 3</td>
<td>Core register set summary with the Security Extension</td>
<td>9</td>
</tr>
<tr>
<td>Table 4</td>
<td>Stack pointer register without the Security Extension</td>
<td>10</td>
</tr>
<tr>
<td>Table 5</td>
<td>Stack pointer register with the Security Extension</td>
<td>10</td>
</tr>
<tr>
<td>Table 6</td>
<td>Stack limit registers without the Security Extension</td>
<td>11</td>
</tr>
<tr>
<td>Table 7</td>
<td>Stack limit registers with the Security Extension</td>
<td>11</td>
</tr>
<tr>
<td>Table 8</td>
<td>MSPLIM and PSPLIM register bit assignments</td>
<td>11</td>
</tr>
<tr>
<td>Table 9</td>
<td>xPSR register combinations</td>
<td>12</td>
</tr>
<tr>
<td>Table 10</td>
<td>APSR bit assignments</td>
<td>12</td>
</tr>
<tr>
<td>Table 11</td>
<td>IPSR bit assignments</td>
<td>13</td>
</tr>
<tr>
<td>Table 12</td>
<td>EPSR bit assignments</td>
<td>14</td>
</tr>
<tr>
<td>Table 13</td>
<td>PRIMASK register bit assignments</td>
<td>15</td>
</tr>
<tr>
<td>Table 14</td>
<td>FAULTMASK register bit assignments</td>
<td>16</td>
</tr>
<tr>
<td>Table 15</td>
<td>BASEPRI register bit assignments</td>
<td>16</td>
</tr>
<tr>
<td>Table 16</td>
<td>CONTROL register bit assignments</td>
<td>17</td>
</tr>
<tr>
<td>Table 17</td>
<td>STM32L5xx and STM32U5xx Cortex® M33 configuration</td>
<td>18</td>
</tr>
<tr>
<td>Table 18</td>
<td>Memory access behavior</td>
<td>21</td>
</tr>
<tr>
<td>Table 19</td>
<td>Memory region shareability and cache policies</td>
<td>22</td>
</tr>
<tr>
<td>Table 20</td>
<td>CMSIS functions for exclusive access instructions</td>
<td>25</td>
</tr>
<tr>
<td>Table 21</td>
<td>Properties of the different exception types with the Security Extension</td>
<td>27</td>
</tr>
<tr>
<td>Table 22</td>
<td>Properties of the different exception type without the Security Extensions</td>
<td>28</td>
</tr>
<tr>
<td>Table 23</td>
<td>Extended priority when the number of interrupt priority levels is 8</td>
<td>32</td>
</tr>
<tr>
<td>Table 24</td>
<td>Extended priority when the number of interrupt priority levels is 16</td>
<td>32</td>
</tr>
<tr>
<td>Table 25</td>
<td>Exception return behavior</td>
<td>36</td>
</tr>
<tr>
<td>Table 26</td>
<td>Exception return behavior</td>
<td>37</td>
</tr>
<tr>
<td>Table 27</td>
<td>Security state transitions</td>
<td>37</td>
</tr>
<tr>
<td>Table 28</td>
<td>Faults</td>
<td>39</td>
</tr>
<tr>
<td>Table 29</td>
<td>Fault status and fault address registers</td>
<td>40</td>
</tr>
<tr>
<td>Table 30</td>
<td>Cortex-M33 instruction set summary</td>
<td>43</td>
</tr>
<tr>
<td>Table 31</td>
<td>CMSIS functions to generate some Cortex-M33 processor instructions</td>
<td>54</td>
</tr>
<tr>
<td>Table 32</td>
<td>CMSIS functions to access the special registers</td>
<td>56</td>
</tr>
<tr>
<td>Table 33</td>
<td>CMSIS intrinsic functions to access the Non-secure special registers</td>
<td>56</td>
</tr>
<tr>
<td>Table 34</td>
<td>Condition code suffixes</td>
<td>62</td>
</tr>
<tr>
<td>Table 35</td>
<td>Data processing instructions</td>
<td>63</td>
</tr>
<tr>
<td>Table 36</td>
<td>Multiply and divide instructions</td>
<td>89</td>
</tr>
<tr>
<td>Table 37</td>
<td>Saturating instructions</td>
<td>102</td>
</tr>
<tr>
<td>Table 38</td>
<td>Packing and unpacking instructions</td>
<td>110</td>
</tr>
<tr>
<td>Table 39</td>
<td>Bit field instructions</td>
<td>115</td>
</tr>
<tr>
<td>Table 40</td>
<td>Branch and control instructions</td>
<td>116</td>
</tr>
<tr>
<td>Table 41</td>
<td>Branch ranges</td>
<td>117</td>
</tr>
<tr>
<td>Table 42</td>
<td>Floating-point instructions</td>
<td>122</td>
</tr>
<tr>
<td>Table 43</td>
<td>Miscellaneous instructions</td>
<td>146</td>
</tr>
<tr>
<td>Table 44</td>
<td>Security state and access permissions in the destination register</td>
<td>152</td>
</tr>
<tr>
<td>Table 45</td>
<td>Memory access instructions</td>
<td>155</td>
</tr>
<tr>
<td>Table 46</td>
<td>Offset ranges</td>
<td>158</td>
</tr>
<tr>
<td>Table 47</td>
<td>Offset ranges</td>
<td>162</td>
</tr>
<tr>
<td>Table 48</td>
<td>Core peripheral register regions</td>
<td>170</td>
</tr>
<tr>
<td>Table 49</td>
<td>NVIC registers summary</td>
<td>171</td>
</tr>
<tr>
<td>Table 50</td>
<td>CMSIS access NVIC functions</td>
<td>171</td>
</tr>
<tr>
<td>Table 51</td>
<td>NVIC_ISRn bit assignments</td>
<td>172</td>
</tr>
<tr>
<td>Table 52</td>
<td>NVIC_ICERn bit assignments</td>
<td>173</td>
</tr>
<tr>
<td>Table 53</td>
<td>NVIC_ISPRn bit assignments</td>
<td>173</td>
</tr>
</tbody>
</table>
### List of tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 54.</td>
<td>NVIC_IABRn bit assignments</td>
<td>174</td>
</tr>
<tr>
<td>Table 55.</td>
<td>NVIC_ITNSn bit assignments</td>
<td>174</td>
</tr>
<tr>
<td>Table 56.</td>
<td>NVIC_IPRn bit assignments</td>
<td>175</td>
</tr>
<tr>
<td>Table 57.</td>
<td>NVIC_ICPRn bit assignments</td>
<td>176</td>
</tr>
<tr>
<td>Table 58.</td>
<td>STIR bit assignments</td>
<td>176</td>
</tr>
<tr>
<td>Table 59.</td>
<td>Summary of the system control block registers</td>
<td>177</td>
</tr>
<tr>
<td>Table 60.</td>
<td>CPACR bit assignments</td>
<td>178</td>
</tr>
<tr>
<td>Table 61.</td>
<td>NSACR bit assignments</td>
<td>179</td>
</tr>
<tr>
<td>Table 62.</td>
<td>ACTLR bit assignments</td>
<td>180</td>
</tr>
<tr>
<td>Table 63.</td>
<td>CPUID bit assignments</td>
<td>181</td>
</tr>
<tr>
<td>Table 64.</td>
<td>ICSR bit assignments with the Security Extension</td>
<td>181</td>
</tr>
<tr>
<td>Table 65.</td>
<td>VTOR bit assignments</td>
<td>184</td>
</tr>
<tr>
<td>Table 66.</td>
<td>AIRCR bit assignments without the Security Extension</td>
<td>185</td>
</tr>
<tr>
<td>Table 67.</td>
<td>AIRCR bit assignments with the Security Extension</td>
<td>185</td>
</tr>
<tr>
<td>Table 68.</td>
<td>Priority grouping</td>
<td>187</td>
</tr>
<tr>
<td>Table 69.</td>
<td>AIRCR bit assignments with the Security Extension</td>
<td>188</td>
</tr>
<tr>
<td>Table 70.</td>
<td>CCR bit assignments with the Security Extension</td>
<td>189</td>
</tr>
<tr>
<td>Table 71.</td>
<td>System fault handler priority fields</td>
<td>190</td>
</tr>
<tr>
<td>Table 72.</td>
<td>SHPR1 register bit assignments</td>
<td>190</td>
</tr>
<tr>
<td>Table 73.</td>
<td>SHPR2 register bit assignments</td>
<td>191</td>
</tr>
<tr>
<td>Table 74.</td>
<td>SHPR3 register bit assignments</td>
<td>191</td>
</tr>
<tr>
<td>Table 75.</td>
<td>CCR bit assignments with the Security Extension</td>
<td>192</td>
</tr>
<tr>
<td>Table 76.</td>
<td>MMFSR bit assignments</td>
<td>193</td>
</tr>
<tr>
<td>Table 77.</td>
<td>BFSR bit assignments</td>
<td>195</td>
</tr>
<tr>
<td>Table 78.</td>
<td>UFSR bit assignments</td>
<td>196</td>
</tr>
<tr>
<td>Table 79.</td>
<td>HFSR bit assignments</td>
<td>197</td>
</tr>
<tr>
<td>Table 80.</td>
<td>MMFAR bit assignments</td>
<td>198</td>
</tr>
<tr>
<td>Table 81.</td>
<td>BFAR bit assignments</td>
<td>198</td>
</tr>
<tr>
<td>Table 82.</td>
<td>CMSIS function for system control</td>
<td>198</td>
</tr>
<tr>
<td>Table 83.</td>
<td>System timer registers summary</td>
<td>199</td>
</tr>
<tr>
<td>Table 84.</td>
<td>SYST_CSR bit assignments</td>
<td>199</td>
</tr>
<tr>
<td>Table 85.</td>
<td>SYST_RVR bit assignments</td>
<td>200</td>
</tr>
<tr>
<td>Table 86.</td>
<td>SYST_CVR bit assignments</td>
<td>200</td>
</tr>
<tr>
<td>Table 87.</td>
<td>SYST_CALIB register bit assignments</td>
<td>201</td>
</tr>
<tr>
<td>Table 88.</td>
<td>SAU registers summary</td>
<td>201</td>
</tr>
<tr>
<td>Table 89.</td>
<td>SAU_CTRL bit assignments</td>
<td>202</td>
</tr>
<tr>
<td>Table 90.</td>
<td>SAU_TYPE bit assignments</td>
<td>203</td>
</tr>
<tr>
<td>Table 91.</td>
<td>SAU_RNR bit assignments</td>
<td>203</td>
</tr>
<tr>
<td>Table 92.</td>
<td>SAU_RBAR bit assignments</td>
<td>203</td>
</tr>
<tr>
<td>Table 93.</td>
<td>SAU_RLAR bit assignments</td>
<td>204</td>
</tr>
<tr>
<td>Table 94.</td>
<td>SFSR bit assignments</td>
<td>204</td>
</tr>
<tr>
<td>Table 95.</td>
<td>SFAR bit assignments</td>
<td>206</td>
</tr>
<tr>
<td>Table 96.</td>
<td>Memory attributes summary</td>
<td>206</td>
</tr>
<tr>
<td>Table 97.</td>
<td>MPU registers summary</td>
<td>207</td>
</tr>
<tr>
<td>Table 98.</td>
<td>MPU_TYPE bit assignments</td>
<td>207</td>
</tr>
<tr>
<td>Table 99.</td>
<td>MPU_CTRL bit assignments</td>
<td>208</td>
</tr>
<tr>
<td>Table 100.</td>
<td>MPU_RNR bit assignments</td>
<td>209</td>
</tr>
<tr>
<td>Table 101.</td>
<td>MPU_RBAR bit assignments</td>
<td>209</td>
</tr>
<tr>
<td>Table 102.</td>
<td>MPU_RLAR bit assignments</td>
<td>210</td>
</tr>
<tr>
<td>Table 103.</td>
<td>MAIR_ATTR values for bits[3:2] when MAIR_ATTR[7:4] is 0000</td>
<td>211</td>
</tr>
<tr>
<td>Table 104.</td>
<td>MAIR_ATTR bit assignments when MAIR_ATTR[7:4] is not 0000</td>
<td>211</td>
</tr>
<tr>
<td>Table 105.</td>
<td>Memory region attributes for a microcontroller</td>
<td>213</td>
</tr>
<tr>
<td>Table 106.</td>
<td>Floating-point system registers summary</td>
<td>213</td>
</tr>
<tr>
<td>Table 107.</td>
<td>FPCCR bit assignments with the Security Extension</td>
<td>214</td>
</tr>
<tr>
<td>Table 108.</td>
<td>FPCAR bit assignments</td>
<td>217</td>
</tr>
<tr>
<td>Table</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>----------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>109</td>
<td>FPSCR bit assignments</td>
<td>217</td>
</tr>
<tr>
<td>110</td>
<td>FPDSCR bit assignments</td>
<td>218</td>
</tr>
<tr>
<td>111</td>
<td>Document revision history</td>
<td>220</td>
</tr>
</tbody>
</table>
List of figures

Figure 1. STM32 Cortex®-M33 processor implementation without the security extension ........................ 3
Figure 2. STM32 Cortex®-M33 processor implementation with the security extension .......................... 4
Figure 3. Core registers without the Security Extension ............................................................................... 8
Figure 4. Core registers with the Security Extension .................................................................................. 9
Figure 5. Cortex-M33 processor memory map ............................................................................................... 19
Figure 6. Little-endian example .................................................................................................................... 23
Figure 7. Vector table ................................................................................................................................. 30
Figure 8. Vector table ................................................................................................................................. 31
Figure 9. Stack frame when an interrupt or an exception is preserved on the stack with or without floating-point state .. 34
Figure 10. Stack frame extended to save additional context when the Security Extension is implemented .... 34
Figure 11. Extended exception stack frame .................................................................................................. 35
Figure 12. Security state transitions ............................................................................................................ 38
Figure 13. ASR #3 ................................................................................................................................. 59
Figure 14. LSR #3 ................................................................................................................................. 59
Figure 15. LSL #3 ................................................................................................................................. 60
Figure 16. ROR #3 ................................................................................................................................. 60
Figure 17. RRX ............................................................................................................................................ 60