Introduction

This document is addressed to application developers. It provides complete information on how to use the STM32G4 series microcontroller memory and peripherals. These devices come with different memory sizes, packages and peripherals, and include ST state-of-the-art patented technology.

For ordering information, mechanical and electrical device characteristics, refer to the corresponding datasheets.

For information on the Arm® Cortex®-M4 core, refer to the Cortex®-M4 Technical Reference Manual.

Related documents

- STM32G4xx datasheets
- STM32G4xx erratasheets
- PM0214: STM32 Cortex®-M4 MCUs and MPUs programming manual
# Contents

## 1 Documentation conventions
- 1.1 General information ........................................... 73
- 1.2 List of abbreviations for registers .......................... 73
- 1.3 Glossary ......................................................... 74
- 1.4 Product category definition .................................. 74
- 1.5 Availability of peripherals .................................... 74

## 2 System and memory overview .................................... 78
- 2.1 System architecture ........................................... 78
  - 2.1.1 I-bus ...................................................... 79
  - 2.1.2 D-bus ...................................................... 79
  - 2.1.3 S-bus ...................................................... 80
  - 2.1.4 DMA-bus .................................................. 80
  - 2.1.5 BusMatrix ............................................... 80
- 2.2 Memory organization .......................................... 81
  - 2.2.1 Introduction ............................................ 81
  - 2.2.2 Memory map and register boundary addresses ........... 82
- 2.3 Bit banding .................................................... 86
- 2.4 Embedded SRAM ............................................... 87
  - 2.4.1 Parity check ............................................. 88
  - 2.4.2 CCM SRAM write protection .............................. 88
  - 2.4.3 CCM SRAM read protection ............................... 89
  - 2.4.4 CCM SRAM erase ........................................ 89
- 2.5 Flash memory overview ....................................... 90
- 2.6 Boot configuration ............................................ 90
  - 2.6.1 Boot configuration ...................................... 90

## 3 Embedded flash memory (FLASH) for category 3 devices ...
- 3.1 Introduction .................................................. 93
- 3.2 FLASH main features ......................................... 93
- 3.3 FLASH functional description ................................. 94
  - 3.3.1 Flash memory organization .............................. 94
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3.2</td>
<td>Error code correction (ECC)</td>
</tr>
<tr>
<td>3.3.3</td>
<td>Read access latency</td>
</tr>
<tr>
<td>3.3.4</td>
<td>Adaptive real-time memory accelerator (ART Accelerator)</td>
</tr>
<tr>
<td>3.3.5</td>
<td>Flash program and erase operations</td>
</tr>
<tr>
<td>3.3.6</td>
<td>Flash main memory erase sequences</td>
</tr>
<tr>
<td>3.3.7</td>
<td>Flash main memory programming sequences</td>
</tr>
<tr>
<td>3.3.8</td>
<td>Read-while-write (RWW) available only in dual bank mode (DBANK = 1)</td>
</tr>
<tr>
<td>3.4</td>
<td>FLASH option bytes</td>
</tr>
<tr>
<td>3.4.1</td>
<td>Option bytes description</td>
</tr>
<tr>
<td>3.4.2</td>
<td>Option bytes programming</td>
</tr>
<tr>
<td>3.5</td>
<td>FLASH memory protection</td>
</tr>
<tr>
<td>3.5.1</td>
<td>Read protection (RDP)</td>
</tr>
<tr>
<td>3.5.2</td>
<td>Proprietary code readout protection (PCROP)</td>
</tr>
<tr>
<td>3.5.3</td>
<td>Write protection (WRP)</td>
</tr>
<tr>
<td>3.5.4</td>
<td>Securable memory area</td>
</tr>
<tr>
<td>3.5.5</td>
<td>Disabling core debug access</td>
</tr>
<tr>
<td>3.5.6</td>
<td>Forcing boot from flash memory</td>
</tr>
<tr>
<td>3.6</td>
<td>FLASH interrupts</td>
</tr>
<tr>
<td>3.7</td>
<td>FLASH registers</td>
</tr>
<tr>
<td>3.7.1</td>
<td>Flash access control register (FLASH_ACR)</td>
</tr>
<tr>
<td>3.7.2</td>
<td>Flash Power-down key register (FLASH_PDKEYR)</td>
</tr>
<tr>
<td>3.7.3</td>
<td>Flash key register (FLASH_KEYR)</td>
</tr>
<tr>
<td>3.7.4</td>
<td>Flash option key register (FLASH_OPTKEYR)</td>
</tr>
<tr>
<td>3.7.5</td>
<td>Flash status register (FLASH_SR)</td>
</tr>
<tr>
<td>3.7.6</td>
<td>Flash control register (FLASH_CR)</td>
</tr>
<tr>
<td>3.7.7</td>
<td>Flash ECC register (FLASH_ECCR)</td>
</tr>
<tr>
<td>3.7.8</td>
<td>Flash option register (FLASH_OPTR)</td>
</tr>
<tr>
<td>3.7.9</td>
<td>Flash PCROP1 Start address register (FLASH_PCROP1SR)</td>
</tr>
<tr>
<td>3.7.10</td>
<td>Flash PCROP1 End address register (FLASH_PCROP1ER)</td>
</tr>
<tr>
<td>3.7.11</td>
<td>Flash Bank 1 WRP area A address register (FLASH_WRP1AR)</td>
</tr>
<tr>
<td>3.7.12</td>
<td>Flash Bank 1 WRP area B address register (FLASH_WRP1BR)</td>
</tr>
<tr>
<td>3.7.13</td>
<td>Flash PCROP2 Start address register (FLASH_PCROP2SR)</td>
</tr>
<tr>
<td>3.7.14</td>
<td>Flash PCROP2 End address register (FLASH_PCROP2ER)</td>
</tr>
<tr>
<td>3.7.15</td>
<td>Flash Bank 2 WRP area A address register (FLASH_WRP2AR)</td>
</tr>
<tr>
<td>3.7.16</td>
<td>Flash Bank 2 WRP area B address register (FLASH_WRP2BR)</td>
</tr>
<tr>
<td>3.7.17</td>
<td>Flash securable area bank1 register (FLASH_SEC1R)</td>
</tr>
</tbody>
</table>
4 Embedded flash memory (FLASH) for category 4 devices 147
4.1 Introduction 147
4.2 FLASH main features 147
4.3 FLASH functional description 148
4.3.1 Flash memory organization 148
4.3.2 Error code correction (ECC) 149
4.3.3 Read access latency 149
4.3.4 Adaptive real-time memory accelerator (ART Accelerator) 150
4.3.5 Flash program and erase operations 153
4.3.6 Flash main memory erase sequences 154
4.3.7 Flash main memory programming sequences 155
4.4 FLASH option bytes 159
4.4.1 Option bytes description 159
4.4.2 Option bytes programming 164
4.5 FLASH memory protection 165
4.5.1 Read protection (RDP) 165
4.5.2 Proprietary code readout protection (PCROP) 168
4.5.3 Write protection (WRP) 169
4.5.4 Securable memory area 170
4.5.5 Disabling core debug access 171
4.5.6 Forcing boot from flash memory 171
4.6 FLASH interrupts 171
4.7 FLASH registers 172
4.7.1 Flash access control register (FLASH_ACR) 172
4.7.2 Flash Power-down key register (FLASH_PDKEYR) 173
4.7.3 Flash key register (FLASH_KEYR) 174
4.7.4 Flash option key register (FLASH_OPTKEYR) 174
4.7.5 Flash status register (FLASH_SR) 174
4.7.6 Flash control register (FLASH_CR) 176
4.7.7 Flash ECC register (FLASH_ECCR) 178
4.7.8 Flash option register (FLASH_OPTR) 179
4.7.9 Flash PCROP1 Start address register (FLASH_PCROP1SR) 181
5 Embedded flash memory (FLASH)
for category 2 devices ........................................... 187
  5.1 Introduction ................................................. 187
  5.2 FLASH main features ......................................... 187
  5.3 FLASH functional description ................................. 188
    5.3.1 Flash memory organization ............................ 188
    5.3.2 Error code correction (ECC) .......................... 189
    5.3.3 Read access latency ................................... 189
    5.3.4 Adaptive real-time memory accelerator (ART Accelerator) .... 190
    5.3.5 Flash program and erase operations .................... 193
    5.3.6 Flash main memory erase sequences .................... 194
    5.3.7 Flash main memory programming sequences .............. 195
  5.4 FLASH option bytes .......................................... 199
    5.4.1 Option bytes description .............................. 199
    5.4.2 Option bytes programming ............................... 204
  5.5 FLASH memory protection ..................................... 205
    5.5.1 Read protection (RDP) .................................. 205
    5.5.2 Proprietary code readout protection (PCROP) .......... 208
    5.5.3 Write protection (WRP) ................................ 209
    5.5.4 Securable memory area .................................. 210
    5.5.5 Disabling core debug access ............................ 211
    5.5.6 Forcing boot from flash memory ......................... 211
  5.6 FLASH interrupts ............................................. 212
  5.7 FLASH registers .............................................. 213
    5.7.1 Flash access control register (FLASH_ACR) ............ 213
    5.7.2 Flash Power-down key register (FLASH_PDKEYR) ......... 214
    5.7.3 Flash key register (FLASH_KEYR) ........................ 215
    5.7.4 Flash option key register (FLASH_OPTKEYR) ............ 215
    5.7.5 Flash status register (FLASH_SR) ....................... 215
    5.7.6 Flash control register (FLASH_CR) ..................... 217
5.7.7 Flash ECC register (FLASH_ECCR) .............................. 219
5.7.8 Flash option register (FLASH_OPTR) ............................ 220
5.7.9 Flash PCROP1 Start address register (FLASH_PCROP1SR) ... 222
5.7.10 Flash PCROP1 End address register (FLASH_PCROP1ER) .... 222
5.7.11 Flash WRP area A address register (FLASH_WRP1AR) ....... 223
5.7.12 Flash WRP area B address register (FLASH_WRP1BR) ....... 223
5.7.13 Flash securable area register (FLASH_SEC1R) ................. 224
5.7.14 FLASH register map ........................................ 225

6  Power control (PWR) ........................................ 227

6.1 Power supplies ........................................... 227
  6.1.1 Independent analog peripherals supply ....................... 228
  6.1.2 USB transceivers supply .................................. 229
  6.1.3 Battery backup domain .................................... 229
  6.1.4 Voltage regulator ......................................... 230
  6.1.5 Dynamic voltage scaling management ....................... 231

6.2 Power supply supervisor .................................... 233
  6.2.1 Power-on reset (POR) / power-down reset (PDR) / brown-out reset (BOR) ........................................... 233
  6.2.2 Programmable voltage detector (PVD) ....................... 234
  6.2.3 Peripheral Voltage Monitoring (PVM) ....................... 235

6.3 Low-power modes ......................................... 236
  6.3.1 Run mode .................................................. 241
  6.3.2 Low-power run mode (LP run) ............................. 241
  6.3.3 Low power modes ......................................... 242
  6.3.4 Sleep mode ............................................... 243
  6.3.5 Low-power sleep mode (LP sleep) .......................... 244
  6.3.6 Stop 0 mode ................................................ 245
  6.3.7 Stop 1 mode ................................................ 247
  6.3.8 Standby mode ............................................. 248
  6.3.9 Shutdown mode ............................................ 251
  6.3.10 Auto-wakeup from low-power mode ......................... 252

6.4 PWR registers ........................................... 253
  6.4.1 Power control register 1 (PWR_CR1) ....................... 253
  6.4.2 Power control register 2 (PWR_CR2) ....................... 254
  6.4.3 Power control register 3 (PWR_CR3) ....................... 254
  6.4.4 Power control register 4 (PWR_CR4) ....................... 256
6.4.5 Power status register 1 (PWR_SR1) ........................................ 257
6.4.6 Power status register 2 (PWR_SR2) ................................. 258
6.4.7 Power status clear register (PWR_SCR) ...................... 259
6.4.8 Power Port A pull-up control register (PWR_PUCRA) .... 260
6.4.9 Power Port A pull-down control register (PWR_PDCRA) .. 260
6.4.10 Power Port B pull-up control register (PWR_PUCRB) ... 261
6.4.11 Power Port B pull-down control register (PWR_PDCRB) 261
6.4.12 Power Port C pull-up control register (PWR_PUCRC) ... 262
6.4.13 Power Port C pull-down control register (PWR_PDCRC) 262
6.4.14 Power Port D pull-up control register (PWR_PUCRD) ... 263
6.4.15 Power Port D pull-down control register (PWR_PDCRD) 263
6.4.16 Power Port E pull-up control register (PWR_PUCRE) ... 264
6.4.17 Power Port E pull-down control register (PWR_PDCRE) 264
6.4.18 Power Port F pull-up control register (PWR_PUCRF) ... 265
6.4.19 Power Port F pull-down control register (PWR_PDCRF) 265
6.4.20 Power Port G pull-up control register (PWR_PUCRG) ... 266
6.4.21 Power Port G pull-down control register (PWR_PDCRG) 266
6.4.22 Power control register (PWR_CR5) ......................... 267
6.4.23 PWR register map and reset value table ....................... 268

7 Reset and clock control (RCC) ............................................. 270

7.1 Reset ............................................................................. 270
7.1.1 Power reset .............................................................. 270
7.1.2 System reset ............................................................. 270
7.1.3 RTC domain reset ..................................................... 272

7.2 Clocks ......................................................................... 272
7.2.1 HSE clock ............................................................... 276
7.2.2 HSI16 clock .............................................................. 277
7.2.3 HSI48 clock .............................................................. 278
7.2.4 PLL ........................................................................ 278
7.2.5 LSE clock ............................................................... 278
7.2.6 LSI clock ................................................................. 279
7.2.7 System clock (SYSCLK) selection ......................... 279
7.2.8 Clock source frequency versus voltage scaling ........ 280
7.2.9 Clock security system (CSS) .................................. 280
7.2.10 Clock security system on LSE ............................... 280
7.2.11 ADC clock ........................................................... 281
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.2.12</td>
<td>RTC clock</td>
<td>281</td>
</tr>
<tr>
<td>7.2.13</td>
<td>Timer clock</td>
<td>281</td>
</tr>
<tr>
<td>7.2.14</td>
<td>Watchdog clock</td>
<td>282</td>
</tr>
<tr>
<td>7.2.15</td>
<td>Clock-out capability</td>
<td>282</td>
</tr>
<tr>
<td>7.2.16</td>
<td>Internal/external clock measurement with TIM5/TIM15/TIM16/TIM17</td>
<td>282</td>
</tr>
<tr>
<td>7.2.17</td>
<td>Peripheral clock enable register (RCC_AHBxENR, RCC_APBxENRy)</td>
<td>285</td>
</tr>
<tr>
<td>7.3</td>
<td>Low-power modes</td>
<td>286</td>
</tr>
<tr>
<td>7.4</td>
<td>RCC registers</td>
<td>287</td>
</tr>
<tr>
<td>7.4.1</td>
<td>Clock control register (RCC_CR)</td>
<td>287</td>
</tr>
<tr>
<td>7.4.2</td>
<td>Internal clock sources calibration register (RCC_ICSCR)</td>
<td>288</td>
</tr>
<tr>
<td>7.4.3</td>
<td>Clock configuration register (RCC_CFGR)</td>
<td>289</td>
</tr>
<tr>
<td>7.4.4</td>
<td>PLL configuration register (RCC_PLLCFGR)</td>
<td>291</td>
</tr>
<tr>
<td>7.4.5</td>
<td>Clock interrupt enable register (RCC_CIER)</td>
<td>294</td>
</tr>
<tr>
<td>7.4.6</td>
<td>Clock interrupt flag register (RCC_CIFR)</td>
<td>295</td>
</tr>
<tr>
<td>7.4.7</td>
<td>Clock interrupt clear register (RCC_CICR)</td>
<td>296</td>
</tr>
<tr>
<td>7.4.8</td>
<td>AHB1 peripheral reset register (RCC_AHB1RSTR)</td>
<td>297</td>
</tr>
<tr>
<td>7.4.9</td>
<td>AHB2 peripheral reset register (RCC_AHB2RSTR)</td>
<td>298</td>
</tr>
<tr>
<td>7.4.10</td>
<td>AHB3 peripheral reset register (RCC_AHB3RSTR)</td>
<td>300</td>
</tr>
<tr>
<td>7.4.11</td>
<td>APB1 peripheral reset register 1 (RCC_APB1RSTR1)</td>
<td>301</td>
</tr>
<tr>
<td>7.4.12</td>
<td>APB1 peripheral reset register 2 (RCC_APB1RSTR2)</td>
<td>303</td>
</tr>
<tr>
<td>7.4.13</td>
<td>APB2 peripheral reset register (RCC_APB2RSTR)</td>
<td>303</td>
</tr>
<tr>
<td>7.4.14</td>
<td>AHB1 peripheral clock enable register (RCC_AHB1ENR)</td>
<td>305</td>
</tr>
<tr>
<td>7.4.15</td>
<td>AHB2 peripheral clock enable register (RCC_AHB2ENR)</td>
<td>306</td>
</tr>
<tr>
<td>7.4.16</td>
<td>AHB3 peripheral clock enable register (RCC_AHB3ENR)</td>
<td>308</td>
</tr>
<tr>
<td>7.4.17</td>
<td>APB1 peripheral clock enable register 1 (RCC_APB1ENR1)</td>
<td>309</td>
</tr>
<tr>
<td>7.4.18</td>
<td>APB1 peripheral clock enable register 2 (RCC_APB1ENR2)</td>
<td>311</td>
</tr>
<tr>
<td>7.4.19</td>
<td>APB2 peripheral clock enable register (RCC_APB2ENR)</td>
<td>312</td>
</tr>
<tr>
<td>7.4.20</td>
<td>AHB1 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB1SMENR)</td>
<td>313</td>
</tr>
<tr>
<td>7.4.21</td>
<td>AHB2 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB2SMENR)</td>
<td>315</td>
</tr>
<tr>
<td>7.4.22</td>
<td>AHB3 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB3SMENR)</td>
<td>317</td>
</tr>
<tr>
<td>7.4.23</td>
<td>APB1 peripheral clocks enable in Sleep and Stop modes register 1 (RCC_APB1SMENR1)</td>
<td>317</td>
</tr>
<tr>
<td>7.4.24</td>
<td>APB1 peripheral clocks enable in Sleep and Stop modes register 2 (RCC_APB1SMENR2)</td>
<td>320</td>
</tr>
</tbody>
</table>
### 8 Clock recovery system (CRS) .......................................................... 334

- 8.1 CRS introduction ................................................................. 334
- 8.2 CRS main features ............................................................... 334
- 8.3 CRS implementation ............................................................ 334
- 8.4 CRS functional description ................................................... 335
  - 8.4.1 CRS block diagram ....................................................... 335
  - 8.4.2 Synchronization input .................................................... 335
  - 8.4.3 Frequency error measurement ......................................... 336
  - 8.4.4 Frequency error evaluation and automatic trimming ................. 336
  - 8.4.5 CRS initialization and configuration .................................. 337
- 8.5 CRS low-power modes .......................................................... 338
- 8.6 CRS interrupts ................................................................. 338
- 8.7 CRS registers ................................................................. 339
  - 8.7.1 CRS control register (CRS_CR) ....................................... 339
  - 8.7.2 CRS configuration register (CRS_CFGR) .............................. 340
  - 8.7.3 CRS interrupt and status register (CRS_ISR) ......................... 341
  - 8.7.4 CRS interrupt flag clear register (CRS_ICR) ......................... 343
  - 8.7.5 CRS register map ........................................................ 343

### 9 General-purpose I/Os (GPIO) ...................................................... 345

- 9.1 Introduction ................................................................. 345
- 9.2 GPIO main features .......................................................... 345
- 9.3 GPIO functional description ................................................ 345
  - 9.3.1 General-purpose I/O (GPIO) .......................................... 348
  - 9.3.2 I/O pin alternate function multiplexer and mapping ................. 348
  - 9.3.3 I/O port control registers ............................................. 349
  - 9.3.4 I/O port data registers ................................................ 349
## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>9.3.5</td>
<td>I/O data bitwise handling</td>
<td>349</td>
</tr>
<tr>
<td>9.3.6</td>
<td>GPIO locking mechanism</td>
<td>350</td>
</tr>
<tr>
<td>9.3.7</td>
<td>I/O alternate function input/output</td>
<td>350</td>
</tr>
<tr>
<td>9.3.8</td>
<td>External interrupt/wake up lines</td>
<td>350</td>
</tr>
<tr>
<td>9.3.9</td>
<td>Input configuration</td>
<td>351</td>
</tr>
<tr>
<td>9.3.10</td>
<td>Output configuration</td>
<td>351</td>
</tr>
<tr>
<td>9.3.11</td>
<td>Alternate function configuration</td>
<td>352</td>
</tr>
<tr>
<td>9.3.12</td>
<td>Analog configuration</td>
<td>353</td>
</tr>
<tr>
<td>9.3.13</td>
<td>Using the HSE or LSE oscillator pins as GPIOs</td>
<td>353</td>
</tr>
<tr>
<td>9.3.14</td>
<td>Using the GPIO pins in the RTC supply domain</td>
<td>353</td>
</tr>
<tr>
<td>9.3.15</td>
<td>Using PB8 as GPIO</td>
<td>354</td>
</tr>
<tr>
<td>9.3.16</td>
<td>Using PG10 as GPIO</td>
<td>354</td>
</tr>
<tr>
<td>9.4</td>
<td>GPIO registers</td>
<td>355</td>
</tr>
<tr>
<td>9.4.1</td>
<td>GPIO port mode register (GPIOx_MODER)</td>
<td>355</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.2</td>
<td>GPIO port output type register (GPIOx_OTYPER)</td>
<td>355</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.3</td>
<td>GPIO port output speed register (GPIOx_OSPEEDR)</td>
<td>356</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.4</td>
<td>GPIO port pull-up/pull-down register (GPIOx_PUPDR)</td>
<td>356</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.5</td>
<td>GPIO port input data register (GPIOx_IDR)</td>
<td>357</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.6</td>
<td>GPIO port output data register (GPIOx_ODR)</td>
<td>357</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.7</td>
<td>GPIO port bit set/reset register (GPIOx_BSRR)</td>
<td>357</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.8</td>
<td>GPIO port configuration lock register (GPIOx_LCKR)</td>
<td>358</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.9</td>
<td>GPIO alternate function low register (GPIOx_AFRL)</td>
<td>359</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.10</td>
<td>GPIO alternate function high register (GPIOx_AFRH)</td>
<td>360</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.11</td>
<td>GPIO port bit reset register (GPIOx_BRR)</td>
<td>361</td>
</tr>
<tr>
<td></td>
<td>(x = A to G)</td>
<td></td>
</tr>
<tr>
<td>9.4.12</td>
<td>GPIO register map</td>
<td>362</td>
</tr>
</tbody>
</table>

## 10 System configuration controller (SYSCFG)

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>10.1</td>
<td>SYSCFG main features</td>
<td>364</td>
</tr>
<tr>
<td>10.2</td>
<td>SYSCFG registers</td>
<td>364</td>
</tr>
<tr>
<td>10.2.1</td>
<td>SYSCFG memory remap register (SYSCFG_MEMRMP)</td>
<td>364</td>
</tr>
</tbody>
</table>
10.2.2 SYSCFG configuration register 1 (SYSCFG_CFGR1) .......................... 365
10.2.3 SYSCFG external interrupt configuration register 1
(SYSCFG_EXTICR1) ........................................... 367
10.2.4 SYSCFG external interrupt configuration register 2
(SYSCFG_EXTICR2) ........................................... 368
10.2.5 SYSCFG external interrupt configuration register 3
(SYSCFG_EXTICR3) ........................................... 369
10.2.6 SYSCFG external interrupt configuration register 4
(SYSCFG_EXTICR4) ........................................... 371
10.2.7 SYSCFG CCM SRAM control and status register (SYSCFG_SCSR) . 372
10.2.8 SYSCFG configuration register 2 (SYSCFG_CFGR2) ...................... 373
10.2.9 SYSCFG CCM SRAM write protection register (SYSCFG_SWPR) .. 374
10.2.10 SYSCFG CCM SRAM key register (SYSCFG_SKR) ...................... 374
10.2.11 SYSCFG register map ...................................... 375

11 Peripherals interconnect matrix ............................................ 376
11.1 Introduction ......................................................... 376
11.2 Connection summary .................................................. 377
11.3 Interconnection details ................................................ 379
  11.3.1 From timer (TIMx, HRTIM) to timer (TIMx) ......................... 379
  11.3.2 From timer (TIMx, HRTIM) and EXTI to ADC (ADCx) .............. 381
  11.3.3 From ADC (ADCx) to timer (TIMx, HRTIM) .......................... 383
  11.3.4 From timer (TIMx, HRTIM) and EXTI to DAC (DACx) .............. 383
  11.3.5 From HSE, LSE, LSI, HSI16, MCO, RTC to timer (TIMx) .......... 384
  11.3.6 From RTC, COMPx to low-power timer (LPTIM1) .................... 385
  11.3.7 From timer (TIMx) to comparators (COMPx) ......................... 386
  11.3.8 From internal analog source to ADC (ADCx), comparator (COMPx)
      and OPAMP (OPAMPx) ......................................... 386
  11.3.9 From comparators (COMPx) to timers (TIMx, HRTIM) .............. 390
  11.3.10 From system errors to timers (TIMx) and HRTIM ................. 396
  11.3.11 From timers (TIM16/TIM17) to IRTIM ............................ 396

12 Direct memory access controller (DMA) .................................. 397
12.1 Introduction .......................................................... 397
12.2 DMA main features .................................................... 397
12.3 DMA implementation ................................................... 398
  12.3.1 DMA1 and DMA2 .................................................. 398
  12.3.2 DMA request mapping ............................................. 398
12.4 DMA functional description .............................................. 399
   12.4.1 DMA block diagram .................................................. 399
   12.4.2 DMA pins and internal signals .................................... 400
   12.4.3 DMA transfers ....................................................... 400
   12.4.4 DMA arbitration ..................................................... 401
   12.4.5 DMA channels ....................................................... 401
   12.4.6 DMA data width, alignment, and endianness ..................... 405
   12.4.7 DMA error management ............................................. 406
12.5 DMA interrupts .......................................................... 407
12.6 DMA registers ............................................................ 407
   12.6.1 DMA interrupt status register (DMA_ISR) ....................... 407
   12.6.2 DMA interrupt flag clear register (DMA_IFCR) .................. 410
   12.6.3 DMA channel x configuration register (DMA_CCRx) ............ 411
   12.6.4 DMA channel x number of data to transfer register (DMA_CNDTRx) . 414
   12.6.5 DMA channel x peripheral address register (DMA_CPARx) ..... 414
   12.6.6 DMA channel x memory address register (DMA_CMARx) ......... 415
   12.6.7 DMA register map ................................................... 415
13 DMA request multiplexer (DMAMUX) ..................................... 418
   13.1 Introduction ........................................................... 418
   13.2 DMAMUX main features ............................................... 419
   13.3 DMAMUX implementation .............................................. 419
      13.3.1 DMAMUX instantiation ........................................... 419
      13.3.2 DMAMUX mapping ................................................. 419
   13.4 DMAMUX functional description ................................... 423
      13.4.1 DMAMUX block diagram ......................................... 423
      13.4.2 DMAMUX signals ................................................. 424
      13.4.3 DMAMUX channels ................................................. 424
      13.4.4 DMAMUX request line multiplexer ............................. 424
      13.4.5 DMAMUX request generator .................................... 427
   13.5 DMAMUX interrupts .................................................... 428
   13.6 DMAMUX registers ...................................................... 429
      13.6.1 DMAMUX request line multiplexer channel x configuration register (DMAMUX_CxCR) . 429
      13.6.2 DMAMUX request line multiplexer interrupt channel status register (DMAMUX_CSR) .... 430
13.6.3 DMAMUX request line multiplexer interrupt clear flag register (DMAMUX_CFR) ........................................... 430
13.6.4 DMAMUX request generator channel x configuration register (DMAMUX_RGxCR) ........................................... 431
13.6.5 DMAMUX request generator interrupt status register (DMAMUX_RGSR) ........................................... 432
13.6.6 DMAMUX request generator interrupt clear flag register (DMAMUX_RGCFR) ........................................... 432
13.6.7 DMAMUX register map ........................................... 433

14 Nested vectored interrupt controller (NVIC) .................. 435
14.1 NVIC main features ........................................... 435
14.2 SysTick calibration value register ................................ 435
14.3 Interrupt and exception vectors ................................ 436

15 Extended interrupts and events controller (EXTI) ............ 440
15.1 Introduction ........................................... 440
15.2 EXTI main features ........................................... 440
15.3 EXTI functional description ........................................... 440
15.3.1 EXTI block diagram ........................................... 441
15.3.2 Wake-up event management ........................................... 441
15.3.3 Peripherals asynchronous Interrupts ......................... 442
15.3.4 Hardware interrupt selection ........................................... 442
15.3.5 Hardware event selection ........................................... 442
15.3.6 Software interrupt/event selection ......................... 442
15.4 EXTI interrupt/event line mapping ........................................... 442
15.5 EXTI registers ........................................... 445
15.5.1 Interrupt mask register 1 (EXTI_IMR1) ......................... 445
15.5.2 Event mask register 1 (EXTI_EMR1) .......................... 445
15.5.3 Rising trigger selection register 1 (EXTI_RTSR1) ........ 445
15.5.4 Falling trigger selection register 1 (EXTI_FTSR1) ........ 446
15.5.5 Software interrupt event register 1 (EXTI_SWIER1) ........ 447
15.5.6 Pending register 1 (EXTI_PR1) .......................... 448
15.5.7 Interrupt mask register 2 (EXTI_IMR2) ......................... 448
15.5.8 Event mask register 2 (EXTI_EMR2) .......................... 449
15.5.9 Rising trigger selection register 2 (EXTI_RTSR2) ........ 449
15.5.10 Falling trigger selection register 2 (EXTI_FTSR2) ........ 451
15.5.11 Software interrupt event register 2 (EXTI_SWIER2) .......... 451
15.5.12 Pending register 2 (EXTI_PR2) ........................................... 452
15.5.13 EXTI register map ................................................................. 453

16 Cyclic redundancy check calculation unit (CRC) ..................... 454
  16.1 Introduction ................................................................. 454
  16.2 CRC main features ......................................................... 454
  16.3 CRC functional description ............................................... 455
    16.3.1 CRC block diagram .................................................... 455
    16.3.2 CRC internal signals ................................................ 455
    16.3.3 CRC operation .......................................................... 455
  16.4 CRC registers ............................................................... 457
    16.4.1 CRC data register (CRC_DR) ........................................ 457
    16.4.2 CRC independent data register (CRC_IDR) ...................... 457
    16.4.3 CRC control register (CRC_CR) .................................... 458
    16.4.4 CRC initial value (CRC_INIT) ....................................... 459
    16.4.5 CRC polynomial (CRC_POL) .......................................... 459
    16.4.6 CRC register map ...................................................... 460

17 CORDIC coprocessor (CORDIC) ............................................. 461
  17.1 CORDIC introduction ....................................................... 461
  17.2 CORDIC main features .................................................... 461
  17.3 CORDIC functional description ....................................... 461
    17.3.1 General description .................................................. 461
    17.3.2 CORDIC functions .................................................... 461
    17.3.3 Fixed point representation ........................................ 468
    17.3.4 Scaling factor .......................................................... 468
    17.3.5 Precision ............................................................... 469
    17.3.6 Zero-overhead mode .................................................. 472
    17.3.7 Polling mode ........................................................... 473
    17.3.8 Interrupt mode ........................................................ 474
    17.3.9 DMA mode .............................................................. 474
  17.4 CORDIC registers ........................................................... 475
    17.4.1 CORDIC control/status register (CORDIC_CSR) ............... 475
    17.4.2 CORDIC argument register (CORDIC_WDATA) .................... 477
    17.4.3 CORDIC result register (CORDIC_RDATA) ....................... 478
17.4.4 CORDIC register map .............................................. 478

18 Filter math accelerator (FMAC) ..................................... 479
18.1 FMAC introduction .................................................. 479
18.2 FMAC main features ................................................ 479
18.3 FMAC functional description .................................... 480
  18.3.1 General description .......................................... 480
  18.3.2 Local memory and buffers .................................. 481
  18.3.3 Input buffers .................................................. 481
  18.3.4 Output buffer ............................................... 484
  18.3.5 Initialization functions ..................................... 486
  18.3.6 Filter functions .............................................. 487
  18.3.7 Fixed point representation ................................ 491
  18.3.8 Implementing FIR filters with the FMAC ................. 491
  18.3.9 Implementing IIR filters with the FMAC ................. 493
  18.3.10 Examples of filter initialization ......................... 495
  18.3.11 Examples of filter operation ............................. 496
  18.3.12 Filter design tips ......................................... 498
18.4 FMAC registers .................................................... 499
  18.4.1 FMAC X1 buffer configuration register (FMAC_X1BUFCFG) 499
  18.4.2 FMAC X2 buffer configuration register (FMAC_X2BUFCFG) 499
  18.4.3 FMAC Y buffer configuration register (FMAC_YBUFCFG) 500
  18.4.4 FMAC parameter register (FMAC_PARAM) .................. 501
  18.4.5 FMAC control register (FMAC_CR) ......................... 502
  18.4.6 FMAC status register (FMAC_SR) .......................... 503
  18.4.7 FMAC write data register (FMAC_WDATA) ............... 504
  18.4.8 FMAC read data register (FMAC_RDATA) .................. 505
  18.4.9 FMAC register map ......................................... 505

19 Flexible static memory controller (FSMC) ....................... 507
19.1 Introduction ...................................................... 507
19.2 FMC main features .............................................. 507
19.3 FMC block diagram .............................................. 508
19.4 AHB interface .................................................... 508
  19.4.1 Supported memories and transactions .................... 509
19.5 External device address mapping ............................... 510
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.5.1</td>
<td>NOR/PSRAM address mapping</td>
<td>510</td>
</tr>
<tr>
<td>19.5.2</td>
<td>NAND flash memory address mapping</td>
<td>511</td>
</tr>
<tr>
<td>19.6</td>
<td>NOR flash/PSRAM controller</td>
<td>512</td>
</tr>
<tr>
<td>19.6.1</td>
<td>External memory interface signals</td>
<td>513</td>
</tr>
<tr>
<td>19.6.2</td>
<td>Supported memories and transactions</td>
<td>515</td>
</tr>
<tr>
<td>19.6.3</td>
<td>General timing rules</td>
<td>517</td>
</tr>
<tr>
<td>19.6.4</td>
<td>NOR flash/PSRAM controller asynchronous transactions</td>
<td>517</td>
</tr>
<tr>
<td>19.6.5</td>
<td>Synchronous transactions</td>
<td>535</td>
</tr>
<tr>
<td>19.6.6</td>
<td>NOR/PSRAM controller registers</td>
<td>542</td>
</tr>
<tr>
<td>19.7</td>
<td>NAND flash controller</td>
<td>550</td>
</tr>
<tr>
<td>19.7.1</td>
<td>External memory interface signals</td>
<td>550</td>
</tr>
<tr>
<td>19.7.2</td>
<td>NAND flash supported memories and transactions</td>
<td>551</td>
</tr>
<tr>
<td>19.7.3</td>
<td>Timing diagrams for NAND flash memory</td>
<td>552</td>
</tr>
<tr>
<td>19.7.4</td>
<td>NAND flash operations</td>
<td>552</td>
</tr>
<tr>
<td>19.7.5</td>
<td>NAND flash prewait functionality</td>
<td>553</td>
</tr>
<tr>
<td>19.7.6</td>
<td>Computation of the error correction code (ECC) in NAND flash memory</td>
<td>554</td>
</tr>
<tr>
<td>19.7.7</td>
<td>NAND flash controller registers</td>
<td>555</td>
</tr>
<tr>
<td>19.7.8</td>
<td>FMC register map</td>
<td>561</td>
</tr>
<tr>
<td>20</td>
<td>Quad-SPI interface (QUADSPI)</td>
<td>563</td>
</tr>
<tr>
<td>20.1</td>
<td>Introduction</td>
<td>563</td>
</tr>
<tr>
<td>20.2</td>
<td>QUADSPI main features</td>
<td>563</td>
</tr>
<tr>
<td>20.3</td>
<td>QUADSPI functional description</td>
<td>563</td>
</tr>
<tr>
<td>20.3.1</td>
<td>QUADSPI block diagram</td>
<td>563</td>
</tr>
<tr>
<td>20.3.2</td>
<td>QUADSPI pins</td>
<td>564</td>
</tr>
<tr>
<td>20.3.3</td>
<td>QUADSPI command sequence</td>
<td>564</td>
</tr>
<tr>
<td>20.3.4</td>
<td>QUADSPI signal interface protocol modes</td>
<td>567</td>
</tr>
<tr>
<td>20.3.5</td>
<td>QUADSPI indirect mode</td>
<td>569</td>
</tr>
<tr>
<td>20.3.6</td>
<td>QUADSPI automatic status-polling mode</td>
<td>570</td>
</tr>
<tr>
<td>20.3.7</td>
<td>QUADSPI memory-mapped mode</td>
<td>571</td>
</tr>
<tr>
<td>20.3.8</td>
<td>QUADSPI flash memory configuration</td>
<td>572</td>
</tr>
<tr>
<td>20.3.9</td>
<td>QUADSPI delayed data sampling</td>
<td>572</td>
</tr>
<tr>
<td>20.3.10</td>
<td>QUADSPI configuration</td>
<td>572</td>
</tr>
<tr>
<td>20.3.11</td>
<td>QUADSPI use</td>
<td>573</td>
</tr>
<tr>
<td>20.3.12</td>
<td>Sending the instruction only once</td>
<td>575</td>
</tr>
<tr>
<td>20.3.13</td>
<td>QUADSPI error management</td>
<td>575</td>
</tr>
</tbody>
</table>
20.3.14 QUADSPI busy bit and abort functionality .......................... 575
20.3.15 NCS behavior ......................................................... 576
20.4 QUADSPI interrupts ..................................................... 578
20.5 QUADSPI registers ....................................................... 578
  20.5.1 QUADSPI control register (QUADSPI_CR) ....................... 578
  20.5.2 QUADSPI device configuration register (QUADSPI_DCR) .... 581
  20.5.3 QUADSPI status register (QUADSPI_SR) ......................... 582
  20.5.4 QUADSPI flag clear register (QUADSPI_FCR) ................... 583
  20.5.5 QUADSPI data length register (QUADSPI_DLR) .................. 583
  20.5.6 QUADSPI communication configuration register (QUADSPI_CCR) 584
  20.5.7 QUADSPI address register (QUADSPI_AR) ....................... 586
  20.5.8 QUADSPI alternate-byte register (QUADSPI_ABR) ............. 586
  20.5.9 QUADSPI data register (QUADSPI_DR) .......................... 587
  20.5.10 QUADSPI polling status mask register (QUADSPI_PSMKR) .... 587
  20.5.11 QUADSPI polling status match register (QUADSPI_PSMAR) .... 588
  20.5.12 QUADSPI polling interval register (QUADSPI_PIR) ........... 588
  20.5.13 QUADSPI low-power timeout register (QUADSPI_LPTR) ....... 589
  20.5.14 QUADSPI register map .......................................... 589

21 Analog-to-digital converters (ADC) ..................................... 591
  21.1 Introduction ......................................................... 591
  21.2 ADC main features .................................................. 592
  21.3 ADC implementation ................................................ 593
  21.4 ADC functional description ....................................... 594
    21.4.1 ADC block diagram ........................................... 594
    21.4.2 ADC pins and internal signals ................................. 595
    21.4.3 ADC clocks .................................................... 596
    21.4.4 ADC1/2/3/4/5 connectivity ................................... 598
    21.4.5 Slave AHB interface .......................................... 603
    21.4.6 ADC Deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN) .... 603
    21.4.7 Single-ended and differential input channels ............... 604
    21.4.8 Calibration (ADCAL, ADCALDIF, ADC_CALFACT) ............. 604
    21.4.9 ADC on-off control (ADEN, ADDIS, ADRDY) .................. 607
    21.4.10 Constraints when writing the ADC control bits .......... 608
    21.4.11 Channel selection (SQRx, JSQRx) ............................ 609
    21.4.12 Channel-wise programmable sampling time (SMPR1, SMPR2) .... 610
21.4.13 Single conversion mode (CONT = 0) ........................................ 612
21.4.14 Continuous conversion mode (CONT = 1) ................................. 612
21.4.15 Starting conversions (ADSTART, JADSTART) .......................... 613
21.4.16 ADC timing ........................................................................ 614
21.4.17 Stopping an ongoing conversion (ADSTP, JADSTP) .................... 614
21.4.18 Conversion on external trigger and trigger polarity
    (EXTSEL, EXTEN, JEXTSEL, JEXTEN) ........................................ 616
21.4.19 Injected channel management .................................................. 621
21.4.20 Discontinuous mode (DISCEN, DISCNUM, JDISCEN) .................. 623
21.4.21 Queue of context for injected conversions ................................. 624
21.4.22 Programmable resolution (RES) - Fast conversion mode .......... 632
21.4.23 End of conversion, end of sampling phase (EOC, JEOC, EOSMP) . 633
21.4.24 End of conversion sequence (EOS, JEOS) ............................... 633
21.4.25 Timing diagrams example (single/continuous modes,
    hardware/software triggers) ....................................................... 634
21.4.26 Data management .................................................................. 636
21.4.27 Dynamic low-power features .................................................. 642
21.4.28 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL,
    AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) ........ 647
21.4.29 Oversampler ........................................................................ 651
21.4.30 Dual ADC modes .................................................................... 657
21.4.31 Temperature sensor ............................................................... 671
21.4.32 VBAT supply monitoring ........................................................ 673
21.4.33 Monitoring the internal voltage reference .................................. 674

21.5 ADC in low-power mode ............................................................... 675
21.6 ADC interrupts ............................................................................ 676
21.7 ADC registers (for each ADC) ....................................................... 677
  21.7.1 ADC interrupt and status register (ADC_ISR) ......................... 677
  21.7.2 ADC interrupt enable register (ADC_IER) ............................... 679
  21.7.3 ADC control register (ADC_CR) ............................................. 681
  21.7.4 ADC configuration register (ADC_CFRG) ............................... 684
  21.7.5 ADC configuration register 2 (ADC_CFGR2) ......................... 688
  21.7.6 ADC sample time register 1 (ADC_SMPr1) .................. 691
  21.7.7 ADC sample time register 2 (ADC_SMPr2) .................. 691
  21.7.8 ADC watchdog threshold register 1 (ADC_TR1) .................... 692
  21.7.9 ADC watchdog threshold register 2 (ADC_TR2) .................... 693
  21.7.10 ADC watchdog threshold register 3 (ADC_TR3) ................... 694
  21.7.11 ADC regular sequence register 1 (ADC_SQR1) ............. 694
21.7.12 ADC regular sequence register 2 (ADC_SQR2) .......................... 695
21.7.13 ADC regular sequence register 3 (ADC_SQR3) ......................... 696
21.7.14 ADC regular sequence register 4 (ADC_SQR4) ......................... 697
21.7.15 ADC regular data register (ADC_DR) .................................... 698
21.7.16 ADC injected sequence register (ADC_JSQR) ........................... 698
21.7.17 ADC offset y register (ADC_OFRy) ...................................... 700
21.7.18 ADC injected channel y data register (ADC_JDRy) ....................... 701
21.7.19 ADC analog watchdog 2 configuration register (ADC_AWD2CR) ... 702
21.7.20 ADC analog watchdog 3 configuration register (ADC_AWD3CR) ... 702
21.7.21 ADC differential mode selection register (ADC_DIFSEL) ............ 703
21.7.22 ADC calibration factors (ADC_CALFACT) .............................. 703
21.7.23 ADC Gain compensation Register (ADC_GCOMP) ...................... 704

21.8 ADC common registers ............................................................... 705
21.8.1 ADCx common status register (ADCx_CSR) (x = 12 or 345) ....... 705
21.8.2 ADCx common control register (ADCx_CCR) (x = 12 or 345) ...... 706
21.8.3 ADCx common regular data register for dual mode (ADCx_CDR)  
(x = 12 or 345) ............................................................................. 710

21.9 ADC register map ................................................................. 710

22 Digital-to-analog converter (DAC) .................................................. 714
22.1 Introduction .............................................................................. 714
22.2 DAC main features ................................................................. 714
22.3 DAC implementation ............................................................... 715
22.4 DAC functional description ........................................................ 716
22.4.1 DAC block diagram ............................................................ 716
22.4.2 DAC pins and internal signals ................................................ 717
22.4.3 DAC channel enable ............................................................ 723
22.4.4 DAC data format ............................................................... 723
22.4.5 DAC conversion ................................................................. 725
22.4.6 DAC output voltage ............................................................. 726
22.4.7 DAC trigger selection .......................................................... 726
22.4.8 DMA requests ................................................................. 727
22.4.9 Noise generation ............................................................... 728
22.4.10 Triangle-wave generation .................................................... 729
22.4.11 DAC sawtooth wave generation ............................................ 730
22.4.12 DAC channel modes ......................................................... 731
22.4.13 DAC channel buffer calibration ............................................ 734
22.4.14  Dual DAC channel conversion modes (if dual channels are available) .................................................. 736
22.5  DAC in low-power modes ................................................. 741
22.6  DAC interrupts ................................................................. 741
22.7  DAC registers ........................................................................ 742
  22.7.1  DAC control register (DAC_CR) ................................................. 742
  22.7.2  DAC software trigger register (DAC_SWTRGR) .................. 745
  22.7.3  DAC channel1 12-bit right-aligned data holding register 
          (DAC_DHR12R1) ........................................................................ 746
  22.7.4  DAC channel1 12-bit left aligned data holding register 
          (DAC_DHR12L1) ........................................................................ 747
  22.7.5  DAC channel1 8-bit right aligned data holding register 
          (DAC_DHR8R1) ........................................................................ 747
  22.7.6  DAC channel2 12-bit right aligned data holding register 
          (DAC_DHR12R2) ........................................................................ 748
  22.7.7  DAC channel2 12-bit left aligned data holding register 
          (DAC_DHR12L2) ........................................................................ 748
  22.7.8  DAC channel2 8-bit right-aligned data holding register 
          (DAC_DHR8R2) ........................................................................ 749
  22.7.9  Dual DAC 12-bit right-aligned data holding register 
          (DAC_DHR12RD) ........................................................................ 749
  22.7.10 Dual DAC 12-bit left aligned data holding register 
          (DAC_DHR12LD) ........................................................................ 750
  22.7.11 Dual DAC 8-bit right aligned data holding register 
          (DAC_DHR8RD) ........................................................................ 750
  22.7.12 DAC channel1 data output register (DAC_DOR1) ............ 751
  22.7.13 DAC channel2 data output register (DAC_DOR2) ............ 751
  22.7.14 DAC status register (DAC_SR) ........................................ 752
  22.7.15 DAC calibration control register (DAC_CCR) ............... 753
  22.7.16 DAC mode control register (DAC_MCR) ....................... 754
  22.7.17 DAC channel1 sample and hold sample time register 
          (DAC_SHSR1) ........................................................................ 755
  22.7.18 DAC channel2 sample and hold sample time register 
          (DAC_SHSR2) ........................................................................ 756
  22.7.19 DAC sample and hold time register (DAC_SHHR) .......... 756
  22.7.20 DAC sample and hold refresh time register (DAC_SHRR) .... 757
  22.7.21 DAC channel1 sawtooth register (DAC_STR1) ............... 758
  22.7.22 DAC channel2 sawtooth register (DAC_STR2) ............... 758
  22.7.23 DAC sawtooth mode register (DAC_STMODR) ............. 759
  22.7.24 DAC register map .......................................................... 760
23  Voltage reference buffer (VREFBUF) .............................................. 763
  23.1  Introduction ................................................................. 763
  23.2  VREFBUF functional description ........................................ 763
  23.3  VREFBUF trimming .......................................................... 764
  23.4  VREFBUF registers .......................................................... 764
    23.4.1  VREFBUF control and status register (VREFBUF_CSR) ............ 764
    23.4.2  VREFBUF calibration control register (VREFBUF_CCR) .......... 765
    23.4.3  VREFBUF register map ................................................. 765

24  Comparator (COMP) .............................................................. 766
  24.1  COMP introduction .......................................................... 766
  24.2  COMP main features .......................................................... 766
  24.3  COMP functional description ............................................. 766
    24.3.1  COMP block diagram .................................................... 766
    24.3.2  COMP pins and internal signals ...................................... 767
    24.3.3  COMP reset and clocks ................................................ 767
    24.3.4  COMP LOCK mechanism ................................................ 768
    24.3.5  COMP hysteresis ....................................................... 768
    24.3.6  COMP output blanking ................................................ 768
  24.4  COMP low-power modes ...................................................... 769
  24.5  COMP interrupts ............................................................. 770
  24.6  COMP registers ............................................................... 770
    24.6.1  Comparator x control and status register (COMP_CxCSR) .......... 770
    24.6.2  COMP register map ..................................................... 772

25  Operational amplifiers (OPAMP) ................................................. 774
  25.1  Introduction ................................................................. 774
  25.2  OPAMP main features ........................................................ 774
  25.3  OPAMP functional description ......................................... 774
    25.3.1  OPAMP output redirection to internal ADC channels .............. 774
    25.3.2  OPAMP reset and clocks .............................................. 774
    25.3.3  Initial configuration .................................................. 775
    25.3.4  Signal routing .......................................................... 775
    25.3.5  OPAMP modes ............................................................ 777
    25.3.6  OPAMP PGA gain ....................................................... 782
    25.3.7  Calibration ............................................................... 783
25.3.8 Timer controlled Multiplexer mode ............................................ 784
25.4 OPAMP low-power modes ......................................................... 785
25.5 OPAMP registers ................................................................. 786
25.5.1 OPAMP1 control/status register (OPAMP1_CSR) ......................... 786
25.5.2 OPAMP2 control/status register (OPAMP2_CSR) ......................... 789
25.5.3 OPAMP3 control/status register (OPAMP3_CSR) ......................... 792
25.5.4 OPAMP4 control/status register (OPAMP4_CSR) ......................... 795
25.5.5 OPAMP5 control/status register (OPAMP5_CSR) ......................... 798
25.5.6 OPAMP6 control/status register (OPAMP6_CSR) ......................... 801
25.5.7 OPAMP1 timer controlled mode register (OPAMPx_TCMR) (x = 1...6) 804
25.5.8 OPAMP2 timer controlled mode register (OPAMPx_TCMR) (x = 1...6) 806
25.5.9 OPAMP3 timer controlled mode register (OPAMPx_TCMR) (x = 1...6) 808
25.5.10 OPAMP4 timer controlled mode register (OPAMPx_TCMR) (x = 1...6) 810
25.5.11 OPAMP5 timer controlled mode register (OPAMPx_TCMR) (x = 1...6) 812
25.5.12 OPAMP6 timer controlled mode register (OPAMPx_TCMR) (x = 1...6) 814
25.5.13 OPAMP register map .......................................................... 816

26 True random number generator (RNG) ............................................ 818
26.1 Introduction .......................................................... 818
26.2 RNG main features ......................................................... 818
26.3 RNG functional description ................................................. 819
  26.3.1 RNG block diagram ......................................................... 819
  26.3.2 RNG internal signals ..................................................... 819
  26.3.3 Random number generation ............................................. 820
  26.3.4 RNG initialization ......................................................... 822
  26.3.5 RNG operation ............................................................ 823
  26.3.6 RNG clocking ............................................................. 824
  26.3.7 Error management ......................................................... 824
  26.3.8 RNG low-power use ..................................................... 825
26.4 RNG interrupts .............................................................. 826
26.5 RNG processing time ........................................................ 826
26.6 RNG entropy source validation .............................................. 826
  26.6.1 Introduction ............................................................. 826
  26.6.2 Validation conditions .................................................. 826
  26.6.3 Data collection ........................................................... 827
26.7 RNG registers .............................................................. 827
26.7.1 RNG control register (RNG_CR) .................. 827
26.7.2 RNG status register (RNG_SR) .................. 828
26.7.3 RNG data register (RNG_DR) .................. 829
26.7.4 RNG register map ................................. 829

27 High-resolution timer (HRTIM) ......................... 830
27.1 Introduction ....................................... 830
27.2 Main features .................................... 831
27.3 Functional description ............................... 832
  27.3.1 General description .............................. 832
  27.3.2 HRTIM pins and internal signals ................. 834
  27.3.3 Clocks ...................................... 838
  27.3.4 Timer A..F timing units ......................... 841
  27.3.5 Master timer .................................. 862
  27.3.6 Up-down counting mode ......................... 864
  27.3.7 Set / reset events priorities and narrow pulses management .............. 871
  27.3.8 External events global conditioning .......... 874
  27.3.9 External event filtering in timing units ........ 878
  27.3.10 Delayed protection ............................ 884
  27.3.11 Register preload and update management ........ 891
  27.3.12 PWM mode with “greater than” comparison .... 895
  27.3.13 Events propagation within or across multiple timers ............ 896
  27.3.14 Output management ............................ 901
  27.3.15 Burst mode controller ........................ 903
  27.3.16 Chopper .................................... 911
  27.3.17 Fault protection .............................. 912
  27.3.18 Auxiliary outputs .............................. 917
  27.3.19 Synchronizing the HRTIM with other timers or HRTIM instances ...... 919
  27.3.20 ADC triggers .................................. 922
  27.3.21 DAC triggers .................................. 926
  27.3.22 Interrupts ..................................... 930
  27.3.23 DMA ......................................... 932
  27.3.24 HRTIM initialization ........................... 936
  27.3.25 Debug ....................................... 937

27.4 Application use cases ............................... 938
  27.4.1 Buck converter .................................. 938
  27.4.2 Buck converter with synchronous rectification .................. 939
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>27.4.3</td>
<td>Multiphase converters</td>
<td>940</td>
</tr>
<tr>
<td>27.4.4</td>
<td>Transition mode power factor correction</td>
<td>941</td>
</tr>
<tr>
<td>27.5</td>
<td>HRTIM registers</td>
<td>944</td>
</tr>
<tr>
<td>27.5.1</td>
<td>HRTIM master timer control register (HRTIM_MCR)</td>
<td>944</td>
</tr>
<tr>
<td>27.5.2</td>
<td>HRTIM master timer interrupt status register (HRTIM_MISR)</td>
<td>947</td>
</tr>
<tr>
<td>27.5.3</td>
<td>HRTIM master timer interrupt clear register (HRTIM_MICR)</td>
<td>948</td>
</tr>
<tr>
<td>27.5.4</td>
<td>HRTIM master timer DMA interrupt enable register (HRTIM_MDIER)</td>
<td>949</td>
</tr>
<tr>
<td>27.5.5</td>
<td>HRTIM master timer counter register (HRTIM_MCNTR)</td>
<td>951</td>
</tr>
<tr>
<td>27.5.6</td>
<td>HRTIM master timer period register (HRTIM_MPER)</td>
<td>951</td>
</tr>
<tr>
<td>27.5.7</td>
<td>HRTIM master timer repetition register (HRTIM_MREP)</td>
<td>952</td>
</tr>
<tr>
<td>27.5.8</td>
<td>HRTIM master timer compare 1 register (HRTIM_MCMP1R)</td>
<td>952</td>
</tr>
<tr>
<td>27.5.9</td>
<td>HRTIM master timer compare 2 register (HRTIM_MCMP2R)</td>
<td>953</td>
</tr>
<tr>
<td>27.5.10</td>
<td>HRTIM master timer compare 3 register (HRTIM_MCMP3R)</td>
<td>953</td>
</tr>
<tr>
<td>27.5.11</td>
<td>HRTIM master timer compare 4 register (HRTIM_MCMP4R)</td>
<td>954</td>
</tr>
<tr>
<td>27.5.12</td>
<td>HRTIM timer x control register (HRTIM_TIMxCR) (x = A to F)</td>
<td>955</td>
</tr>
<tr>
<td>27.5.13</td>
<td>HRTIM timer x interrupt status register (HRTIM_TIMxISR) (x = A to F)</td>
<td>959</td>
</tr>
<tr>
<td>27.5.14</td>
<td>HRTIM timer x interrupt clear register (HRTIM_TIMxICR) (x = A to F)</td>
<td>961</td>
</tr>
<tr>
<td>27.5.15</td>
<td>HRTIM timer x DMA interrupt enable register (HRTIM_TIMxDIER) (x = A to F)</td>
<td>962</td>
</tr>
<tr>
<td>27.5.16</td>
<td>HRTIM timer x counter register (HRTIM_CNTxR) (x = A to F)</td>
<td>966</td>
</tr>
<tr>
<td>27.5.17</td>
<td>HRTIM timer x period register (HRTIM_PERxR) (x = A to F)</td>
<td>966</td>
</tr>
<tr>
<td>27.5.18</td>
<td>HRTIM timer x repetition register (HRTIM_REPxR) (x = A to F)</td>
<td>968</td>
</tr>
<tr>
<td>27.5.19</td>
<td>HRTIM timer x compare 1 register (HRTIM_CMP1xR) (x = A to F)</td>
<td>968</td>
</tr>
<tr>
<td>27.5.20</td>
<td>HRTIM timer x compare 1 compound register (HRTIM_CMP1CxR) (x = A to F)</td>
<td>970</td>
</tr>
<tr>
<td>27.5.21</td>
<td>HRTIM timer x compare 2 register (HRTIM_CMP2xR) (x = A to F)</td>
<td>970</td>
</tr>
<tr>
<td>27.5.22</td>
<td>HRTIM timer x compare 3 register (HRTIM_CMP3xR) (x = A to F)</td>
<td>972</td>
</tr>
<tr>
<td>27.5.23</td>
<td>HRTIM timer x compare 4 register (HRTIM_CMP4xR) (x = A to F)</td>
<td>973</td>
</tr>
<tr>
<td>27.5.24</td>
<td>HRTIM timer x capture 1 register (HRTIM_CPT1xR) (x = A to F)</td>
<td>974</td>
</tr>
<tr>
<td>27.5.25</td>
<td>HRTIM timer x capture 2 register (HRTIM_CPT2xR) (x = A to F)</td>
<td>975</td>
</tr>
<tr>
<td>27.5.26</td>
<td>HRTIM timer x deadtime register (HRTIM_DTxR) (x = A to F)</td>
<td>976</td>
</tr>
<tr>
<td>27.5.27</td>
<td>HRTIM timer x output 1 set register (HRTIM_SETx1R) (x = A to F)</td>
<td>978</td>
</tr>
<tr>
<td>27.5.28</td>
<td>HRTIM timer x output 1 reset register (HRTIM_RSTx1R) (x = A to F)</td>
<td>981</td>
</tr>
<tr>
<td>27.5.29</td>
<td>HRTIM timer x output 2 set register (HRTIM_SETx2R) (x = A to F)</td>
<td>983</td>
</tr>
<tr>
<td>27.5.30</td>
<td>HRTIM timer x output 2 reset register (HRTIM_RSTx2R) (x = A to F)</td>
<td>986</td>
</tr>
<tr>
<td>Section</td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
<td></td>
</tr>
<tr>
<td>27.5.31</td>
<td>HRTIM timer x external event filtering register 1 (HRTIM_EEFxR1) (x = A to F)</td>
<td></td>
</tr>
<tr>
<td>27.5.32</td>
<td>HRTIM timer x external event filtering register 2 (HRTIM_EEFxR2) (x = A to F)</td>
<td></td>
</tr>
<tr>
<td>27.5.33</td>
<td>HRTIM timer A reset register (HRTIM_RSTAR)</td>
<td></td>
</tr>
<tr>
<td>27.5.34</td>
<td>HRTIM timer B reset register (HRTIM_RSTBR)</td>
<td></td>
</tr>
<tr>
<td>27.5.35</td>
<td>HRTIM timer C reset register (HRTIM_RSTCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.36</td>
<td>HRTIM timer D reset register (HRTIM_RSTDR)</td>
<td></td>
</tr>
<tr>
<td>27.5.37</td>
<td>HRTIM timer E reset register (HRTIM_RSTER)</td>
<td></td>
</tr>
<tr>
<td>27.5.38</td>
<td>HRTIM timer F reset register (HRTIM_RSTFR)</td>
<td></td>
</tr>
<tr>
<td>27.5.39</td>
<td>HRTIM timer x chopper register (HRTIM_CHPxR) (x = A to F)</td>
<td></td>
</tr>
<tr>
<td>27.5.40</td>
<td>HRTIM timer A capture 1 control register (HRTIM_CPT1ACR)</td>
<td></td>
</tr>
<tr>
<td>27.5.41</td>
<td>HRTIM timer B capture 1 control register (HRTIM_CPT1BCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.42</td>
<td>HRTIM timer C capture 1 control register (HRTIM_CPT1CCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.43</td>
<td>HRTIM timer D capture 1 control register (HRTIM_CPT1DCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.44</td>
<td>HRTIM timer E capture 1 control register (HRTIM_CPT1ECR)</td>
<td></td>
</tr>
<tr>
<td>27.5.45</td>
<td>HRTIM timer F capture 1 control register (HRTIM_CPT1FCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.46</td>
<td>HRTIM timer A capture 2 control register (HRTIM_CPT2ACR)</td>
<td></td>
</tr>
<tr>
<td>27.5.47</td>
<td>HRTIM timer B capture 2 control register (HRTIM_CPT2BCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.48</td>
<td>HRTIM timer C capture 2 control register (HRTIM_CPT2CCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.49</td>
<td>HRTIM timer D capture 2 control register (HRTIM_CPT2DCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.50</td>
<td>HRTIM timer E capture 2 control register (HRTIM_CPT2ECR)</td>
<td></td>
</tr>
<tr>
<td>27.5.51</td>
<td>HRTIM timer F capture 2 control register (HRTIM_CPT2FCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.52</td>
<td>HRTIM timer x output register (HRTIM_OUTxR) (x = A to F)</td>
<td></td>
</tr>
<tr>
<td>27.5.53</td>
<td>HRTIM timer x fault register (HRTIM_FLTxR) (x = A to F)</td>
<td></td>
</tr>
<tr>
<td>27.5.54</td>
<td>HRTIM timer x control register 2 (HRTIM_TIMxCR2) (x = A to F)</td>
<td></td>
</tr>
<tr>
<td>27.5.55</td>
<td>HRTIM timer x external event filtering register 3 (HRTIM_TIMxEEFR3) (x = A to F)</td>
<td></td>
</tr>
<tr>
<td>27.5.56</td>
<td>HRTIM control register 1 (HRTIM_CR1)</td>
<td></td>
</tr>
<tr>
<td>27.5.57</td>
<td>HRTIM control register 2 (HRTIM_CR2)</td>
<td></td>
</tr>
<tr>
<td>27.5.58</td>
<td>HRTIM interrupt status register (HRTIM_ISR)</td>
<td></td>
</tr>
<tr>
<td>27.5.59</td>
<td>HRTIM interrupt clear register (HRTIM_ICR)</td>
<td></td>
</tr>
<tr>
<td>27.5.60</td>
<td>HRTIM interrupt enable register (HRTIM_IER)</td>
<td></td>
</tr>
<tr>
<td>27.5.61</td>
<td>HRTIM output enable register (HRTIM_OENR)</td>
<td></td>
</tr>
<tr>
<td>27.5.62</td>
<td>HRTIM output disable register (HRTIM_ODISR)</td>
<td></td>
</tr>
<tr>
<td>27.5.63</td>
<td>HRTIM output disable status register (HRTIM_ODSR)</td>
<td></td>
</tr>
<tr>
<td>27.5.64</td>
<td>HRTIM burst mode control register (HRTIM_BMCR)</td>
<td></td>
</tr>
<tr>
<td>27.5.65</td>
<td>HRTIM burst mode trigger register (HRTIM_BMTRGR)</td>
<td></td>
</tr>
</tbody>
</table>
27.5.66 HRTIM burst mode compare register (HRTIM_BMCMPR) ............... 1051
27.5.67 HRTIM burst mode period register (HRTIM_BMPER) ................. 1051
27.5.68 HRTIM timer external event control register 1 (HRTIM_EECR1) .... 1052
27.5.69 HRTIM timer external event control register 2 (HRTIM_EECR2) .... 1054
27.5.70 HRTIM timer external event control register 3 (HRTIM_EECR3) .... 1055
27.5.71 HRTIM ADC trigger 1 register (HRTIM_ADC1R) ...................... 1056
27.5.72 HRTIM ADC trigger 2 register (HRTIM_ADC2R) ...................... 1059
27.5.73 HRTIM ADC trigger 3 register (HRTIM_ADC3R) ...................... 1061
27.5.74 HRTIM ADC trigger 4 register (HRTIM_ADC4R) ...................... 1063
27.5.75 HRTIM DLL control register (HRTIM_DLLCR) ....................... 1065
27.5.76 HRTIM fault input register 1 (HRTIM_FLTINR1) ..................... 1066
27.5.77 HRTIM fault input register 2 (HRTIM_FLTINR2) ..................... 1068
27.5.78 HRTIM burst DMA master timer update register (HRTIM_BDMUPR) 1070
27.5.79 HRTIM burst DMA timer x update register (HRTIM_BDTxUPR) (x = A to F) .................................................. 1071
27.5.80 HRTIM burst DMA data register (HRTIM_BDMADR) .................. 1072
27.5.81 HRTIM ADC extended trigger register (HRTIM_ADCER) ............. 1073
27.5.82 HRTIM ADC trigger update register (HRTIM_ADCUR) ............... 1076
27.5.83 HRTIM ADC post scaler register 1 (HRTIM_ADCPS1) ............... 1077
27.5.84 HRTIM ADC post scaler register 2 (HRTIM_ADCPS2) ............... 1078
27.5.85 HRTIM fault input register 3 (HRTIM_FLTINR3) ................... 1079
27.5.86 HRTIM fault input register 4 (HRTIM_FLTINR4) ................... 1081
27.5.87 HRTIM register map .................................................. 1083

28 Advanced-control timers (TIM1/TIM8/TIM20) ....................... 1093
28.1 TIM1/TIM8/TIM20 introduction ........................................ 1093
28.2 TIM1/TIM8/TIM20 main features .................................... 1093
28.3 TIM1/TIM8/TIM20 functional description .......................... 1094
  28.3.1 Block diagram .................................................... 1094
  28.3.2 TIM1/TIM8/TIM20 pins and internal signals ..................... 1095
  28.3.3 Time-base unit .................................................. 1100
  28.3.4 Counter modes .................................................. 1102
  28.3.5 Repetition counter ............................................. 1114
  28.3.6 External trigger input ......................................... 1115
  28.3.7 Clock selection ................................................ 1116
  28.3.8 Capture/compare channels ..................................... 1120
  28.3.9 Input capture mode ............................................ 1123
28.3.10 PWM input mode ........................................ 1124
28.3.11 Forced output mode ...................................... 1125
28.3.12 Output compare mode ................................... 1125
28.3.13 PWM mode .................................................. 1127
28.3.14 Asymmetric PWM mode .................................. 1135
28.3.15 Combined PWM mode ..................................... 1136
28.3.16 Combined 3-phase PWM mode ......................... 1137
28.3.17 Complementary outputs and dead-time insertion .... 1138
28.3.18 Using the break function ............................... 1141
28.3.19 Bidirectional break inputs .............................. 1147
28.3.20 Clearing the tim_ocxref signal on an external event 1148
28.3.21 6-step PWM generation ................................. 1150
28.3.22 One-pulse mode .......................................... 1151
28.3.23 Retriggerable One-pulse mode ......................... 1153
28.3.24 Pulse on compare mode ................................. 1154
28.3.25 Encoder interface mode ................................. 1156
28.3.26 Direction bit output ..................................... 1173
28.3.27 UIF bit remapping ........................................ 1174
28.3.28 Timer input XOR function ............................. 1174
28.3.29 Interfacing with Hall sensors ......................... 1174
28.3.30 Timer synchronization ................................. 1176
28.3.31 ADC triggers ............................................. 1181
28.3.32 DMA burst mode ........................................ 1181
28.3.33 TIM1/TIM8/TIM20 DMA requests .................... 1182
28.3.34 Debug mode .............................................. 1182

28.4 TIM1/TIM8/TIM20 low-power modes ..................... 1183
28.5 TIM1/TIM8/TIM20 interrupts ............................. 1183
28.6 TIM1/TIM8/TIM20 registers ............................... 1184
  28.6.1 TIMx control register 1 (TIMx_CR1)(x = 1, 8, 20) .... 1184
  28.6.2 TIMx control register 2 (TIMx_CR2)(x = 1, 8, 20) .... 1185
  28.6.3 TIMx slave mode control register (TIMx_SMCR)(x = 1, 8, 20) .... 1189
  28.6.4 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8, 20) .... 1193
  28.6.5 TIMx status register (TIMx_SR)(x = 1, 8, 20) ............ 1194
  28.6.6 TIMx event generation register (TIMx_EGR)(x = 1, 8, 20) .... 1197
  28.6.7 TIMx capture/compare mode register 1 (TIMx_CCMR1) (x = 1, 8, 20) .... 1198
28.6.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 1, 8, 20) .......................................................... 1200
28.6.9 TIMx capture/compare mode register 2 (TIMx_CCMR2) (x = 1, 8, 20) .......................................................... 1203
28.6.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 1, 8, 20) ...................................................... 1204
28.6.11 TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8, 20) .......................................................... 1207
28.6.12 TIMx counter (TIMx_CNT)(x = 1, 8, 20) .......................................................... 1211
28.6.13 TIMx prescaler (TIMx_PSC)(x = 1, 8, 20) .......................................................... 1211
28.6.14 TIMx auto-reload register (TIMx_ARR)(x = 1, 8, 20) .......................................................... 1212
28.6.15 TIMx repetition counter register (TIMx_RCR)(x = 1, 8, 20) .......................................................... 1212
28.6.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 1, 8, 20) .......................................................... 1213
28.6.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 1, 8, 20) .......................................................... 1213
28.6.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 1, 8, 20) .......................................................... 1214
28.6.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 1, 8, 20) .......................................................... 1215
28.6.20 TIMx break and dead-time register (TIMx_BDTR)(x = 1, 8, 20) .......................................................... 1216
28.6.21 TIMx capture/compare register 5 (TIMx_CCR5)(x = 1, 8, 20) .......................................................... 1220
28.6.22 TIMx capture/compare register 6 (TIMx_CCR6)(x = 1, 8, 20) .......................................................... 1221
28.6.23 TIMx capture/compare mode register 3 (TIMx_CCMR3) (x = 1, 8, 20) .......................................................... 1222
28.6.24 TIMx timer deadtime register 2 (TIMx_DTR2)(x = 1, 8, 20) .......................................................... 1223
28.6.25 TIMx timer encoder control register (TIMx_ECR)(x = 1, 8, 20) .......................................................... 1224
28.6.26 TIMx timer input selection register (TIMx_TISEL)(x = 1, 8, 20) .......................................................... 1225
28.6.27 TIMx alternate function option register 1 (TIMx_AF1)(x = 1, 8, 20) .......................................................... 1226
28.6.28 TIMx alternate function register 2 (TIMx_AF2)(x = 1, 8, 20) .......................................................... 1229
28.6.29 TIMx DMA control register (TIMx_DCR)(x = 1, 8, 20) .......................................................... 1231
28.6.30 TIMx DMA address for full transfer (TIMx_DMAR)(x = 1, 8, 20) .......................................................... 1232
28.6.31 TIMx register map .......................................................... 1233

29 General-purpose timers (TIM2/TIM3/TIM4/TIM5) ................................................. 1236

29.1 TIM2/TIM3/TIM4/TIM5 introduction ................................................. 1236
29.2 TIM2/TIM3/TIM4/TIM5 main features ................................................. 1236
29.3 TIM2/TIM3/TIM4/TIM5 implementation ............................................. 1237
29.4 TIM2/TIM3/TIM4/TIM5 functional description ..................................... 1238

29.4.1 Block diagram .......................................................... 1238
29.4.2 TIM2/TIM3/TIM4/TIM5 pins and internal signals ............................................. 1239
29.4.3 Time-base unit .......................................................... 1243
29.4.4 Counter modes .......................................................... 1245
29.4.5 Clock selection .............................................. 1257
29.4.6 Capture/compare channels ................................. 1261
29.4.7 Input capture mode ......................................... 1263
29.4.8 PWM input mode ........................................... 1264
29.4.9 Forced output mode ......................................... 1265
29.4.10 Output compare mode ...................................... 1265
29.4.11 PWM mode .................................................. 1267
29.4.12 Asymmetric PWM mode .................................... 1275
29.4.13 Combined PWM mode ...................................... 1276
29.4.14 Clearing the tim_ocxref signal on an external event 1277
29.4.15 One-pulse mode ............................................ 1279
29.4.16 Retriggerable one-pulse mode ............................ 1280
29.4.17 Pulse on compare mode .................................... 1281
29.4.18 Encoder interface mode .................................... 1283
29.4.19 Direction bit output ....................................... 1301
29.4.20 UIF bit remapping .......................................... 1302
29.4.21 Timer input XOR function ................................. 1302
29.4.22 Timers and external trigger synchronization .......... 1302
29.4.23 Timer synchronization ..................................... 1306
29.4.24 ADC triggers ................................................ 1311
29.4.25 DMA burst mode ........................................... 1312
29.4.26 TIM2/TIM3/TIM4/TIM5 DMA requests .................... 1313
29.4.27 Debug mode ................................................ 1313
29.4.28 TIM2/TIM3/TIM4/TIM5 low-power modes ............... 1313
29.4.29 TIM2/TIM3/TIM4/TIM5 interrupts ........................ 1314

29.5 TIM2/TIM3/TIM4/TIM5 registers ............................. 1315
29.5.1 TIMx control register 1 (TIMx_CR1)(x = 2 to 5) ........... 1315
29.5.2 TIMx control register 2 (TIMx_CR2)(x = 2 to 5) ........... 1316
29.5.3 TIMx slave mode control register (TIMx_SMCR)(x = 2 to 5) .. 1318
29.5.4 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5) . 1322
29.5.5 TIMx status register (TIMx_SR)(x = 2 to 5) .................. 1323
29.5.6 TIMx event generation register (TIMx_EGR)(x = 2 to 5) .......... 1325
29.5.7 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 2 to 5) . 1326
29.5.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 2 to 5) .................. 1328
29.5.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 2 to 5) . 1330
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>29.5.10</td>
<td>TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.11</td>
<td>TIMx capture/compare enable register (TIMx_CCR)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.12</td>
<td>TIMx counter (TIMx_CNT)(x = 3, 4)</td>
</tr>
<tr>
<td>29.5.13</td>
<td>TIMx counter (TIMx_CNT)(x = 2, 5)</td>
</tr>
<tr>
<td>29.5.14</td>
<td>TIMx prescaler (TIMx_PSC)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.15</td>
<td>TIMx auto-reload register (TIMx_ARR)(x = 3, 4)</td>
</tr>
<tr>
<td>29.5.16</td>
<td>TIMx auto-reload register (TIMx_ARR)(x = 2, 5)</td>
</tr>
<tr>
<td>29.5.17</td>
<td>TIMx capture/compare register 1 (TIMx_CCR1)(x = 3, 4)</td>
</tr>
<tr>
<td>29.5.18</td>
<td>TIMx capture/compare register 1 (TIMx_CCR1)(x = 2, 5)</td>
</tr>
<tr>
<td>29.5.19</td>
<td>TIMx capture/compare register 2 (TIMx_CCR2)(x = 3, 4)</td>
</tr>
<tr>
<td>29.5.20</td>
<td>TIMx capture/compare register 2 (TIMx_CCR2)(x = 2, 5)</td>
</tr>
<tr>
<td>29.5.21</td>
<td>TIMx capture/compare register 3 (TIMx_CCR3)(x = 3, 4)</td>
</tr>
<tr>
<td>29.5.22</td>
<td>TIMx capture/compare register 3 (TIMx_CCR3)(x = 2, 5)</td>
</tr>
<tr>
<td>29.5.23</td>
<td>TIMx capture/compare register 4 (TIMx_CCR4)(x = 3, 4)</td>
</tr>
<tr>
<td>29.5.24</td>
<td>TIMx capture/compare register 4 (TIMx_CCR4)(x = 2, 5)</td>
</tr>
<tr>
<td>29.5.25</td>
<td>TIMx timer encoder control register (TIMx_ECR)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.26</td>
<td>TIMx timer input selection register (TIMx_TISEL)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.27</td>
<td>TIMx alternate function register 1 (TIMx_AF1)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.28</td>
<td>TIMx alternate function register 2 (TIMx_AF2)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.29</td>
<td>TIMx DMA control register (TIMx_DCR)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.30</td>
<td>TIMx DMA address for full transfer (TIMx_DMAR)(x = 2 to 5)</td>
</tr>
<tr>
<td>29.5.31</td>
<td>TIMx register map</td>
</tr>
</tbody>
</table>

30 General purpose timers (TIM15/TIM16/TIM17) ................................ 1354

30.1 TIM15/TIM16/TIM17 introduction ........................................ 1354
30.2 TIM15 main features ..................................................... 1354
30.3 TIM16/TIM17 main features ............................................. 1355
30.4 TIM15/TIM16/TIM17 functional description .......................... 1356
   30.4.1 Block diagram ..................................................... 1356
   30.4.2 TIM15/TIM16/TIM17 pins and internal signals .................. 1357
   30.4.3 Time-base unit .................................................. 1361
   30.4.4 Counter modes ................................................... 1363
   30.4.5 Repetition counter ................................................. 1367
   30.4.6 Clock selection .................................................. 1368
   30.4.7 Capture/compare channels ....................................... 1370
   30.4.8 Input capture mode .............................................. 1372
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>30.4.9</td>
<td>PWM input mode (only for TIM15)</td>
<td>1374</td>
</tr>
<tr>
<td>30.4.10</td>
<td>Forced output mode</td>
<td>1375</td>
</tr>
<tr>
<td>30.4.11</td>
<td>Output compare mode</td>
<td>1375</td>
</tr>
<tr>
<td>30.4.12</td>
<td>PWM mode</td>
<td>1377</td>
</tr>
<tr>
<td>30.4.13</td>
<td>Combined PWM mode (TIM15 only)</td>
<td>1382</td>
</tr>
<tr>
<td>30.4.14</td>
<td>Complementary outputs and dead-time insertion</td>
<td>1383</td>
</tr>
<tr>
<td>30.4.15</td>
<td>Using the break function</td>
<td>1386</td>
</tr>
<tr>
<td>30.4.16</td>
<td>Bidirectional break input</td>
<td>1390</td>
</tr>
<tr>
<td>30.4.17</td>
<td>Clearing the tim_ocxref signal on an external event</td>
<td>1391</td>
</tr>
<tr>
<td>30.4.18</td>
<td>6-step PWM generation</td>
<td>1392</td>
</tr>
<tr>
<td>30.4.19</td>
<td>One-pulse mode</td>
<td>1394</td>
</tr>
<tr>
<td>30.4.20</td>
<td>Retriggerable one pulse mode (TIM15 only)</td>
<td>1395</td>
</tr>
<tr>
<td>30.4.21</td>
<td>UIF bit remapping</td>
<td>1396</td>
</tr>
<tr>
<td>30.4.22</td>
<td>Timer input XOR function (TIM15 only)</td>
<td>1396</td>
</tr>
<tr>
<td>30.4.23</td>
<td>External trigger synchronization (TIM15 only)</td>
<td>1396</td>
</tr>
<tr>
<td>30.4.24</td>
<td>Slave mode – combined reset + trigger mode (TIM15 only)</td>
<td>1399</td>
</tr>
<tr>
<td>30.4.25</td>
<td>Slave mode – combined reset + gated mode (TIM15 only)</td>
<td>1399</td>
</tr>
<tr>
<td>30.4.26</td>
<td>Timer synchronization (TIM15 only)</td>
<td>1400</td>
</tr>
<tr>
<td>30.4.27</td>
<td>Using timer output as trigger for other timers (TIM16/TIM17 only)</td>
<td>1400</td>
</tr>
<tr>
<td>30.4.28</td>
<td>ADC triggers (TIM15 only)</td>
<td>1400</td>
</tr>
<tr>
<td>30.4.29</td>
<td>DMA burst mode</td>
<td>1400</td>
</tr>
<tr>
<td>30.4.30</td>
<td>TIM15/TIM16/TIM17 DMA requests</td>
<td>1401</td>
</tr>
<tr>
<td>30.4.31</td>
<td>Debug mode</td>
<td>1401</td>
</tr>
<tr>
<td>30.5</td>
<td>TIM15/TIM16/TIM17 low-power modes</td>
<td>1402</td>
</tr>
<tr>
<td>30.6</td>
<td>TIM15/TIM16/TIM17 interrupts</td>
<td>1402</td>
</tr>
<tr>
<td>30.7</td>
<td>TIM15 registers</td>
<td>1403</td>
</tr>
<tr>
<td>30.7.1</td>
<td>TIM15 control register 1 (TIM15_CR1)</td>
<td>1403</td>
</tr>
<tr>
<td>30.7.2</td>
<td>TIM15 control register 2 (TIM15_CR2)</td>
<td>1404</td>
</tr>
<tr>
<td>30.7.3</td>
<td>TIM15 slave mode control register (TIM15_SMCR)</td>
<td>1406</td>
</tr>
<tr>
<td>30.7.4</td>
<td>TIM15 DMA/interrupt enable register (TIM15_DIER)</td>
<td>1408</td>
</tr>
<tr>
<td>30.7.5</td>
<td>TIM15 status register (TIM15_SR)</td>
<td>1409</td>
</tr>
<tr>
<td>30.7.6</td>
<td>TIM15 event generation register (TIM15_EGR)</td>
<td>1411</td>
</tr>
<tr>
<td>30.7.7</td>
<td>TIM15 capture/compare mode register 1 (TIM15_CCMR1)</td>
<td>1412</td>
</tr>
<tr>
<td>30.7.8</td>
<td>TIM15 capture/compare mode register 1 [alternate]</td>
<td>1413</td>
</tr>
<tr>
<td></td>
<td>(TIM15_CCMR1)</td>
<td></td>
</tr>
<tr>
<td>30.7.9</td>
<td>TIM15 capture/compare enable register (TIM15_CCER)</td>
<td>1416</td>
</tr>
<tr>
<td>30.7.10</td>
<td>TIM15 counter (TIM15_CNT)</td>
<td>1419</td>
</tr>
</tbody>
</table>
30.7.11 TIM15 prescaler (TIM15_PSC) ........................................... 1419
30.7.12 TIM15 auto-reload register (TIM15_ARR) ............................ 1420
30.7.13 TIM15 repetition counter register (TIM15_RCR) ..................... 1420
30.7.14 TIM15 capture/compare register 1 (TIM15_CCR1) ................... 1421
30.7.15 TIM15 capture/compare register 2 (TIM15_CCR2) ................... 1422
30.7.16 TIM15 break and dead-time register (TIM15_BDTR) ................ 1422
30.7.17 TIM15 timer deadtime register 2 (TIM15_DTR2) .................... 1425
30.7.18 TIM15 input selection register (TIM15_TISEL) ...................... 1426
30.7.19 TIM15 alternate function register 1 (TIM15_AF1) ................... 1427
30.7.20 TIM15 alternate function register 2 (TIM15_AF2) ................... 1429
30.7.21 TIM15 DMA control register (TIM15_DCR) .......................... 1430
30.7.22 TIM15 DMA address for full transfer (TIM15_DMAR) ............... 1430
30.7.23 TIM15 register map ................................................... 1431

30.8 TIM16/TIM17 registers .................................................... 1434
30.8.1 TIMx control register 1 (TIMx_CR1)(x = 16 to 17) ................. 1434
30.8.2 TIMx control register 2 (TIMx_CR2)(x = 16 to 17) ................. 1435
30.8.3 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17) .... 1436
30.8.4 TIMx status register (TIMx_SR)(x = 16 to 17) ...................... 1437
30.8.5 TIMx event generation register (TIMx_EGR)(x = 16 to 17) .......... 1438
30.8.6 TIMx capture/compare mode register 1 (TIMx_CCMR1) (x = 16 to 17) .... 1439
30.8.7 TIMx capture/compare mode register 1 [alternate]
(TIMx_CCMR1)(x = 16 to 17) ..................................................... 1440
30.8.8 TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) .... 1442
30.8.9 TIMx counter (TIMx_CNT)(x = 16 to 17) .............................. 1445
30.8.10 TIMx prescaler (TIMx_PSC)(x = 16 to 17) ........................... 1445
30.8.11 TIMx auto-reload register (TIMx_ARR)(x = 16 to 17) .............. 1446
30.8.12 TIMx repetition counter register (TIMx_RCR)(x = 16 to 17) ....... 1446
30.8.13 TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17) ....... 1447
30.8.14 TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17) .... 1448
30.8.15 TIMx timer deadtime register 2 (TIMx_DTR2)(x = 16 to 17) .......... 1451
30.8.16 TIMx input selection register (TIMx_TISEL)(x = 16 to 17) ........... 1452
30.8.17 TIMx alternate function register 1 (TIMx_AF1)(x = 16 to 17) ........ 1452
30.8.18 TIMx alternate function register 2 (TIMx_AF2)(x = 16 to 17) ........ 1455
30.8.19 TIMx option register 1 (TIMx_OR1)(x = 16 to 17) .................. 1455
30.8.20 TIMx DMA control register (TIMx_DCR)(x = 16 to 17) .............. 1456
30.8.21 TIM16/TIM17 DMA address for full transfer
(TIMx_DMAR)(x = 16 to 17) ................................................... 1456
### 31 Basic timers (TIM6/TIM7)  

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>31.1</td>
<td>TIM6/TIM7 introduction</td>
<td>1460</td>
</tr>
<tr>
<td>31.2</td>
<td>TIM6/TIM7 main features</td>
<td>1460</td>
</tr>
<tr>
<td>31.3</td>
<td>TIM6/TIM7 functional description</td>
<td>1461</td>
</tr>
<tr>
<td>31.3.1</td>
<td>TIM6/TIM7 block diagram</td>
<td>1461</td>
</tr>
<tr>
<td>31.3.2</td>
<td>TIM6/TIM7 internal signals</td>
<td>1461</td>
</tr>
<tr>
<td>31.3.3</td>
<td>TIM6/TIM7 clocks</td>
<td>1462</td>
</tr>
<tr>
<td>31.3.4</td>
<td>Time-base unit</td>
<td>1462</td>
</tr>
<tr>
<td>31.3.5</td>
<td>Counting mode</td>
<td>1464</td>
</tr>
<tr>
<td>31.3.6</td>
<td>UIF bit remapping</td>
<td>1471</td>
</tr>
<tr>
<td>31.3.7</td>
<td>ADC triggers</td>
<td>1472</td>
</tr>
<tr>
<td>31.3.8</td>
<td>TIM6/TIM7 DMA requests</td>
<td>1472</td>
</tr>
<tr>
<td>31.3.9</td>
<td>Debug mode</td>
<td>1472</td>
</tr>
<tr>
<td>31.3.10</td>
<td>TIM6/TIM7 low-power modes</td>
<td>1472</td>
</tr>
<tr>
<td>31.3.11</td>
<td>TIM6/TIM7 interrupts</td>
<td>1472</td>
</tr>
<tr>
<td>31.4</td>
<td>TIM6/TIM7 registers</td>
<td>1473</td>
</tr>
<tr>
<td>31.4.1</td>
<td>TIMx control register 1 (TIMx_CR1)(x = 6 to 7)</td>
<td>1473</td>
</tr>
<tr>
<td>31.4.2</td>
<td>TIMx control register 2 (TIMx_CR2)(x = 6 to 7)</td>
<td>1475</td>
</tr>
<tr>
<td>31.4.3</td>
<td>TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 6 to 7)</td>
<td>1475</td>
</tr>
<tr>
<td>31.4.4</td>
<td>TIMx status register (TIMx_SR)(x = 6 to 7)</td>
<td>1476</td>
</tr>
<tr>
<td>31.4.5</td>
<td>TIMx event generation register (TIMx_EGR)(x = 6 to 7)</td>
<td>1476</td>
</tr>
<tr>
<td>31.4.6</td>
<td>TIMx counter (TIMx_CNT)(x = 6 to 7)</td>
<td>1476</td>
</tr>
<tr>
<td>31.4.7</td>
<td>TIMx prescaler (TIMx_PSC)(x = 6 to 7)</td>
<td>1477</td>
</tr>
<tr>
<td>31.4.8</td>
<td>TIMx auto-reload register (TIMx_ARR)(x = 6 to 7)</td>
<td>1477</td>
</tr>
<tr>
<td>31.4.9</td>
<td>TIMx register map</td>
<td>1478</td>
</tr>
</tbody>
</table>

### 32 Low-power timer (LPTIM)  

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>32.1</td>
<td>Introduction</td>
<td>1479</td>
</tr>
<tr>
<td>32.2</td>
<td>LPTIM main features</td>
<td>1479</td>
</tr>
<tr>
<td>32.3</td>
<td>LPTIM implementation</td>
<td>1480</td>
</tr>
<tr>
<td>32.4</td>
<td>LPTIM functional description</td>
<td>1480</td>
</tr>
<tr>
<td>32.4.1</td>
<td>LPTIM block diagram</td>
<td>1480</td>
</tr>
<tr>
<td>32.4.2</td>
<td>LPTIM input and trigger mapping</td>
<td>1480</td>
</tr>
<tr>
<td>32.4.3</td>
<td>LPTIM reset and clocks</td>
<td>1481</td>
</tr>
</tbody>
</table>
32.4.4 Glitch filter .......................................................... 1482
32.4.5 Prescaler ............................................................. 1483
32.4.6 Trigger multiplexer .................................................. 1483
32.4.7 Operating mode ...................................................... 1484
32.4.8 Timeout function ...................................................... 1486
32.4.9 Waveform generation................................................ 1486
32.4.10 Register update ...................................................... 1487
32.4.11 Counter mode ....................................................... 1488
32.4.12 Timer enable ....................................................... 1488
32.4.13 Timer counter reset ................................................ 1489
32.4.14 Encoder mode ....................................................... 1489
32.4.15 Debug mode ........................................................ 1491
32.5 LPTIM low-power modes ............................................. 1491
32.6 LPTIM interrupts ....................................................... 1492
32.7 LPTIM registers ........................................................ 1492
32.7.1 LPTIM interrupt and status register (LPTIM_ISR) ............ 1493
32.7.2 LPTIM interrupt clear register (LPTIM_ICR) .................... 1494
32.7.3 LPTIM interrupt enable register (LPTIM_IER) ................. 1494
32.7.4 LPTIM configuration register (LPTIM_CFGR) ................... 1495
32.7.5 LPTIM control register (LPTIM_CR) ............................ 1498
32.7.6 LPTIM compare register (LPTIM_CMP) ......................... 1500
32.7.7 LPTIM autoreload register (LPTIM_ARR) ....................... 1500
32.7.8 LPTIM counter register (LPTIM_CNT) .......................... 1501
32.7.9 LPTIM option register (LPTIM_OR) ............................. 1501
32.7.10 LPTIM register map ............................................... 1503

33 Infrared interface (IRTIM) ............................................. 1504

34 AES hardware accelerator (AES) ................................. 1505
34.1 Introduction ........................................................... 1505
34.2 AES main features .................................................... 1505
34.3 AES implementation ................................................... 1505
34.4 AES functional description ........................................... 1505
34.4.1 AES block diagram ............................................... 1506
34.4.2 AES internal signals .............................................. 1506
34.4.3 AES cryptographic core ........................................... 1506
34.4.4 AES procedure to perform a cipher operation ........................................ 1512
34.4.5 AES decryption round key preparation ............................................. 1515
34.4.6 AES ciphertext stealing and data padding ........................................... 1516
34.4.7 AES task suspend and resume .......................................................... 1516
34.4.8 AES basic chaining modes (ECB, CBC) .............................................. 1517
34.4.9 AES counter (CTR) mode ................................................................. 1522
34.4.10 AES Galois/counter mode (GCM) ....................................................... 1524
34.4.11 AES Galois message authentication code (GMAC) ............................. 1529
34.4.12 AES counter with CBC-MAC (CCM) ................................................. 1531
34.4.13 AES data registers and data swapping .............................................. 1536
34.4.14 AES key registers ........................................................................ 1538
34.4.15 AES initialization vector registers .................................................... 1538
34.4.16 AES DMA interface .................................................................... 1539
34.4.17 AES error management ................................................................ 1540

34.5 AES interrupts ...................................................................................... 1541

34.6 AES processing latency ....................................................................... 1541

34.7 AES registers ....................................................................................... 1542
  34.7.1 AES control register (AES_CR) ......................................................... 1542
  34.7.2 AES status register (AES_SR) .......................................................... 1545
  34.7.3 AES data input register (AES_DINR) ................................................ 1546
  34.7.4 AES data output register (AES_DOUTR) ........................................... 1546
  34.7.5 AES key register 0 (AES_KEYR0) ..................................................... 1547
  34.7.6 AES key register 1 (AES_KEYR1) ..................................................... 1548
  34.7.7 AES key register 2 (AES_KEYR2) ..................................................... 1548
  34.7.8 AES key register 3 (AES_KEYR3) ..................................................... 1548
  34.7.9 AES initialization vector register 0 (AES_IVR0) ............................. 1549
  34.7.10 AES initialization vector register 1 (AES_IVR1) ............................. 1549
  34.7.11 AES initialization vector register 2 (AES_IVR2) ............................. 1549
  34.7.12 AES initialization vector register 3 (AES_IVR3) ............................. 1550
  34.7.13 AES key register 4 (AES_KEYR4) ..................................................... 1550
  34.7.14 AES key register 5 (AES_KEYR5) ..................................................... 1550
  34.7.15 AES key register 6 (AES_KEYR6) ..................................................... 1551
  34.7.16 AES key register 7 (AES_KEYR7) ..................................................... 1551
  34.7.17 AES suspend registers (AES_SUSPxR) ........................................... 1551
  34.7.18 AES register map ....................................................................... 1552

35 Real-time clock (RTC) ........................................................................... 1554
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>35.1</td>
<td>Introduction</td>
<td>1554</td>
</tr>
<tr>
<td>35.2</td>
<td>RTC main features</td>
<td>1554</td>
</tr>
<tr>
<td>35.3</td>
<td>RTC functional description</td>
<td>1555</td>
</tr>
<tr>
<td>35.3.1</td>
<td>RTC block diagram</td>
<td>1555</td>
</tr>
<tr>
<td>35.3.2</td>
<td>RTC pins and internal signals</td>
<td>1556</td>
</tr>
<tr>
<td>35.3.3</td>
<td>GPIOs controlled by the RTC and TAMP</td>
<td>1557</td>
</tr>
<tr>
<td>35.3.4</td>
<td>Clock and prescalers</td>
<td>1559</td>
</tr>
<tr>
<td>35.3.5</td>
<td>Real-time clock and calendar</td>
<td>1560</td>
</tr>
<tr>
<td>35.3.6</td>
<td>Programmable alarms</td>
<td>1561</td>
</tr>
<tr>
<td>35.3.7</td>
<td>Periodic auto-wake-up</td>
<td>1561</td>
</tr>
<tr>
<td>35.3.8</td>
<td>RTC initialization and configuration</td>
<td>1562</td>
</tr>
<tr>
<td>35.3.9</td>
<td>Reading the calendar</td>
<td>1564</td>
</tr>
<tr>
<td>35.3.10</td>
<td>Resetting the RTC</td>
<td>1565</td>
</tr>
<tr>
<td>35.3.11</td>
<td>RTC synchronization</td>
<td>1565</td>
</tr>
<tr>
<td>35.3.12</td>
<td>RTC reference clock detection</td>
<td>1566</td>
</tr>
<tr>
<td>35.3.13</td>
<td>RTC smooth digital calibration</td>
<td>1566</td>
</tr>
<tr>
<td>35.3.14</td>
<td>Timestamp function</td>
<td>1568</td>
</tr>
<tr>
<td>35.3.15</td>
<td>Calibration clock output</td>
<td>1569</td>
</tr>
<tr>
<td>35.3.16</td>
<td>Tamper and alarm output</td>
<td>1569</td>
</tr>
<tr>
<td>35.4</td>
<td>RTC low-power modes</td>
<td>1570</td>
</tr>
<tr>
<td>35.5</td>
<td>RTC interrupts</td>
<td>1571</td>
</tr>
<tr>
<td>35.6</td>
<td>RTC registers</td>
<td>1571</td>
</tr>
<tr>
<td>35.6.1</td>
<td>RTC time register (RTC_TR)</td>
<td>1571</td>
</tr>
<tr>
<td>35.6.2</td>
<td>RTC date register (RTC_DR)</td>
<td>1572</td>
</tr>
<tr>
<td>35.6.3</td>
<td>RTC sub second register (RTC_SSR)</td>
<td>1573</td>
</tr>
<tr>
<td>35.6.4</td>
<td>RTC initialization control and status register (RTC_ICSR)</td>
<td>1573</td>
</tr>
<tr>
<td>35.6.5</td>
<td>RTC prescaler register (RTC_PRER)</td>
<td>1575</td>
</tr>
<tr>
<td>35.6.6</td>
<td>RTC wakeup timer register (RTC_WUTR)</td>
<td>1576</td>
</tr>
<tr>
<td>35.6.7</td>
<td>RTC control register (RTC_CR)</td>
<td>1576</td>
</tr>
<tr>
<td>35.6.8</td>
<td>RTC write protection register (RTC_WPR)</td>
<td>1579</td>
</tr>
<tr>
<td>35.6.9</td>
<td>RTC calibration register (RTC_CALR)</td>
<td>1580</td>
</tr>
<tr>
<td>35.6.10</td>
<td>RTC shift control register (RTC_SHIFTR)</td>
<td>1581</td>
</tr>
<tr>
<td>35.6.11</td>
<td>RTC timestamp time register (RTC_TSTR)</td>
<td>1582</td>
</tr>
<tr>
<td>35.6.12</td>
<td>RTC timestamp date register (RTC_TSDR)</td>
<td>1582</td>
</tr>
<tr>
<td>35.6.13</td>
<td>RTC timestamp sub second register (RTC_TSSSR)</td>
<td>1583</td>
</tr>
<tr>
<td>35.6.14</td>
<td>RTC alarm A register (RTC_ALRMAR)</td>
<td>1584</td>
</tr>
</tbody>
</table>
35.6.15 RTC alarm A sub second register (RTC_ALRMASSR) ................. 1585
35.6.16 RTC alarm B register (RTC_ALRMBR) .................................. 1586
35.6.17 RTC alarm B sub second register (RTC_ALRMBSSR) .................. 1587
35.6.18 RTC status register (RTC_SR) ............................................. 1587
35.6.19 RTC masked interrupt status register (RTC_MISR) .................... 1588
35.6.20 RTC status clear register (RTC_SCR) ..................................... 1589
35.6.21 RTC register map ............................................................ 1591

36 Tamper and backup registers (TAMP) ................................. 1593

36.1 Introduction ................................................................. 1593
36.2 TAMP main features ......................................................... 1593
36.3 TAMP functional description .............................................. 1594
  36.3.1 TAMP block diagram .................................................... 1594
  36.3.2 TAMP pins and internal signals ..................................... 1595
  36.3.3 TAMP register write protection ..................................... 1595
  36.3.4 Tamper detection ......................................................... 1596
36.4 TAMP low-power modes ..................................................... 1598
36.5 TAMP interrupts ............................................................. 1598
36.6 TAMP registers ............................................................... 1598
  36.6.1 TAMP control register 1 (TAMP_CR1) ................................. 1599
  36.6.2 TAMP control register 2 (TAMP_CR2) .................................. 1600
  36.6.3 TAMP filter control register (TAMP_FLTCR) ......................... 1601
  36.6.4 TAMP interrupt enable register (TAMP_IER) ....................... 1602
  36.6.5 TAMP status register (TAMP_SR) ...................................... 1603
  36.6.6 TAMP masked interrupt status register (TAMP_MISR) .......... 1604
  36.6.7 TAMP status clear register (TAMP_SCR) ............................. 1605
  36.6.8 TAMP backup x register (TAMP_BKPxR) ............................ 1606
  36.6.9 TAMP register map ....................................................... 1607

37 Universal synchronous/asynchronous receiver transmitter (USART/UART) ....................... 1608

37.1 USART introduction ......................................................... 1608
37.2 USART main features ........................................................ 1609
37.3 USART extended features .................................................. 1610
37.4 USART implementation ....................................................... 1610
37.5 USART functional description ............................................. 1611
37.5.1 USART block diagram ........................................ 1611
37.5.2 USART signals ............................................... 1612
37.5.3 USART character description ................................ 1613
37.5.4 USART FIFOs and thresholds ............................... 1615
37.5.5 USART transmitter ........................................... 1615
37.5.6 USART receiver ............................................... 1619
37.5.7 USART baud rate generation ............................... 1626
37.5.8 Tolerance of the USART receiver to clock deviation .... 1627
37.5.9 USART auto baud rate detection ............................ 1629
37.5.10 USART multiprocessor communication .................... 1631
37.5.11 USART Modbus communication ............................. 1633
37.5.12 USART parity control ....................................... 1634
37.5.13 USART LIN (local interconnection network) mode ..... 1635
37.5.14 USART synchronous mode .................................. 1637
37.5.15 USART single-wire half-duplex communication ......... 1641
37.5.16 USART receiver timeout .................................... 1641
37.5.17 USART smartcard mode ..................................... 1642
37.5.18 USART IrDA SIR ENDEC block ............................ 1646
37.5.19 Continuous communication using USART and DMA .... 1649
37.5.20 RS232 hardware flow control and RS485 Driver Enable 1651
37.5.21 USART low-power management ........................... 1654

37.6 USART in low-power modes ..................................... 1657

37.7 USART interrupts ............................................... 1658

37.8 USART registers ............................................... 1659
37.8.1 USART control register 1 (USART_CR1) .................. 1659
37.8.2 USART control register 1 [alternate] (USART_CR1) .... 1663
37.8.3 USART control register 2 (USART_CR2) ................... 1666
37.8.4 USART control register 3 (USART_CR3) ................... 1670
37.8.5 USART baud rate register (USART_BRR) ................. 1675
37.8.6 USART guard time and prescaler register (USART_GTPR) 1675
37.8.7 USART receiver timeout register (USART_RTOR) ....... 1676
37.8.8 USART request register (USART_RQR) .................... 1677
37.8.9 USART interrupt and status register (USART_ISR) ....... 1678
37.8.10 USART interrupt and status register [alternate] (USART_ISR) 1684
37.8.11 USART interrupt flag clear register (USART_ICR) ....... 1689
37.8.12 USART receive data register (USART_RDR) ............. 1691
37.8.13 USART transmit data register (USART_TDR) .......... 1691
38 Low-power universal asynchronous receiver transmitter (LPUART) .......................... 1695
38.1 LPUART introduction .................................................. 1695
38.2 LPUART main features .................................................. 1696
38.3 LPUART implementation .............................................. 1697
38.4 LPUART functional description ..................................... 1698
  38.4.1 LPUART block diagram .......................................... 1698
  38.4.2 LPUART signals .................................................. 1699
  38.4.3 LPUART character description ................................. 1700
  38.4.4 LPUART FIFOs and thresholds ............................... 1701
  38.4.5 LPUART transmitter ............................................ 1702
  38.4.6 LPUART receiver ............................................... 1705
  38.4.7 LPUART baud rate generation ................................. 1709
  38.4.8 Tolerance of the LPUART receiver to clock deviation .... 1710
  38.4.9 LPUART multiprocessor communication ..................... 1711
  38.4.10 LPUART parity control ...................................... 1713
  38.4.11 LPUART single-wire half-duplex communication .......... 1714
  38.4.12 Continuous communication using DMA and LPUART .... 1714
  38.4.13 RS232 hardware flow control and RS485 Driver Enable . 1717
  38.4.14 LPUART low-power management ............................. 1719
38.5 LPUART in low-power modes ....................................... 1722
38.6 LPUART interrupts .................................................. 1723
38.7 LPUART registers ................................................... 1724
  38.7.1 LPUART control register 1 (LPUART_CR1) .................. 1724
  38.7.2 LPUART control register 1 [alternate] (LPUART_CR1) ... 1727
  38.7.3 LPUART control register 2 (LPUART_CR2) ................. 1730
  38.7.4 LPUART control register 3 (LPUART_CR3) ................. 1732
  38.7.5 LPUART baud rate register (LPUART_BRR) ................. 1735
  38.7.6 LPUART request register (LPUART_RQR) .................... 1736
  38.7.7 LPUART interrupt and status register (LPUART_ISR) ..... 1736
  38.7.8 LPUART interrupt and status register [alternate] (LPUART_ISR) ... 1741
  38.7.9 LPUART interrupt flag clear register (LPUART_ICR) ..... 1744
  38.7.10 LPUART receive data register (LPUART_RDR) ............ 1745
38.7.11 LPUART transmit data register (LPUART_TDR) .... 1745
38.7.12 LPUART prescaler register (LPUART_PRESC) .... 1746
38.7.13 LPUART register map .... 1747

39 Serial peripheral interface / integrated interchip sound (SPI/I2S) ... 1749
39.1 Introduction .... 1749
39.2 SPI main features .... 1749
39.3 I2S main features .... 1750
39.4 SPI/I2S implementation .... 1750
39.5 SPI functional description .... 1751
  39.5.1 General description .... 1751
  39.5.2 Communications between one master and one slave .... 1752
  39.5.3 Standard multislave communication .... 1754
  39.5.4 Multimaster communication .... 1755
  39.5.5 Slave select (NSS) pin management .... 1756
  39.5.6 Communication formats .... 1757
  39.5.7 Configuration of SPI .... 1759
  39.5.8 Procedure for enabling SPI .... 1760
  39.5.9 Data transmission and reception procedures .... 1760
  39.5.10 SPI status flags .... 1770
  39.5.11 SPI error flags .... 1771
  39.5.12 NSS pulse mode .... 1772
  39.5.13 TI mode .... 1772
  39.5.14 CRC calculation .... 1773
39.6 SPI interrupts .... 1775
39.7 I2S functional description .... 1776
  39.7.1 I2S general description .... 1776
  39.7.2 Supported audio protocols .... 1777
  39.7.3 Start-up description .... 1784
  39.7.4 Clock generator .... 1786
  39.7.5 I2S master mode .... 1789
  39.7.6 I2S slave mode .... 1790
  39.7.7 I2S status flags .... 1792
  39.7.8 I2S error flags .... 1793
  39.7.9 DMA features .... 1794
39.8 I2S interrupts .... 1794
39.9 SPI and I2S registers .............................................. 1795
  39.9.1 SPI control register 1 (SPIx_CR1) ......................... 1795
  39.9.2 SPI control register 2 (SPIx_CR2) ......................... 1797
  39.9.3 SPI status register (SPIx_SR) ........................... 1799
  39.9.4 SPI data register (SPIx_DR) .............................. 1801
  39.9.5 SPI CRC polynomial register (SPIx_CRCPR) ............. 1801
  39.9.6 SPI Rx CRC register (SPIx_RXCRCR) ..................... 1801
  39.9.7 SPI Tx CRC register (SPIx_TXCRCR) ..................... 1802
  39.9.8 SPIx_I2S configuration register (SPIx_I2SCFGR) ........ 1802
  39.9.9 SPIx_I2S prescaler register (SPIx_I2SPR) ............... 1804
  39.9.10 SPI/I2S register map ..................................... 1806

40 Serial audio interface (SAI) ......................................... 1807
  40.1 Introduction ..................................................... 1807
  40.2 SAI main features .............................................. 1807
  40.3 SAI implementation ............................................ 1808
  40.4 SAI functional description .................................... 1808
    40.4.1 SAI block diagram ........................................ 1808
    40.4.2 SAI pins and internal signals .......................... 1810
    40.4.3 Main SAI modes ........................................... 1810
    40.4.4 SAI synchronization mode ............................... 1811
    40.4.5 Audio data size ........................................... 1812
    40.4.6 Frame synchronization ................................... 1812
    40.4.7 Slot configuration ....................................... 1815
    40.4.8 SAI clock generator ...................................... 1817
    40.4.9 Internal FIFOs ............................................ 1820
    40.4.10 PDM interface ............................................ 1822
    40.4.11 AC’97 link controller ................................. 1830
    40.4.12 SPDIF output ............................................ 1831
    40.4.13 Specific features ....................................... 1834
    40.4.14 Error flags .............................................. 1838
    40.4.15 Disabling the SAI ....................................... 1841
    40.4.16 SAI DMA interface ....................................... 1841
  40.5 SAI interrupts .................................................. 1842
  40.6 SAI registers ................................................... 1843
    40.6.1 SAI configuration register 1 (SAI_ACR1) .............. 1843
41 Inter-integrated circuit interface (I2C) ........................................ 1871
41.1 Introduction ............................................................... 1871
41.2 I2C main features ....................................................... 1871
41.3 I2C implementation ..................................................... 1872
41.4 I2C functional description ............................................ 1872
  41.4.1 I2C block diagram .................................................. 1873
  41.4.2 I2C pins and internal signals .................................... 1873
  41.4.3 I2C clock requirements .......................................... 1874
  41.4.4 Mode selection .................................................... 1874
  41.4.5 I2C initialization .................................................. 1875
  41.4.6 I2C reset ............................................................ 1879
  41.4.7 Data transfer ........................................................ 1880
  41.4.8 I2C slave mode ..................................................... 1882
  41.4.9 I2C master mode ................................................... 1891
  41.4.10 I2C_TIMINGR register configuration examples ................. 1902
  41.4.11 SMBus specific features ........................................... 1904
  41.4.12 SMBus initialization .............................................. 1907
  41.4.13 SMBus I2C_TIMEOUTR register configuration examples ........ 1909
41.4.14 SMBus slave mode ................................. 1909
41.4.15 SMBus master mode ............................... 1913
41.4.16 Wake-up from Stop mode on address match .......... 1916
41.4.17 Error conditions .................................. 1917
41.5 I2C in low-power modes .............................. 1919
41.6 I2C interrupts ........................................ 1919
41.7 I2C DMA requests .................................... 1920
41.8 I2C debug modes ..................................... 1920
41.9 I2C registers .......................................... 1921
  41.9.1 I2C control register 1 (I2C_CR1) .................. 1921
  41.9.2 I2C control register 2 (I2C_CR2) .................. 1923
  41.9.3 I2C own address 1 register (I2C_OAR1) .......... 1925
  41.9.4 I2C own address 2 register (I2C_OAR2) .......... 1926
  41.9.5 I2C timing register (I2C_TIMINGR) ............... 1927
  41.9.6 I2C timeout register (I2C_TIMEOUTR) .......... 1928
  41.9.7 I2C interrupt and status register (I2C_ISR) ... 1929
  41.9.8 I2C interrupt clear register (I2C_ICR) .......... 1931
  41.9.9 I2C PEC register (I2C_PECR) .................... 1932
  41.9.10 I2C receive data register (I2C_RXDR) .......... 1932
  41.9.11 I2C transmit data register (I2C_TXDR) .......... 1933
  41.9.12 I2C register map ................................ 1934

42 Independent watchdog (IWDG) .......................... 1935
  42.1 Introduction ........................................ 1935
  42.2 IWDG main features .................................. 1935
  42.3 IWDG functional description .......................... 1935
    42.3.1 IWDG block diagram .............................. 1935
    42.3.2 Window option .................................... 1936
    42.3.3 Hardware watchdog ................................. 1937
    42.3.4 Low-power freeze ................................. 1937
    42.3.5 Register access protection ........................ 1937
    42.3.6 Debug mode ....................................... 1937
  42.4 IWDG registers ....................................... 1938
    42.4.1 IWDG key register (IWDG_KR) ..................... 1938
    42.4.2 IWDG prescaler register (IWDG_PR) ............... 1939
    42.4.3 IWDG reload register (IWDG_RLR) ................. 1940
43 System window watchdog (WWDG) ........................................ 1944
  43.1 Introduction .................................................. 1944
  43.2 WWDG main features ........................................... 1944
  43.3 WWDG functional description ................................. 1944
    43.3.1 WWDG block diagram .................................... 1945
    43.3.2 Enabling the watchdog .................................. 1945
    43.3.3 Controlling the down-counter .......................... 1945
    43.3.4 How to program the watchdog timeout .................. 1945
    43.3.5 Debug mode .............................................. 1947
  43.4 WWDG interrupts ............................................... 1947
  43.5 WWDG registers ................................................ 1947
    43.5.1 WWDG control register (WWDG_CR) ....................... 1948
    43.5.2 WWDG configuration register (WWDG_CFR) ............... 1948
    43.5.3 WWDG status register (WWDG_SR) ....................... 1949
    43.5.4 WWDG register map ....................................... 1949

44 FD controller area network (FDCAN) ............................. 1950
  44.1 Introduction .................................................. 1950
  44.2 FDCAN main features .......................................... 1952
  44.3 FDCAN functional description ............................... 1953
    44.3.1 Bit timing .............................................. 1954
    44.3.2 Operating modes ........................................ 1956
    44.3.3 Message RAM ............................................ 1965
    44.3.4 FIFO acknowledge handling ............................. 1974
    44.3.5 FDCAN Rx FIFO element ................................ 1974
    44.3.6 FDCAN Tx buffer element .............................. 1976
    44.3.7 FDCAN Tx event FIFO element ........................... 1978
    44.3.8 FDCAN standard message ID filter element .......... 1979
    44.3.9 FDCAN extended message ID filter element .......... 1980
  44.4 FDCAN registers ............................................... 1982
    44.4.1 FDCAN core release register (FDCAN_CREL) ............ 1982
    44.4.2 FDCAN endian register (FDCAN_ENDN) ................... 1982
| 44.4.3 | FDCAN data bit timing and prescaler register (FDCAN_DBTP) | 1982 |
| 44.4.4 | FDCAN test register (FDCAN_TEST) | 1983 |
| 44.4.5 | FDCAN RAM watchdog register (FDCAN_RWD) | 1984 |
| 44.4.6 | FDCAN CC control register (FDCAN_CCCR) | 1985 |
| 44.4.7 | FDCAN nominal bit timing and prescaler register (FDCAN_NBTP) | 1986 |
| 44.4.8 | FDCAN timestamp counter configuration register (FDCAN_TSCC) | 1988 |
| 44.4.9 | FDCAN timestamp counter value register (FDCAN_TSCV) | 1988 |
| 44.4.10 | FDCAN timeout counter configuration register (FDCAN_TOCC) | 1989 |
| 44.4.11 | FDCAN timeout counter value register (FDCAN_TOCV) | 1990 |
| 44.4.12 | FDCAN error counter register (FDCAN_ECR) | 1990 |
| 44.4.13 | FDCAN protocol status register (FDCAN_PSR) | 1991 |
| 44.4.14 | FDCAN transmitter delay compensation register (FDCAN_TDCR) | 1993 |
| 44.4.15 | FDCAN interrupt register (FDCAN_IR) | 1993 |
| 44.4.16 | FDCAN interrupt enable register (FDCAN_IE) | 1996 |
| 44.4.17 | FDCAN interrupt line select register (FDCAN_ILS) | 1998 |
| 44.4.18 | FDCAN interrupt line enable register (FDCAN_ILE) | 1999 |
| 44.4.19 | FDCAN global filter configuration register (FDCAN_RXGFC) | 1999 |
| 44.4.20 | FDCAN extended ID and mask register (FDCAN_XIDAM) | 2001 |
| 44.4.21 | FDCAN high-priority message status register (FDCAN_HPMS) | 2001 |
| 44.4.22 | FDCAN Rx FIFO 0 status register (FDCAN_RXF0S) | 2002 |
| 44.4.23 | CAN Rx FIFO 0 acknowledge register (FDCAN_RXF0A) | 2003 |
| 44.4.24 | FDCAN Rx FIFO 1 status register (FDCAN_RXF1S) | 2003 |
| 44.4.25 | FDCAN Rx FIFO 1 acknowledge register (FDCAN_RXF1A) | 2004 |
| 44.4.26 | FDCAN Tx buffer configuration register (FDCAN_TXBC) | 2004 |
| 44.4.27 | FDCAN Tx FIFO/queue status register (FDCAN_TXFQS) | 2005 |
| 44.4.28 | FDCAN Tx buffer request pending register (FDCAN_TXBRP) | 2005 |
| 44.4.29 | FDCAN Tx buffer add request register (FDCAN_TXBAR) | 2006 |
| 44.4.30 | FDCAN Tx buffer cancellation request register (FDCAN_TXBCR) | 2007 |
| 44.4.31 | FDCAN Tx buffer transmission occurred register (FDCAN_TXBTO) | 2007 |
| 44.4.32 | FDCAN Tx buffer cancellation finished register (FDCAN_TXBCF) | 2008 |
| 44.4.33 | FDCAN Tx buffer transmission interrupt enable register (FDCAN_TXBTIE) | 2008 |
| 44.4.34 | FDCAN Tx buffer cancellation finished interrupt enable register (FDCAN_TXBCIE) | 2009 |
| 44.4.35 | FDCAN Tx event FIFO status register (FDCAN_TXEFS) | 2009 |
| 44.4.36 | FDCAN Tx event FIFO acknowledge register (FDCAN_TXEFA) | 2010 |
| 44.4.37 | FDCAN CFG clock divider register (FDCAN_CKDIV) | 2010 |
| 44.4.38 | FDCAN register map | 2011 |
## Universal serial bus full-speed device interface (USB)

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>2015</td>
</tr>
<tr>
<td>USB main features</td>
<td>2015</td>
</tr>
<tr>
<td>USB implementation</td>
<td>2015</td>
</tr>
<tr>
<td>USB functional description</td>
<td>2016</td>
</tr>
<tr>
<td>45.4.1 Description of USB blocks</td>
<td>2017</td>
</tr>
<tr>
<td>Programming considerations</td>
<td>2018</td>
</tr>
<tr>
<td>45.5.1 Generic USB device programming</td>
<td>2018</td>
</tr>
<tr>
<td>45.5.2 System and power-on reset</td>
<td>2019</td>
</tr>
<tr>
<td>45.5.3 Double-buffered endpoints</td>
<td>2024</td>
</tr>
<tr>
<td>45.5.4 Isochronous transfers</td>
<td>2026</td>
</tr>
<tr>
<td>45.5.5 Suspend/Resume events</td>
<td>2027</td>
</tr>
<tr>
<td>USB and USB SRAM registers</td>
<td>2030</td>
</tr>
<tr>
<td>45.6.1 Common registers</td>
<td>2030</td>
</tr>
<tr>
<td>45.6.2 Buffer descriptor table</td>
<td>2043</td>
</tr>
<tr>
<td>45.6.3 USB register map</td>
<td>2046</td>
</tr>
</tbody>
</table>

## USB Type-C®/USB Power Delivery interface (UCPD)

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>2048</td>
</tr>
<tr>
<td>UCPD main features</td>
<td>2048</td>
</tr>
<tr>
<td>UCPD implementation</td>
<td>2048</td>
</tr>
<tr>
<td>UCPD functional description</td>
<td>2049</td>
</tr>
<tr>
<td>46.4.1 UCPD block diagram</td>
<td>2050</td>
</tr>
<tr>
<td>46.4.2 UCPD reset and clocks</td>
<td>2051</td>
</tr>
<tr>
<td>46.4.3 Physical layer protocol</td>
<td>2052</td>
</tr>
<tr>
<td>46.4.4 UCPD BMC transmitter</td>
<td>2058</td>
</tr>
<tr>
<td>46.4.5 UCPD BMC receiver</td>
<td>2060</td>
</tr>
<tr>
<td>46.4.6 UCPD Type-C pull-ups (Rp) and pull-downs (Rd)</td>
<td>2061</td>
</tr>
<tr>
<td>46.4.7 UCPD Type-C voltage monitoring and de-bouncing</td>
<td>2062</td>
</tr>
<tr>
<td>46.4.8 UCPD fast role swap (FRS)</td>
<td>2061</td>
</tr>
<tr>
<td>46.4.9 UCPD DMA Interface</td>
<td>2062</td>
</tr>
<tr>
<td>46.4.10 Wake-up from Stop mode</td>
<td>2062</td>
</tr>
<tr>
<td>UCPD programming sequences</td>
<td>2063</td>
</tr>
<tr>
<td>46.5.1 Initialization phase</td>
<td>2063</td>
</tr>
<tr>
<td>46.5.2 Type-C state machine handling</td>
<td>2063</td>
</tr>
<tr>
<td>46.5.3 USB PD transmit</td>
<td>2065</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
</tr>
<tr>
<td>---------</td>
<td>-------</td>
</tr>
<tr>
<td>46.5.4</td>
<td>USB PD receive</td>
</tr>
<tr>
<td>46.6</td>
<td>UCPD low-power modes</td>
</tr>
<tr>
<td>46.7</td>
<td>UCPD interrupts</td>
</tr>
<tr>
<td>46.8</td>
<td>UCPD registers</td>
</tr>
<tr>
<td>46.8.1</td>
<td>UCPD configuration register 1 (UCPD_CFGR1)</td>
</tr>
<tr>
<td>46.8.2</td>
<td>UCPD configuration register 2 (UCPD_CFGR2)</td>
</tr>
<tr>
<td>46.8.3</td>
<td>UCPD control register (UCPD_CR)</td>
</tr>
<tr>
<td>46.8.4</td>
<td>UCPD interrupt mask register (UCPD_IMR)</td>
</tr>
<tr>
<td>46.8.5</td>
<td>UCPD status register (UCPD_SR)</td>
</tr>
<tr>
<td>46.8.6</td>
<td>UCPD interrupt clear register (UCPD_ICR)</td>
</tr>
<tr>
<td>46.8.7</td>
<td>UCPD Tx ordered set type register (UCPD_TX_ORDSETR)</td>
</tr>
<tr>
<td>46.8.8</td>
<td>UCPD Tx payload size register (UCPD_TX_PAYSZR)</td>
</tr>
<tr>
<td>46.8.9</td>
<td>UCPD Tx data register (UCPD_TXDR)</td>
</tr>
<tr>
<td>46.8.10</td>
<td>UCPD Rx ordered set register (UCPD_RX_ORDSETR)</td>
</tr>
<tr>
<td>46.8.11</td>
<td>UCPD Rx payload size register (UCPD_RX_PAYSZR)</td>
</tr>
<tr>
<td>46.8.12</td>
<td>UCPD receive data register (UCPD_RXDR)</td>
</tr>
<tr>
<td>46.8.13</td>
<td>UCPD Rx ordered set extension register 1 (UCPD_RX_ORDEXTR1)</td>
</tr>
<tr>
<td>46.8.14</td>
<td>UCPD Rx ordered set extension register 2 (UCPD_RX_ORDEXTR2)</td>
</tr>
<tr>
<td>46.8.15</td>
<td>UCPD register map</td>
</tr>
</tbody>
</table>

47 Debug support (DBG) ........................................... 2087

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>47.1</td>
<td>Overview</td>
<td>2087</td>
</tr>
<tr>
<td>47.2</td>
<td>Reference Arm® documentation</td>
<td>2088</td>
</tr>
<tr>
<td>47.3</td>
<td>SWJ debug port (serial wire and JTAG)</td>
<td>2088</td>
</tr>
<tr>
<td>47.3.1</td>
<td>Mechanism to select the JTAG-DP or the SW-DP</td>
<td>2089</td>
</tr>
<tr>
<td>47.4</td>
<td>Pinout and debug port pins</td>
<td>2089</td>
</tr>
<tr>
<td>47.4.1</td>
<td>SWJ debug port pins</td>
<td>2090</td>
</tr>
<tr>
<td>47.4.2</td>
<td>Flexible SWJ-DP pin assignment</td>
<td>2090</td>
</tr>
<tr>
<td>47.4.3</td>
<td>Internal pull-up and pull-down on JTAG pins</td>
<td>2091</td>
</tr>
<tr>
<td>47.4.4</td>
<td>Using serial wire and releasing the unused debug pins as GPIOs</td>
<td>2092</td>
</tr>
<tr>
<td>47.5</td>
<td>STM32G4 series JTAG TAP connection</td>
<td>2092</td>
</tr>
<tr>
<td>47.6</td>
<td>ID codes and locking mechanism</td>
<td>2093</td>
</tr>
<tr>
<td>47.6.1</td>
<td>MCU device ID code</td>
<td>2094</td>
</tr>
<tr>
<td>47.6.2</td>
<td>Boundary scan TAP</td>
<td>2094</td>
</tr>
<tr>
<td>47.6.3</td>
<td>Cortex®-M4 with FPU TAP</td>
<td>2094</td>
</tr>
</tbody>
</table>
47.6.4 Cortex®-M4 with FPU JEDEC-106 ID code ......................... 2095
47.7 JTAG debug port .................................................. 2095
47.8 SW debug port ...................................................... 2097
  47.8.1 SW protocol introduction ................................... 2097
  47.8.2 SW protocol sequence ...................................... 2097
  47.8.3 SW-DP state machine (reset, idle states, ID code) ....... 2098
  47.8.4 DP and AP read/write accesses ............................ 2098
  47.8.5 SW-DP registers ............................................. 2099
  47.8.6 SW-AP registers ............................................. 2100
47.9 AHB-AP (AHB access port) - valid for both JTAG-DP and SW-DP ...................................................... 2100
47.10 Core debug ........................................................ 2101
47.11 Capability of the debugger host to connect under system reset .... 2101
47.12 FPB (Flash patch breakpoint) ................................... 2102
47.13 DWT (data watchpoint trigger) .................................. 2102
47.14 ITM (instrumentation trace macrocell) .......................... 2103
  47.14.1 General description ....................................... 2103
  47.14.2 Time stamp packets, synchronization and overflow packets ........ 2103
47.15 ETM (Embedded Trace Macrocell™) .............................. 2105
  47.15.1 General description ....................................... 2105
  47.15.2 Signal protocol, packet types ............................ 2105
  47.15.3 Main ETM registers ........................................ 2105
  47.15.4 Configuration example .................................... 2106
47.16 MCU debug component (DBGMCU) .................................. 2106
  47.16.1 Debug support for low-power modes ...................... 2106
  47.16.2 Debug support for timers, RTC, watchdog and I²C .......... 2107
  47.16.3 Debug MCU configuration register (DBGMCU_CR) ........ 2107
  47.16.4 Debug MCU APB1 freeze register1 (DBGMCU_APB1FR1) .... 2108
  47.16.5 Debug MCU APB1 freeze register 2 (DBGMCU_APB1FR2) .... 2110
  47.16.6 Debug MCU APB2 freeze register (DBGMCU_APB2FR2) .... 2110
47.17 TPIU (trace port interface unit) .................................. 2112
  47.17.1 Introduction ............................................... 2112
  47.17.2 TRACE pin assignment .................................... 2112
  47.17.3 TPUI formatter ............................................. 2114
  47.17.4 TPUI frame synchronization packets ..................... 2115
  47.17.5 Transmission of the synchronization frame packet ......... 2115
47.17.6 Synchronous mode ........................................... 2115
47.17.7 Asynchronous mode ........................................ 2116
47.17.8 TRACECLKIN connection inside the STM32G4 series ........................................ 2116
47.17.9 TPIU registers .................................................. 2117
47.17.10 Example of configuration .................................... 2118
47.18 DBG register map ............................................... 2119

48 Device electronic signature ........................................ 2120
  48.1 Unique device ID register (96 bits) .......................... 2120
  48.2 Flash size data register ....................................... 2121
  48.3 Package data register ......................................... 2122

49 Important security notice .......................................... 2123

50 Revision history ................................................... 2124
List of tables

Table 1. STM32G4 series memory density .................................................. 74
Table 2. Product specific features ................................................................. 75
Table 3. Memory map and peripheral register boundary addresses ................. 83
Table 4. CCM SRAM organization ................................................................. 88
Table 5. Boot modes ...................................................................................... 90
Table 6. Memory mapping versus boot mode/physical remap ......................... 92
Table 7. Flash module - 512/256/128 KB dual bank organization (64 bits read width) .............................................................................................................. 95
Table 8. Flash module - 512/256/128 KB single bank organization (128 bits read width) ...................................................................................................... 95
Table 9. Number of wait states according to CPU clock (HCLK) frequency ........ 97
Table 10. Option byte format .......................................................................... 109
Table 11. Option byte organization ................................................................. 109
Table 12. Flash memory read protection status .............................................. 120
Table 13. Access status versus protection level and execution modes .......... 122
Table 14. PCROP protection .......................................................................... 124
Table 15. WRP protection ............................................................................ 126
Table 16. Flash interrupt request ................................................................... 128
Table 17. Flash interface - register map and reset values ............................... 145
Table 18. Flash module - 256/512 Kbytes organization (64 bits read width) .... 148
Table 19. Number of wait states according to CPU clock (HCLK) frequency ........ 149
Table 20. Option byte format .......................................................................... 159
Table 21. Option byte organization ................................................................. 159
Table 22. Flash memory read protection status .............................................. 165
Table 23. Access status versus protection level and execution modes .......... 167
Table 24. PCROP protection .......................................................................... 169
Table 25. WRP protection ............................................................................ 170
Table 26. Flash interrupt request ................................................................... 171
Table 27. Flash interface - register map and reset values ............................... 185
Table 28. Flash module - 64/128 Kbytes organization (64 bits read width) .... 188
Table 29. Number of wait states according to CPU clock (HCLK) frequency ........ 189
Table 30. Option byte format .......................................................................... 199
Table 31. Option byte organization ................................................................. 199
Table 32. Flash memory read protection status .............................................. 205
Table 33. Access status versus protection level and execution modes .......... 207
Table 34. PCROP protection .......................................................................... 209
Table 35. WRP protection ............................................................................ 210
Table 36. Flash interrupt request ................................................................... 212
Table 37. Flash interface - register map and reset values ............................... 225
Table 38. Range 1 boost mode configuration .................................................. 231
Table 39. PVM features ................................................................................ 235
Table 40. Low-power mode summary .............................................................. 238
Table 41. Functionalities depending on the working mode ............................. 239
Table 42. Low-power run ............................................................................... 242
Table 43. Sleep ............................................................................................. 244
Table 44. Low-power sleep ............................................................................ 245
Table 45. Stop 0 mode .................................................................................. 247
Table 46. Stop 1 mode .................................................................................. 248
Table 47. Standby mode ................................................................................ 250
Table 48. Shutdown mode ............................................................................. 252
Table 99. Extended interrupt/event controller register map and reset values ........................................... 453
Table 98. EXTI lines connections ............................................................................................................ 443
Table 97. STM32G4 series vector table .................................................................................................. 436
Table 95. DMAMUX interrupts .............................................................................................................. 428
Table 94. DMAMUX signals .................................................................................................................. 424
Table 92. DMAMUX: assignment of trigger inputs to resources .............................................................. 421
Table 93. DMAMUX: assignment of synchronization inputs to resources ............................................. 421
Table 91. DMAMUX: assignment of multiplexer inputs to resources .................................................... 420
Table 90. Clock source frequency ......................................................................................................... 280
Table 89. DMA register map and reset values ........................................................................................ 415
Table 87. Programmable data width and endian behavior (when PINC = MINC = 1) ......... 405
Table 86. DMA1 and DMA2 implementation ......................................................................................... 398
Table 85. DMA internal input/output signals ......................................................................................... 400
Table 84. Interconnect 16 ...................................................................................................................... 396
Table 83. Interconnect 18 ....................................................................................................................... 396
Table 82. Interconnect 23 ....................................................................................................................... 388
Table 81. Interconnect 22 ....................................................................................................................... 387
Table 80. Interconnect 9 ......................................................................................................................... 394
Table 79. Interconnect 8 ......................................................................................................................... 394
Table 78. Interconnect 7 ......................................................................................................................... 393
Table 77. Interconnect 6 ......................................................................................................................... 393
Table 76. Interconnect 5 ......................................................................................................................... 393
Table 75. Interconnect 4 ......................................................................................................................... 392
Table 74. Interconnect 3 ......................................................................................................................... 391
Table 73. Interconnect 2 ......................................................................................................................... 390
Table 72. Interconnect 24 ....................................................................................................................... 389
Table 71. Interconnect 23 ....................................................................................................................... 388
Table 70. Interconnect 22 ....................................................................................................................... 387
Table 69. Interconnect 21 ....................................................................................................................... 386
Table 68. Interconnect 15 ....................................................................................................................... 386
Table 67. Interconnect 17 ....................................................................................................................... 385
Table 66. Interconnect 20 ....................................................................................................................... 383
Table 65. Interconnect 19 ....................................................................................................................... 381
Table 64. Interconnect 14 ....................................................................................................................... 380
Table 63. Interconnect 13 ....................................................................................................................... 380
Table 62. Interconnect 12 ....................................................................................................................... 380
Table 61. Interconnect 1 ......................................................................................................................... 379
Table 60. STM32G4 series peripherals interconnect matrix ................................................................. 377
Table 59. SYSCFG register map and reset values ................................................................................. 375
Table 58. BOOSTEN and ANASWVDD set/reset ................................................................................. 367
Table 57. GPIO register map and reset values ........................................................................................ 362
Table 56. Port bit configuration table ................................................................................................... 347
Table 55. CRS register map and reset values ........................................................................................ 343
Table 54. Interrupt control bits ............................................................................................................. 338
Table 53. Effect of low-power modes on CRS ....................................................................................... 338
Table 52. CRS features .......................................................................................................................... 334
Table 51. RCC register map and reset values ........................................................................................ 330
Table 50. Clock source frequency ......................................................................................................... 280
Table 49. PWR register map .................................................................................................................. 268
Table 48. SYSCFG register map and reset values ................................................................................. 264
Table 47. Boost control .......................................................................................................................... 263
Table 46. Interconnect 24 ....................................................................................................................... 389
Table 45. Interconnect 23 ....................................................................................................................... 388
Table 44. Interconnect 22 ....................................................................................................................... 387
Table 43. Interconnect 21 ....................................................................................................................... 386
Table 42. Interconnect 20 ....................................................................................................................... 383
Table 41. Interconnect 19 ....................................................................................................................... 381
Table 40. Interconnect 18 ....................................................................................................................... 380
Table 39. Interconnect 17 ....................................................................................................................... 385
Table 38. Interconnect 16 ....................................................................................................................... 396
Table 37. Interconnect 15 ....................................................................................................................... 386
Table 36. Interconnect 14 ....................................................................................................................... 380
Table 35. Interconnect 13 ....................................................................................................................... 380
Table 34. Interconnect 12 ....................................................................................................................... 380
Table 33. DMAMUX signals ................................................................................................................. 342
Table 32. DMAMUX interrupts ............................................................................................................. 342
Table 31. DMAMUX register map and reset values .............................................................................. 343
Table 30. STM32G4 series vector table ................................................................................................. 436
Table 29. EXTI lines connections ......................................................................................................... 443
Table 28. DMAMUX: assignment of synchronization inputs to resources ............................................ 421
Table 27. DMAMUX: assignment of trigger inputs to resources ............................................................ 421
Table 26. DMAMUX: assignment of multiplexer inputs to resources .................................................. 420
Table 25. Effect of low-power modes on CRS ....................................................................................... 338
Table 24. Interrupt control bits ............................................................................................................. 338
Table 23. CRS features .......................................................................................................................... 334
Table 22. CRS register map and reset values ........................................................................................ 343
Table 21. GPIO register map and reset values ........................................................................................ 362
Table 20. Port bit configuration table ................................................................................................... 347
Table 19. SYSCFG register map and reset values ................................................................................. 375
Table 18. Boost control .......................................................................................................................... 263
Table 17. PWR register map ................................................................................................................. 268
Table 16. Clock source frequency ......................................................................................................... 280
Table 15. DMAMUX: assignment of multiplexer inputs to resources .................................................. 420
Table 14. DMAMUX: assignment of synchronization inputs to resources ............................................ 421
Table 13. DMAMUX: assignment of trigger inputs to resources ............................................................ 421
Table 12. DMAMUX signals ................................................................................................................. 342
Table 11. DMAMUX interrupts ............................................................................................................. 342
Table 10. DMAMUX register map and reset values ............................................................................. 343
Table 9. STM32G4 series peripherals interconnect matrix .................................................................... 377
Table 8. STM32G4 series vector table .................................................................................................. 436
Table 7. EXTI lines connections ............................................................................................................ 443
Table 6. DMAMUX: assignment of synchronization inputs to resources ............................................ 421
Table 5. DMAMUX: assignment of trigger inputs to resources ............................................................ 421
Table 4. DMAMUX signals .................................................................................................................... 342
Table 3. DMAMUX interrupts .............................................................................................................. 342
Table 2. DMAMUX register map and reset values ................................................................................. 343
Table 1. STM32G4 series peripherals interconnect matrix .................................................................... 377
Table 100. CRC internal input/output signals ........................................................................................ 455
<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>152</td>
<td>Supported memories and transactions</td>
<td>551</td>
</tr>
<tr>
<td>153</td>
<td>ECC result relevant bits</td>
<td>560</td>
</tr>
<tr>
<td>154</td>
<td>FMC register map and reset values</td>
<td>561</td>
</tr>
<tr>
<td>155</td>
<td>QUADSPI pins</td>
<td>564</td>
</tr>
<tr>
<td>156</td>
<td>QUADSPI interrupt requests</td>
<td>578</td>
</tr>
<tr>
<td>157</td>
<td>QUADSPI register map and reset values</td>
<td>589</td>
</tr>
<tr>
<td>158</td>
<td>ADC features</td>
<td>593</td>
</tr>
<tr>
<td>159</td>
<td>ADC internal input/output signals</td>
<td>595</td>
</tr>
<tr>
<td>160</td>
<td>ADC input/output pins</td>
<td>595</td>
</tr>
<tr>
<td>161</td>
<td>Configuring the trigger polarity for regular external triggers</td>
<td>616</td>
</tr>
<tr>
<td>162</td>
<td>Configuring the trigger polarity for injected external triggers</td>
<td>616</td>
</tr>
<tr>
<td>163</td>
<td>ADC1/2 - External triggers for regular channels</td>
<td>617</td>
</tr>
<tr>
<td>164</td>
<td>ADC1/2 - External trigger for injected channels</td>
<td>618</td>
</tr>
<tr>
<td>165</td>
<td>ADC3/4/5 - External triggers for regular channels</td>
<td>619</td>
</tr>
<tr>
<td>166</td>
<td>ADC3/4/5 - External triggers for injected channels</td>
<td>620</td>
</tr>
<tr>
<td>167</td>
<td>TSAR timings depending on resolution</td>
<td>633</td>
</tr>
<tr>
<td>168</td>
<td>Offset computation versus data resolution</td>
<td>636</td>
</tr>
<tr>
<td>169</td>
<td>Analog watchdog channel selection</td>
<td>647</td>
</tr>
<tr>
<td>170</td>
<td>Analog watchdog 1 comparison</td>
<td>648</td>
</tr>
<tr>
<td>171</td>
<td>Analog watchdog 2 and 3 comparison</td>
<td>649</td>
</tr>
<tr>
<td>172</td>
<td>Maximum output results versus N and M (gray cells indicate truncation)</td>
<td>652</td>
</tr>
<tr>
<td>173</td>
<td>Oversampler operating modes summary</td>
<td>657</td>
</tr>
<tr>
<td>174</td>
<td>Effect of low-power modes on the ADC</td>
<td>675</td>
</tr>
<tr>
<td>175</td>
<td>ADC interrupts per each ADC</td>
<td>676</td>
</tr>
<tr>
<td>176</td>
<td>DELAY bits versus ADC resolution</td>
<td>708</td>
</tr>
<tr>
<td>177</td>
<td>ADC global register map</td>
<td>710</td>
</tr>
<tr>
<td>178</td>
<td>ADC register map and reset values for each ADC (offset = 0x000 for master ADC, 0x100 for slave ADC)</td>
<td>711</td>
</tr>
<tr>
<td>179</td>
<td>ADC register map and reset values (master and slave ADC common registers) offset = 0x300</td>
<td>713</td>
</tr>
<tr>
<td>180</td>
<td>DAC features</td>
<td>715</td>
</tr>
<tr>
<td>181</td>
<td>DAC input/output pins</td>
<td>717</td>
</tr>
<tr>
<td>182</td>
<td>DAC input/output signals</td>
<td>717</td>
</tr>
<tr>
<td>183</td>
<td>DAC1 interconnection</td>
<td>718</td>
</tr>
<tr>
<td>184</td>
<td>DAC2 interconnection</td>
<td>719</td>
</tr>
<tr>
<td>185</td>
<td>DAC3 interconnection</td>
<td>720</td>
</tr>
<tr>
<td>186</td>
<td>DAC4 interconnection</td>
<td>721</td>
</tr>
<tr>
<td>187</td>
<td>Data format (case of 12-bit data)</td>
<td>724</td>
</tr>
<tr>
<td>188</td>
<td>HFSEL description</td>
<td>725</td>
</tr>
<tr>
<td>189</td>
<td>Sample and refresh timings</td>
<td>732</td>
</tr>
<tr>
<td>190</td>
<td>Channel output modes summary</td>
<td>734</td>
</tr>
<tr>
<td>191</td>
<td>Effect of low-power modes on DAC</td>
<td>741</td>
</tr>
<tr>
<td>192</td>
<td>DAC interrupts</td>
<td>741</td>
</tr>
<tr>
<td>193</td>
<td>DAC register map and reset values</td>
<td>760</td>
</tr>
<tr>
<td>194</td>
<td>VREF buffer modes</td>
<td>763</td>
</tr>
<tr>
<td>195</td>
<td>VREFBUF register map and reset values</td>
<td>765</td>
</tr>
<tr>
<td>196</td>
<td>COMPx non-inverting input assignment</td>
<td>767</td>
</tr>
<tr>
<td>197</td>
<td>COMPx inverting input assignment</td>
<td>767</td>
</tr>
<tr>
<td>198</td>
<td>Blanking sources</td>
<td>769</td>
</tr>
<tr>
<td>199</td>
<td>Comparator behavior in low-power modes</td>
<td>769</td>
</tr>
<tr>
<td>200</td>
<td>COMP register map and reset values</td>
<td>772</td>
</tr>
<tr>
<td>201</td>
<td>Operational amplifier possible connection</td>
<td>775</td>
</tr>
</tbody>
</table>
List of tables

Table 202. Operating modes and calibration .......................................................... 783
Table 203. Effect of low-power modes on the OPAMP .............................................. 785
Table 204. OPAMP register map and reset values .................................................. 816
Table 205. RNG internal input/output signals ......................................................... 819
Table 206. RNG interrupt requests ........................................................................... 826
Table 207. RNG register map and reset map ........................................................... 829
Table 208. HRTIM inputs/outputs summary .............................................................. 834
Table 209. External events mapping and associated features ................................. 836
Table 210. Update enable inputs and sources ......................................................... 836
Table 211. Burst mode clock sources ....................................................................... 836
Table 212. Burst mode trigger source ...................................................................... 837
Table 213. Internal synchronization source ............................................................. 837
Table 214. Fault inputs ............................................................................................ 837
Table 215. HRTIM DAC triggers connections ............................................................ 837
Table 216. Timer resolution and min. PWM frequency for \( f_{HRTIM} = 170 \text{ MHz} \) .......................................................................................... 838
Table 217. Period and compare registers min and max values .............................. 842
Table 218. Timer operating modes .......................................................................... 842
Table 219. Events mapping across timer A to F ....................................................... 848
Table 220. Interleaved mode selection .................................................................... 849
Table 221. Compare 1..3 values in interleaved mode ............................................. 850
Table 222. Deadtime resolution and max absolute values ...................................... 861
Table 223. Roll-over event destination and mode programming ........................... 868
Table 224. EExFLTR[3:0] codes depending on UDM bit setting ........................... 870
Table 225. External events features ....................................................................... 876
Table 226. Output set/reset latency and jitter versus external event operating mode 877
Table 227. Filtering signals mapping per timer ....................................................... 880
Table 228. Windowing signals mapping per timer (EEFLTR[3:0] = 1111) .............. 882
Table 229. HRTIM preloadable control registers and associated update sources .... 892
Table 230. Master timer update event propagation ............................................... 897
Table 231. TIMx update event propagation ............................................................. 897
Table 232. Reset events able to generate an update .............................................. 899
Table 233. Update event propagation for a timer reset ....................................... 899
Table 234. Output state programming, \( x = A..F, y = 1 \text{ or } 2 \) ............................... 901
Table 235. Timer output programming for burst mode ........................................... 904
Table 236. Sampling rate and filter length vs FLTXxF[3:0] and clock setting .......... 914
Table 237. Fault input blanking events .................................................................. 915
Table 238. Fault 1..6 counter reset source .............................................................. 916
Table 239. Effect of sync event versus timer operating modes ............................ 920
Table 240. DAC dual channel trigger example .................................................... 928
Table 241. HRTIM interrupt summary ................................................................... 931
Table 242. HRTIM DMA request summary ............................................................. 933
Table 243. HRTIM Register map and reset values – master timer ....................... 1083
Table 244. HRTIM register map and reset values – TIMx (\( x = A..F \)) ............... 1084
Table 245. HRTIM register map and reset values – common functions .............. 1089
Table 246. TIM input/output pins .......................................................................... 1095
Table 247. TIM internal input/output signals ....................................................... 1095
Table 248. Interconnect to the tim_t1 input multiplexer ....................................... 1096
Table 249. Interconnect to the tim_t2 input multiplexer ....................................... 1097
Table 250. Interconnect to the tim_t3 input multiplexer ....................................... 1097
Table 251. Interconnect to the tim_t4 input multiplexer ....................................... 1097
Table 252. Internal trigger connection ................................................................. 1097
Table 253. Interconnect to the tim_etr input multiplexer ..................................... 1098

54/2138

RM0440 Rev 8
Table 254. Timer break interconnect ................................................................. 1098
Table 255. Timer break2 interconnect ............................................................... 1099
Table 256. System break interconnect ............................................................... 1099
Table 257. Interconnect to the ocref_clr input multiplexer .................................. 1099
Table 258. CCR and ARR register change dithering pattern ................................ 1133
Table 259. CCR register change dithering pattern in center-aligned PWM mode .......... 1134
Table 260. Behavior of timer outputs versus tim_brk/tim_brk2 inputs ....................... 1146
Table 261. Break protection disarming conditions ............................................. 1148
Table 262. Counting direction versus encoder signals (CC1P = CC2P = 0) ............... 1157
Table 263. Counting direction versus encoder signals and polarity settings .......... 1161
Table 264. DMA request .............................................................................. 1182
Table 265. Effect of low-power modes on TIM1/TIM8/TIM20 ............................ 1183
Table 266. Interrupt requests ....................................................................... 1183
Table 267. Output control bits for complementary tim_ocx and tim_ocxn channels with break feature ................................................................. 1210
Table 268. TIMx register map and reset values .................................................. 1233
Table 269. STM32G4 series general purpose timers .......................................... 1237
Table 270. TIM input/output pins .................................................................... 1239
Table 271. TIM internal input/output signals ..................................................... 1239
Table 272. Interconnect to the tim_ti1 input multiplexer ....................................... 1240
Table 273. Interconnect to the tim_ti2 input multiplexer ....................................... 1240
Table 274. Interconnect to the tim_ti3 input multiplexer ....................................... 1241
Table 275. Interconnect to the tim_ti4 input multiplexer ....................................... 1241
Table 276. TIMx internal trigger connection ...................................................... 1241
Table 277. Interconnect to the tim_etr input multiplexer ...................................... 1242
Table 278. Interconnect to the tim_ocref_clr input multiplexer ............................ 1243
Table 279. CCR and ARR register change dithering pattern ............................... 1274
Table 280. CCR register change dithering pattern in center-aligned PWM mode .......... 1275
Table 281. Counting direction versus encoder signals(CC1P = CC2P = 0) ............... 1284
Table 282. Counting direction versus encoder signals and polarity settings .......... 1289
Table 283. DMA request .............................................................................. 1313
Table 284. Effect of low-power modes on TIM2/TIM3/TIM4/TIM5 ........................ 1313
Table 285. Interrupt requests ....................................................................... 1314
Table 286. Output control bit for standard tim_ocx channels ............................... 1335
Table 287. TIM2/TIM3/TIM4/TIM5 register map and reset values ....................... 1351
Table 288. TIM input/output pins .................................................................... 1357
Table 289. TIM internal input/output signals ..................................................... 1358
Table 290. Interconnect to the tim_ti1 input multiplexer ....................................... 1358
Table 291. Interconnect to the tim_ti2 input multiplexer ....................................... 1359
Table 292. TIMx internal trigger connection ...................................................... 1359
Table 293. Timer break interconnect ................................................................. 1360
Table 294. System break interconnect ............................................................... 1360
Table 295. Interconnect to the ocref_clr input multiplexer .................................. 1360
Table 296. CCR and ARR register change dithering pattern ............................... 1381
Table 297. Break protection disarming conditions ............................................. 1390
Table 298. DMA request .............................................................................. 1401
Table 299. Effect of low-power modes on TIM15/TIM16/TIM17 ........................ 1401
Table 300. Interrupt requests ....................................................................... 1402
Table 301. Output control bits for complementary tim_ocx and tim_ocxn channels with break feature (TIM15) ................................................................. 1418
Table 302. TIM15 register map and reset values ................................................ 1431
Table 303. Output control bits for complementary tim_oc1 and tim_oc1n channels with break
<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 304</td>
<td>TIM16/TIM17 register map and reset values</td>
<td>1458</td>
</tr>
<tr>
<td>Table 305</td>
<td>TIM internal input/output signals</td>
<td>1461</td>
</tr>
<tr>
<td>Table 306</td>
<td>TIMx_ARR register change dithering pattern</td>
<td>1471</td>
</tr>
<tr>
<td>Table 307</td>
<td>DMA request</td>
<td>1472</td>
</tr>
<tr>
<td>Table 308</td>
<td>Effect of low-power modes on TIM6/TIM7</td>
<td>1472</td>
</tr>
<tr>
<td>Table 309</td>
<td>Interrupt request</td>
<td>1472</td>
</tr>
<tr>
<td>Table 310</td>
<td>TIMx register map and reset values</td>
<td>1478</td>
</tr>
<tr>
<td>Table 311</td>
<td>STM32G4 series LPTIM features</td>
<td>1480</td>
</tr>
<tr>
<td>Table 312</td>
<td>LPTIM1 external trigger connection</td>
<td>1480</td>
</tr>
<tr>
<td>Table 313</td>
<td>LPTIM1 input 1 connection</td>
<td>1481</td>
</tr>
<tr>
<td>Table 314</td>
<td>LPTIM1 input 2 connection</td>
<td>1481</td>
</tr>
<tr>
<td>Table 315</td>
<td>Prescaler division ratios</td>
<td>1483</td>
</tr>
<tr>
<td>Table 316</td>
<td>Encoder counting scenarios</td>
<td>1490</td>
</tr>
<tr>
<td>Table 317</td>
<td>Effect of low-power modes on the LPTIM</td>
<td>1491</td>
</tr>
<tr>
<td>Table 318</td>
<td>Interrupt events</td>
<td>1492</td>
</tr>
<tr>
<td>Table 319</td>
<td>LPTIM register map and reset values</td>
<td>1503</td>
</tr>
<tr>
<td>Table 320</td>
<td>AES internal input/output signals</td>
<td>1506</td>
</tr>
<tr>
<td>Table 321</td>
<td>CTR mode initialization vector definition</td>
<td>1523</td>
</tr>
<tr>
<td>Table 322</td>
<td>GCM last block definition</td>
<td>1525</td>
</tr>
<tr>
<td>Table 323</td>
<td>Initialization of AES_IVRx registers in GCM mode</td>
<td>1526</td>
</tr>
<tr>
<td>Table 324</td>
<td>Initialization of AES_IVRx registers in CCM mode</td>
<td>1533</td>
</tr>
<tr>
<td>Table 325</td>
<td>Key endianness in AES_KEYRx registers (128- or 256-bit key length)</td>
<td>1538</td>
</tr>
<tr>
<td>Table 326</td>
<td>AES interrupt requests</td>
<td>1541</td>
</tr>
<tr>
<td>Table 327</td>
<td>Processing latency for ECB, CBC and CTR</td>
<td>1541</td>
</tr>
<tr>
<td>Table 328</td>
<td>Processing latency for GCM and CCM (in clock cycles)</td>
<td>1542</td>
</tr>
<tr>
<td>Table 329</td>
<td>AES register map and reset values</td>
<td>1552</td>
</tr>
<tr>
<td>Table 330</td>
<td>RTC input/output pins</td>
<td>1556</td>
</tr>
<tr>
<td>Table 331</td>
<td>RTC internal input/output signals</td>
<td>1556</td>
</tr>
<tr>
<td>Table 332</td>
<td>RTC interconnection</td>
<td>1557</td>
</tr>
<tr>
<td>Table 333</td>
<td>PC13 configuration</td>
<td>1557</td>
</tr>
<tr>
<td>Table 334</td>
<td>RTC.OUT mapping</td>
<td>1559</td>
</tr>
<tr>
<td>Table 335</td>
<td>Effect of low-power modes on RTC</td>
<td>1570</td>
</tr>
<tr>
<td>Table 336</td>
<td>RTC pins functionality over modes</td>
<td>1570</td>
</tr>
<tr>
<td>Table 337</td>
<td>Interrupt requests</td>
<td>1571</td>
</tr>
<tr>
<td>Table 338</td>
<td>RTC register map and reset values</td>
<td>1591</td>
</tr>
<tr>
<td>Table 339</td>
<td>TAMP input/output pins</td>
<td>1595</td>
</tr>
<tr>
<td>Table 340</td>
<td>TAMP internal input/output signals</td>
<td>1595</td>
</tr>
<tr>
<td>Table 341</td>
<td>TAMP interconnection</td>
<td>1595</td>
</tr>
<tr>
<td>Table 342</td>
<td>Effect of low-power modes on TAMP</td>
<td>1598</td>
</tr>
<tr>
<td>Table 343</td>
<td>Interrupt requests</td>
<td>1598</td>
</tr>
<tr>
<td>Table 344</td>
<td>TAMP register map and reset values</td>
<td>1607</td>
</tr>
<tr>
<td>Table 345</td>
<td>USART / LPUART features</td>
<td>1610</td>
</tr>
<tr>
<td>Table 346</td>
<td>USART / UART input/output pins</td>
<td>1613</td>
</tr>
<tr>
<td>Table 347</td>
<td>USART internal input/output signals</td>
<td>1613</td>
</tr>
<tr>
<td>Table 348</td>
<td>Noise detection from sampled data</td>
<td>1625</td>
</tr>
<tr>
<td>Table 349</td>
<td>Tolerance of the USART receiver when BRR [3:0] = 0000</td>
<td>1628</td>
</tr>
<tr>
<td>Table 350</td>
<td>Tolerance of the USART receiver when BRR[3:0] is different from 0000</td>
<td>1629</td>
</tr>
<tr>
<td>Table 351</td>
<td>USART frame formats</td>
<td>1634</td>
</tr>
<tr>
<td>Table 352</td>
<td>Effect of low-power modes on the USART</td>
<td>1657</td>
</tr>
<tr>
<td>Table 353</td>
<td>USART interrupt requests</td>
<td>1658</td>
</tr>
<tr>
<td>Table 354</td>
<td>USART register map and reset values</td>
<td>1693</td>
</tr>
<tr>
<td>Table</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>-------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Table 355</td>
<td>USART / LPUART features</td>
<td>1697</td>
</tr>
<tr>
<td>Table 356</td>
<td>LPUART input/output pins</td>
<td>1699</td>
</tr>
<tr>
<td>Table 357</td>
<td>LPUART internal input/output signals</td>
<td>1699</td>
</tr>
<tr>
<td>Table 358</td>
<td>Error calculation for programmed baud rates at lpuart_ker_ck_pres = 32.768 kHz</td>
<td>1709</td>
</tr>
<tr>
<td>Table 359</td>
<td>Error calculation for programmed baud rates at FCK = 100 MHz</td>
<td>1710</td>
</tr>
<tr>
<td>Table 360</td>
<td>Tolerance of the LPUART receiver</td>
<td>1711</td>
</tr>
<tr>
<td>Table 361</td>
<td>Effect of low-power modes to I2C</td>
<td>1722</td>
</tr>
<tr>
<td>Table 362</td>
<td>LPUART interrupt requests</td>
<td>1723</td>
</tr>
<tr>
<td>Table 363</td>
<td>LPUART register map and reset values</td>
<td>1747</td>
</tr>
<tr>
<td>Table 364</td>
<td>STM32G4 series SPI and SPI/I2S implementation</td>
<td>1750</td>
</tr>
<tr>
<td>Table 365</td>
<td>SPI interrupt requests</td>
<td>1775</td>
</tr>
<tr>
<td>Table 366</td>
<td>SMBus timeout specifications</td>
<td>1906</td>
</tr>
<tr>
<td>Table 367</td>
<td>Timing settings for fI2CCLK of 8 MHz</td>
<td>1904</td>
</tr>
<tr>
<td>Table 368</td>
<td>I²C-bus and SMBus specification data setup and hold times</td>
<td>1878</td>
</tr>
<tr>
<td>Table 369</td>
<td>Parity bit calculation</td>
<td>1832</td>
</tr>
<tr>
<td>Table 370</td>
<td>Audio-frequency precision using 48 MHz clock derived from HSE</td>
<td>1833</td>
</tr>
<tr>
<td>Table 371</td>
<td>I²C-bus and SMBus specification clock timings</td>
<td>1832</td>
</tr>
<tr>
<td>Table 372</td>
<td>Audio sampling frequency versus symbol rates</td>
<td>1833</td>
</tr>
<tr>
<td>Table 373</td>
<td>STM32G4 series SAI features</td>
<td>1808</td>
</tr>
<tr>
<td>Table 374</td>
<td>SAI register map and reset values</td>
<td>1842</td>
</tr>
<tr>
<td>Table 375</td>
<td>SAI interrupt sources</td>
<td>1869</td>
</tr>
<tr>
<td>Table 376</td>
<td>SAI register map and reset values</td>
<td>1872</td>
</tr>
<tr>
<td>Table 377</td>
<td>SAI interrupt requests</td>
<td>1873</td>
</tr>
<tr>
<td>Table 378</td>
<td>SAI input/output pins</td>
<td>1874</td>
</tr>
<tr>
<td>Table 379</td>
<td>SAI internal input/output signals</td>
<td>1876</td>
</tr>
<tr>
<td>Table 380</td>
<td>SAI internal input/output signals</td>
<td>1878</td>
</tr>
<tr>
<td>Table 381</td>
<td>SAI interrupt sources</td>
<td>1882</td>
</tr>
<tr>
<td>Table 382</td>
<td>SAI interrupt sources</td>
<td>1893</td>
</tr>
<tr>
<td>Table 383</td>
<td>SAI interrupt sources</td>
<td>1903</td>
</tr>
<tr>
<td>Table 384</td>
<td>SAI interrupt sources</td>
<td>1903</td>
</tr>
<tr>
<td>Table 385</td>
<td>SAI interrupt sources</td>
<td>1904</td>
</tr>
<tr>
<td>Table 386</td>
<td>SAI interrupt sources</td>
<td>1906</td>
</tr>
<tr>
<td>Table 387</td>
<td>SAI interrupt sources</td>
<td>1907</td>
</tr>
<tr>
<td>Table 388</td>
<td>SAI interrupt sources</td>
<td>1909</td>
</tr>
<tr>
<td>Table 389</td>
<td>SAI interrupt sources</td>
<td>1909</td>
</tr>
<tr>
<td>Table 390</td>
<td>SAI interrupt sources</td>
<td>1909</td>
</tr>
<tr>
<td>Table 391</td>
<td>SAI interrupt sources</td>
<td>1919</td>
</tr>
<tr>
<td>Table 392</td>
<td>SAI interrupt sources</td>
<td>1919</td>
</tr>
<tr>
<td>Table 393</td>
<td>SAI interrupt sources</td>
<td>1919</td>
</tr>
<tr>
<td>Table 394</td>
<td>SAI interrupt sources</td>
<td>1934</td>
</tr>
<tr>
<td>Table 395</td>
<td>SAI interrupt sources</td>
<td>1943</td>
</tr>
<tr>
<td>Table 396</td>
<td>SAI interrupt sources</td>
<td>1949</td>
</tr>
<tr>
<td>Table 397</td>
<td>SAI interrupt sources</td>
<td>1950</td>
</tr>
<tr>
<td>Table 398</td>
<td>SAI interrupt sources</td>
<td>1958</td>
</tr>
<tr>
<td>Table 399</td>
<td>SAI interrupt sources</td>
<td>1971</td>
</tr>
<tr>
<td>Table 400</td>
<td>SAI interrupt sources</td>
<td>1974</td>
</tr>
<tr>
<td>Table 401</td>
<td>SAI interrupt sources</td>
<td>1974</td>
</tr>
<tr>
<td>Table 402</td>
<td>SAI interrupt sources</td>
<td>1976</td>
</tr>
</tbody>
</table>
List of tables

Table 408. Tx buffer element description ................................................. 1976
Table 409. Tx event FIFO element .......................................................... 1978
Table 410. Tx event FIFO element description ........................................ 1978
Table 411. Standard message ID filter element ......................................... 1979
Table 412. Standard message ID filter element field description .............. 1980
Table 413. Extended message ID filter element ........................................ 1980
Table 414. Extended message ID filter element field description ............ 1981
Table 415. FDCAN register map and reset values ...................................... 2011
Table 416. STM32G4 series USB implementation ..................................... 2015
Table 417. Double-buffering buffer flag definition ................................ 2025
Table 418. Bulk double-buffering memory buffers usage ......................... 2025
Table 419. Isochronous memory buffers usage ....................................... 2027
Table 420. Resume event detection ......................................................... 2028
Table 421. Reception status encoding .................................................... 2041
Table 422. Endpoint type encoding ....................................................... 2041
Table 423. Endpoint kind meaning ......................................................... 2041
Table 424. Transmission status encoding .............................................. 2042
Table 425. Definition of allocated buffer memory .................................. 2045
Table 426. USB register map and reset values ........................................ 2046
Table 427. UCPD implementation ........................................................... 2049
Table 428. UCPD signals on pins ............................................................ 2050
Table 429. UCPD internal signals .......................................................... 2051
Table 430. 4b5b symbol encoding table .................................................. 2052
Table 431. Ordered sets ........................................................................... 2054
Table 432. Validation of ordered sets ....................................................... 2054
Table 433. Data size .................................................................................. 2055
Table 434. Coding for ANAMODE_ANASUBMODE and link with TYPEC_VSTATE_CCx .................................................. 2063
Table 435. Type-C sequence (source: 3A); cable/sink connected (Rd on CC1; Ra on CC2) .................................................. 2065
Table 436. Effect of low power modes on the UCPD .................................. 2067
Table 437. UCPD interrupt requests .......................................................... 2068
Table 438. UCPD register map and reset values ...................................... 2084
Table 439. SWJ debug port pins ............................................................... 2090
Table 440. Flexible SWJ-DP pin assignment ........................................... 2090
Table 441. JTAG debug port data registers .............................................. 2095
Table 442. 32-bit debug port registers addressed through the shifted value A[3:2] .................................................. 2096
Table 443. Packet request (8-bits) ............................................................. 2097
Table 444. ACK response (3 bits) ............................................................. 2098
Table 445. DATA transfer (33 bits) .......................................................... 2098
Table 446. SW-DP registers .................................................................... 2099
Table 447. Cortex®-M4 with FPU AHB-AP registers ............................... 2100
Table 448. Core debug registers ............................................................... 2101
Table 449. Main ITM registers ................................................................. 2104
Table 450. Main ETM registers ............................................................... 2105
Table 451. Asynchronous TRACE pin assignment .................................... 2112
Table 452. Synchronous TRACE pin assignment ..................................... 2113
Table 453. Flexible TRACE pin assignment ............................................ 2113
Table 454. Important TPIU registers ....................................................... 2117
Table 455. DBG register map and reset values ...................................... 2119
Table 456. Document revision history ..................................................... 2124
List of figures

Figure 1. System architecture .................................................. 79
Figure 2. Memory map .............................................................. 82
Figure 3. Sequential 16-bit instructions execution (64-bit read data width) .................................................. 100
Figure 4. Changing the read protection (RDP) level .............................................................. 122
Figure 5. Example of disabling core debug access .............................................................. 127
Figure 6. Sequential 16-bit instructions execution (64-bit read data width) .................................................. 152
Figure 7. Changing the read protection (RDP) level .............................................................. 167
Figure 8. Example of disabling core debug access .............................................................. 171
Figure 9. Sequential 16-bit instructions execution (64-bit read data width) .................................................. 192
Figure 10. Changing the read protection (RDP) level .............................................................. 207
Figure 11. Example of disabling core debug access .............................................................. 211
Figure 12. STM32G4 series power supply overview .............................................................. 228
Figure 13. Brown-out reset waveform .............................................................. 234
Figure 14. PVD thresholds .............................................................. 235
Figure 15. Low-power modes possible transitions .............................................................. 237
Figure 16. Simplified diagram of the reset circuit .............................................................. 271
Figure 17. Clock tree .............................................................. 275
Figure 18. HSE/ LSE clock sources .............................................................. 276
Figure 19. Frequency measurement with TIM15 in capture mode .............................................................. 283
Figure 20. Frequency measurement with TIM16 in capture mode .............................................................. 283
Figure 21. Frequency measurement with TIM17 in capture mode .............................................................. 284
Figure 22. Frequency measurement with TIM5 in capture mode .............................................................. 284
Figure 23. CRS block diagram .............................................................. 335
Figure 24. CRS counter behavior .............................................................. 336
Figure 25. Basic structure of an I/O port bit .............................................................. 346
Figure 26. Basic structure of a 3- or 5-Volt tolerant I/O port bit .............................................................. 346
Figure 27. Input floating/pull up/pull down configurations .............................................................. 351
Figure 28. Output configuration .............................................................. 352
Figure 29. Alternate function configuration .............................................................. 352
Figure 30. High impedance-analog configuration .............................................................. 353
Figure 31. DMA block diagram .............................................................. 399
Figure 32. DMAMUX block diagram .............................................................. 423
Figure 33. Synchronization mode of the DMAMUX request line multiplexer channel .............................................................. 426
Figure 34. Event generation of the DMA request line multiplexer channel .............................................................. 426
Figure 35. Configurable interrupt/event block diagram .............................................................. 441
Figure 36. External interrupt/event GPIO mapping .............................................................. 443
Figure 37. CRC calculation unit block diagram .............................................................. 455
Figure 38. CORDIC convergence for trigonometric functions .............................................................. 469
Figure 39. CORDIC convergence for hyperbolic functions .............................................................. 470
Figure 40. CORDIC convergence for square root .............................................................. 471
Figure 41. Block diagram .............................................................. 480
Figure 42. Input buffer areas .............................................................. 482
Figure 43. Circular input buffer .............................................................. 483
Figure 44. Circular input buffer operation .............................................................. 484
Figure 45. Circular output buffer .............................................................. 485
Figure 46. Circular output buffer operation .............................................................. 486
Figure 47. FIR filter structure .............................................................. 488
Figure 48. IIR filter structure (direct form 1) .............................................................. 490
Figure 121. AUTODLY = 1, regular conversion in continuous mode, software trigger .......................... 643
Figure 122. AUTODLY = 1, regular HW conversions interrupted by injected conversions
(DISCEN = 0; JDISCEN = 0) ...................................................... 644
Figure 123. AUTODLY = 1, regular HW conversions interrupted by injected conversions
(DISCEN = 1; JDISCEN = 1) ...................................................... 645
Figure 124. AUTODLY = 1 in auto-injected mode (JAUTO = 1) .......................................................... 646
Figure 125. Analog watchdog guarded area .......................................................... 647
Figure 126. ADCy_AWDx_OUT signal generation (on all regular channels) ................................. 649
Figure 127. ADCy_AWDx_OUT signal generation (AWDx flag not cleared by software) .......................... 650
Figure 128. ADCy_AWDx_OUT signal generation (on a single regular channel) .............................. 650
Figure 129. ADCy_AWDx_OUT signal generation (on all injected channels) .................................. 650
Figure 130. 20-bit to 16-bit result truncation .................................................................................. 652
Figure 131. Numerical example with 5-bit shift and rounding .......................................................... 652
Figure 132. Triggered regular oversampling mode (TROVS bit = 1) .................................................. 654
Figure 133. Regular oversampling modes (4x ratio) ................................................................. 655
Figure 134. Regular and injected oversampling modes used simultaneously .................................................. 655
Figure 135. Triggered regular oversampling with injection ............................................................. 656
Figure 136. Oversampling in auto-injected mode ............................................................................. 656
Figure 137. Dual ADC block diagram(1) .................................................................................... 659
Figure 138. Injected simultaneous mode on 4 channels: dual ADC mode ........................................ 660
Figure 139. Regular simultaneous mode on 16 channels: dual ADC mode ..................................... 662
Figure 140. Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode ........ 663
Figure 141. Interleaved mode on 1 channel in single conversion mode: dual ADC mode ................ 664
Figure 142. Interleaved conversion with injection ................................................................. 664
Figure 143. Alternate trigger: injected group of each ADC .............................................................. 665
Figure 144. Alternate trigger: 4 injected channels (each ADC) in discontinuous mode ..................... 666
Figure 145. Alternate + regular simultaneous ................................................................................. 667
Figure 146. Case of trigger occurring during injected conversion .................................................. 667
Figure 193. Auto-delayed compare ............................................................... 854
Figure 194. Triggered-half mode example ................................................. 856
Figure 195. Push-pull mode block diagram ................................................. 857
Figure 196. Push-pull mode example ........................................................... 858
Figure 197. Push-Pull with deadtime .......................................................... 859
Figure 198. Complementary outputs with deadtime insertion ....................... 860
Figure 199. Deadtime insertion versus deadtime sign (1 indicates negative deadtime) 860
Figure 200. Complementary outputs for low pulsewidth (SDTRx = SDTFx = 0) . 861
Figure 201. Complementary outputs for low pulsewidth (SDTRx = SDTFx = 1). 861
Figure 202. Complementary outputs for low pulsewidth (SDTRx = 0, SDTFx = 1) 862
Figure 203. Complementary outputs for low pulsewidth (SDTRx = 1, SDTFx=0) . 862
Figure 204. Master timer overview ............................................................ 863
Figure 205. Basic symmetric waveform in up-down counting mode ................. 864
Figure 206. Complex symmetric waveform in up-down counting mode .......... 865
Figure 207. Asymmetric waveform in up-down counting mode ...................... 865
Figure 208. External event management in up-down counting mode ............... 866
Figure 209. Interleaved up-down counter operation ................................... 866
Figure 210. Interleaved up-down counter operation ................................... 867
Figure 211. Push-pull up-down mode example .......................................... 867
Figure 212. Up-down mode with “greater than” comparison ......................... 868
Figure 213. Up-down mode with output set on period event, for OUTROM[1:0]=10 869
Figure 214. Repetition counter behavior in up-down counting mode .............. 870
Figure 215. Short distance set/reset management for narrow pulse generation ... 872
Figure 216. External event conditioning overview (1 channel represented) ......... 875
Figure 217. Latency to external events (counter reset and output set) ............... 878
Figure 218. Latency to external events (output reset on external event) .......... 878
Figure 219. Event blanking mode ............................................................... 879
Figure 220. Event postpone mode .............................................................. 879
Figure 221. External trigger blanking with edge-sensitive trigger .................... 880
Figure 222. External trigger blanking, level sensitive triggering .................... 881
Figure 223. Event windowing mode ............................................................ 881
Figure 224. External trigger windowing with edge-sensitive trigger ............... 882
Figure 225. External trigger windowing, level sensitive triggering ................. 883
Figure 226. External event counter – channel A ....................................... 883
Figure 227. External event counter cumulative mode (EEVxRSTM = 1, EEVxCNT = 2). 884
Figure 228. Delayed Idle mode entry .......................................................... 886
Figure 229. Burst mode and delayed protection priorities (DIDL = 0) .......... 887
Figure 230. Burst mode and delayed protection priorities (DIDL = 1) .......... 888
Figure 231. Balanced Idle protection example .......................................... 889
Figure 232. Resynchronized timer update (TAU=1 in HRTIM_TIMBCR) .......... 894
Figure 233. Early turn-ON and early turn-OFF behavior in “greater than” PWM mode 896
Figure 234. Output management overview ................................................. 901
Figure 235. HRTIM output states and transitions ....................................... 902
Figure 236. Burst mode operation example ................................................. 903
Figure 237. Burst mode trigger on external event ....................................... 906
Figure 238. Delayed burst mode entry with deadtime enabled and IDLESx = 1 .... 907
Figure 239. Delayed burst mode entry during deadtime .............................. 908
Figure 240. Burst mode exit when the deadtime generator is enabled ............... 909
Figure 241. Burst mode emulation example ................................................. 911
Figure 242. Carrier frequency signal insertion ............................................ 911
Figure 243. HRTIM outputs with Chopper mode enabled .............................. 912
Figure 244. Fault protection circuitry (FAULT1 fully represented, FAULT2..6 partially) 913
Table of figures

- Figure 245. Fault signal filtering (FLTxF[3:0]= 0010; fSAMPLING = fHRTIM, N = 4) .......................... 914
- Figure 246. Fault counter cumulative mode (FLTxRSTM = 1, FLTxCNT[3:0] = 2) .......................... 915
- Figure 247. Auxiliary outputs ............................................ 917
- Figure 248. Auxiliary and main outputs during burst mode (DIDLx = 0) .......................... 918
- Figure 249. Deadtime distortion on auxiliary output when exiting burst mode .......................... 918
- Figure 250. Counter behavior in synchronized start mode ............................................. 922
- Figure 251. ADC trigger selection overview ............................................. 923
- Figure 252. ADC triggers ............................................. 924
- Figure 253. ADC trigger post-scaling in up-counting mode ............................................. 925
- Figure 254. ADC trigger post-scaling in up/down counting mode ............................................. 925
- Figure 255. Combining several updates on a single hrtim_dac_trgx output .......................... 926
- Figure 256. DAC triggers for slope compensation ............................................. 929
- Figure 257. DAC triggers overview ............................................. 930
- Figure 258. DMA burst overview ............................................. 934
- Figure 259. Burst DMA operation flowchart ............................................. 935
- Figure 260. Registers update following DMA burst transfer ............................................. 936
- Figure 261. Buck converter topology ............................................. 938
- Figure 262. Dual Buck converter management ............................................. 939
- Figure 263. Synchronous rectification depending on output current ............................................. 939
- Figure 264. Buck with synchronous rectification ............................................. 940
- Figure 265. 3-phase interleaved buck converter ............................................. 940
- Figure 266. 3-phase interleaved buck converter control ............................................. 941
- Figure 267. Transition mode PFC ............................................. 942
- Figure 268. Transition mode PFC waveforms ............................................. 943
- Figure 269. Advanced-control timer block diagram ............................................. 1094
- Figure 270. Counter timing diagram with prescaler division change from 1 to 2 ......................... 1101
- Figure 271. Counter timing diagram with prescaler division change from 1 to 4 ......................... 1101
- Figure 272. Counter timing diagram, internal clock divided by 1 ............................................. 1103
- Figure 273. Counter timing diagram, internal clock divided by 2 ............................................. 1103
- Figure 274. Counter timing diagram, internal clock divided by 4 ............................................. 1104
- Figure 275. Counter timing diagram, internal clock divided by N ............................................. 1104
- Figure 276. Counter timing diagram, update event when ARPE = 0 ............................................. 1105
- Figure 277. Counter timing diagram, update event when ARPE = 1 ............................................. 1106
- Figure 278. Counter timing diagram, internal clock divided by 1 ............................................. 1107
- Figure 279. Counter timing diagram, internal clock divided by 2 ............................................. 1108
- Figure 280. Counter timing diagram, internal clock divided by 4 ............................................. 1108
- Figure 281. Counter timing diagram, internal clock divided by N ............................................. 1109
- Figure 282. Counter timing diagram, update event when repetition counter is not used .................. 1109
- Figure 283. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6 .................. 1111
- Figure 284. Counter timing diagram, internal clock divided by 2 ............................................. 1111
- Figure 285. Counter timing diagram, internal clock divided by 4, TIMx_ARR = 0x36 .................. 1112
- Figure 286. Counter timing diagram, internal clock divided by N ............................................. 1112
- Figure 287. Counter timing diagram, update event = with ARPE = 1 (counter underflow) ............. 1113
- Figure 288. Counter timing diagram, Update event with ARPE = 1 (counter overflow) .................. 1114
- Figure 289. Update rate examples depending on mode and TIMx_RCR register settings ................ 1115
- Figure 290. Control circuit in normal mode, internal clock divided by 1 ............................................. 1117
- Figure 291. Time_t12 external clock connection example ............................................. 1117
- Figure 293. Control circuit in external clock mode 1 ............................................. 1118
- Figure 294. External trigger input block ............................................. 1119
- Figure 295. Control circuit in external clock mode 2 ............................................. 1120
Figure 296. Capture/compare channel (example: channel 1 input stage) ........................................ 1120
Figure 297. Capture/compare channel 1 main circuit ................................................................. 1121
Figure 298. Output stage of capture/compare channel (channel 1, idem ch. 2, 3 and 4) ................. 1122
Figure 299. Output stage of capture/compare channel (channel 5, idem ch. 6) ............................. 1122
Figure 300. PWM input mode timing ......................................................................................... 1125
Figure 301. Output compare mode, toggle on tim_oc1 .............................................................. 1127
Figure 302. Edge-aligned PWM waveforms (ARR = 8) .......................................................... 1128
Figure 303. Center-aligned PWM waveforms (ARR = 8) .......................................................... 1129
Figure 304. Dithering principle ................................................................................................. 1130
Figure 305. Data format and register coding in dithering mode .................................................. 1131
Figure 306. PWM resolution vs frequency .............................................................................. 1132
Figure 307. PWM dithering pattern ......................................................................................... 1133
Figure 308. Dithering effect on duty cycle in center-aligned PWM mode ................................. 1134
Figure 309. Generation of 2 phase-shifted PWM signals with 50% duty cycle ....................... 1136
Figure 310. Combined PWM mode on channel 1 and 3 ........................................................... 1137
Figure 311. 3-phase combined PWM signals with multiple trigger pulses per period .......... 1138
Figure 312. Complementary output with symmetrical dead-time insertion ............................ 1139
Figure 313. Asymmetrical deadtime ......................................................................................... 1140
Figure 314. Dead-time waveforms with delay greater than the negative pulse ....................... 1140
Figure 315. Dead-time waveforms with delay greater than the positive pulse ....................... 1140
Figure 316. Break and Break2 circuitry overview ................................................................. 1143
Figure 317. Various output behavior in response to a break event on tim_brk (OSSI = 1) ......... 1145
Figure 318. PWM output state following tim_brk and tim_brk2 assertion (OSSI = 1) ............... 1146
Figure 319. PWM output state following tim_brk assertion (OSSI = 0) ........................................ 1147
Figure 320. Output redirection (tim_brk2 request not represented) ........................................... 1148
Figure 321. tim_ocref_clr input selection multiplexer .............................................................. 1149
Figure 322. Clearing TIMx tim_ocxref ..................................................................................... 1150
Figure 323. 6-step generation, COM example (OSSR = 1) ....................................................... 1151
Figure 324. Example of one pulse mode ................................................................................. 1152
Figure 325. Retriggerable one-pulse mode ............................................................................. 1153
Figure 326. Pulse generator circuitry ....................................................................................... 1154
Figure 327. Pulse generation on compare event, for edge-aligned and encoder modes ........... 1155
Figure 328. Extended pulselength in case of concurrent triggers ............................................. 1156
Figure 329. Example of counter operation in encoder interface mode ....................................... 1158
Figure 330. Example of encoder interface mode with tim_t11fp1 polarity inverted .................. 1158
Figure 331. Quadrature encoder counting modes ..................................................................... 1159
Figure 332. Direction plus clock encoder mode ....................................................................... 1160
Figure 333. Directional clock encoder mode (CC1P = CC2P = 0) ........................................... 1160
Figure 334. Directional clock encoder mode (CC1P = CC2P = 1) ........................................... 1161
Figure 335. Index gating options ............................................................................................. 1162
Figure 336. Jittered Index signals ............................................................................................. 1162
Figure 337. Index generation for IPOS[1:0] = 11 ....................................................................... 1163
Figure 338. Counter reading with index gated on channel A (IPOS[1:0] = 11) ....................... 1163
Figure 339. Counter reading with index ungated (IPOS[1:0] = 00) ........................................... 1164
Figure 340. Counter reading with index gated on channel A and B ........................................... 1164
Figure 341. Encoder mode behavior in case of narrow index pulse (IPOS[1:0] = 11) ............ 1165
Figure 342. Counter reset Narrow index pulse (closer view, ARR = 0x07) ............................... 1166
Figure 343. Index behavior in x1 and x2 mode (IPOS[1:0] = 01) ............................................. 1167
Figure 344. Directional index sensitivity ................................................................................... 1168
Figure 345. Counter reset as function of FIDX bit setting ......................................................... 1168
Figure 346. Index behavior in clock + direction mode, IPOS[0] = 1 ........................................ 1169
Figure 347. Index behavior in directional clock mode, IPOS[0] = 1 ........................................ 1169
Figure 396. Generation of 2 phase-shifted PWM signals with 50% duty cycle ........................................ 1276
Figure 395. Dithering effect on duty cycle in center-aligned PWM mode .................................................. 1274
Figure 378. Control circuit in normal mode, internal clock divided by 1 ....................................................... 1258
Figure 377. Counter timing diagram, Update event with ARPE=1 (counter overflow) ................................. 1257
Figure 375. Counter timing diagram, internal clock divided by N ............................................................... 1256
Figure 374. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x6 ...................................... 1254
Figure 373. Counter timing diagram, internal clock divided by 2 ............................................................... 1254
Figure 372. Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6 ...................................... 1254
Figure 371. Counter timing diagram, Update event ....................................................................................... 1252
Figure 370. Counter timing diagram, internal clock divided by N ............................................................... 1252
Figure 369. Counter timing diagram, internal clock divided by 4 ............................................................... 1251
Figure 368. Counter timing diagram, internal clock divided by 2 ............................................................... 1251
Figure 367. Counter timing diagram, internal clock divided by 1 ............................................................... 1250
Figure 366. Counter timing diagram with prescaler division change from 1 to 2 ...................................... 1244
Figure 365. Counter timing diagram with prescaler division change from 1 to 4 ...................................... 1245
Figure 364. Counter timing diagram, internal clock divided by N ............................................................... 1247
Figure 363. Counter timing diagram, internal clock divided by 4 ............................................................... 1247
Figure 362. Counter timing diagram, internal clock divided by 2 ............................................................... 1246
Figure 361. Counter timing diagram, internal clock divided by 1 ............................................................... 1246
Figure 360. Counter timing diagram with prescaler division change from 1 to 4 ...................................... 1245
Figure 359. Counter timing diagram with prescaler division change from 1 to 2 ...................................... 1244
Figure 358. Counter timing, Update event when ARPE=0 (TIMx_ARR not preloaded) ............................ 1248
Figure 357. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded) ..................... 1249
Figure 356. Counter timing diagram, Update event ....................................................................................... 1250
Figure 355. Control circuit in Gated mode .................................................................................................. 1178
Figure 354. Control circuit in reset mode .................................................................................................... 1177
Figure 353. Example of Hall sensor interface ............................................................................................. 1176
Figure 352. Measuring time interval between edges on three signals ...................................................... 1174
Figure 351. Encoder mode change with preload transferred on update (SMSPS = 0) ............................. 1173
Figure 350. Down-counting encoder error detection .................................................................................. 1172
Figure 349. Up-counting encoder error detection ....................................................................................... 1171
Figure 348. State diagram for quadrature encoded signals ........................................................................ 1170
Figure 347. General-purpose timer block diagram ..................................................................................... 1238
Figure 346. Control circuit in external clock mode 2 + trigger mode ......................................................... 1180
Figure 345. Control circuit in trigger mode .................................................................................................. 1179
Figure 344. Control circuit in external clock mode ....................................................................................... 1180
Figure 343. Control circuit in Gated mode .................................................................................................. 1179
Figure 342. Control circuit in Gated mode .................................................................................................. 1179
Figure 341. Control circuit in External Clock mode ..................................................................................... 1179
Figure 340. Control circuit in External Clock mode ..................................................................................... 1179
Figure 339. Control circuit in External Clock mode ..................................................................................... 1179
Figure 338. Control circuit in External Clock mode ..................................................................................... 1179
Figure 337. Control circuit in External Clock mode ..................................................................................... 1179
Figure 336. Control circuit in External Clock mode ..................................................................................... 1179
Figure 335. Example of Hall sensor interface ............................................................................................. 1176
Figure 334. External trigger input block ...................................................................................................... 1260
Figure 333. Capture/compare channel (example: channel 1 input stage) .................................................. 1261
Figure 332. Control circuit in external clock mode 2 .................................................................................. 1261
Figure 331. Capture/compare channel (example: channel 1 main circuit) ................................................ 1262
Figure 330. Control circuit in external clock mode 1 .................................................................................. 1259
Figure 329. Control circuit in external clock mode 1 .................................................................................. 1259
Figure 328. Control circuit in external clock mode 1 .................................................................................. 1259
Figure 327. Control circuit in external clock mode 1 .................................................................................. 1259
Figure 326. Control circuit in external clock mode 1 .................................................................................. 1259
Figure 325. Control circuit in external clock mode 1 .................................................................................. 1259
Figure 324. Output stage of capture/compare channel (channel 1, idem ch.2, 3 and 4) ............................ 1262
Figure 323. PWM input mode timing .......................................................................................................... 1265
Figure 322. Output compare mode, toggle on tim_oc1 .............................................................................. 1267
Figure 321. Edge-aligned PWM waveforms (ARR=8) .............................................................................. 1268
Figure 320. Center-aligned PWM waveforms (ARR=8) ......................................................................... 1269
Figure 319. Dithering principle ................................................................................................................. 1270
Figure 318. Data format and register coding in dithering mode ................................................................. 1271
Figure 317. PWM resolution vs frequency (16-bit mode) ......................................................................... 1272
Figure 316. PWM resolution vs frequency (32-bit mode) .......................................................................... 1272
Figure 315. PWM dithering pattern ............................................................................................................ 1273
Figure 314. Dithering effect on duty cycle in center-aligned PWM mode ................................................ 1274
Figure 313. Generation of 2 phase-shifted PWM signals with 50% duty cycle ...................................... 1276
Figure 312. Combined PWM mode on channels 1 and 3 ....................................................................... 1277
Figure 311. OCREF_CLR input selection multiplexer ............................................................................. 1278
Figure 310. Clearing TIMx tim_ocxref ....................................................................................................... 1278
Figure 400. Example of One-pulse mode .................................................. 1279
Figure 401. Retriggerable one-pulse mode .............................................. 1281
Figure 402. Pulse generator circuitry ..................................................... 1281
Figure 403. Pulse generation on compare event, for edge-aligned and encoder modes .................................................. 1282
Figure 404. Extended pulse width in case of concurrent triggers .................. 1283
Figure 405. Example of counter operation in encoder interface mode .......... 1285
Figure 406. Example of encoder interface mode with tim_ti1fp1 polarity inverted .................................................. 1285
Figure 407. Quadrature encoder counting modes ...................................... 1286
Figure 408. Direction plus clock encoder mode ........................................ 1287
Figure 409. Directional clock encoder mode (CC1P = CC2P = 0) ................. 1288
Figure 410. Directional clock encoder mode (CC1P = CC2P = 1) ................. 1288
Figure 411. Index gating options .......................................................... 1290
Figure 412. Jittered index signals ........................................................... 1290
Figure 413. Index generation for IPOS[1:0] = 11 ...................................... 1291
Figure 414. Counter reading with index gated on channel A (IPOS[1:0] = 11) ................................................................................. 1291
Figure 415. Counter reading with index ungated (IPOS[1:0] = 00) ................. 1292
Figure 416. Counter reading with index gated on channel A and B ............... 1292
Figure 417. Encoder mode behavior in case of narrow index pulse (IPOS[1:0] = 11) ................................................................................. 1293
Figure 418. Counter reset Narrow index pulse (closer view, ARR = 0x07) ........ 1294
Figure 419. Index behavior in x1 and x2 mode (IPOS[1:0] = 01) ................. 1295
Figure 420. Directional index sensitivity ................................................... 1296
Figure 421. Counter reset as function of FIDX bit setting ......................... 1296
Figure 422. Index behavior in clock + direction mode, IPOS[0] = 1 .............. 1297
Figure 423. Index behavior in directional clock mode, IPOS[0] = 1 .......... 1297
Figure 424. State diagram for quadrature encoded signals ......................... 1298
Figure 425. Up-counting encoder error detection ..................................... 1299
Figure 426. Down-counting encode error detection .................................... 1300
Figure 427. Encoder mode change with preload transferred on update (SMSPS = 0) .................................................. 1301
Figure 428. Control circuit in reset mode ................................................ 1303
Figure 429. Control circuit in gated mode ................................................ 1304
Figure 430. Control circuit in trigger mode .............................................. 1304
Figure 431. Control circuit in external clock mode 2 + trigger mode .......... 1306
Figure 432. Master/Slave timer example ................................................ 1306
Figure 433. Master/slave connection example with 1 channel only timers .... 1307
Figure 434. Gating TIM_slv with tim_oc1ref of TIM_mstr ..................... 1308
Figure 435. Gating TIM_slv with Enable of TIM_mstr .............................. 1309
Figure 436. Triggering TIM_slv with update of TIM_mstr ...................... 1310
Figure 437. Triggering TIM_slv with Enable of TIM_mstr ...................... 1310
Figure 438. Triggering TIM_mstr and TIM_slv with TIM_mstr tim_ti1 input .................................................................................... 1311
Figure 439. TIM15 block diagram .......................................................... 1356
Figure 440. TIM16/TIM17 block diagram .............................................. 1357
Figure 441. Counter timing diagram with prescaler division change from 1 to 2 .................................................................................. 1362
Figure 442. Counter timing diagram with prescaler division change from 1 to 4 .................................................................................. 1362
Figure 443. Counter timing diagram, internal clock divided by 1 ................. 1364
Figure 444. Counter timing diagram, internal clock divided by 2 ................. 1364
Figure 445. Counter timing diagram, internal clock divided by 4 ................. 1365
Figure 446. Counter timing diagram, internal clock divided by N ............... 1365
Figure 447. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded) .................................................. 1366
Figure 448. Counter timing diagram, update event when ARPE=1 (TIMx.ARR preloaded) .................................................. 1367
Figure 449. Update rate examples depending on mode and TIMx_RCR register settings .................................................. 1368
List of figures RM0440

Figure 450. Control circuit in normal mode, internal clock divided by 1. ........................................... 1369
Figure 451. tim_ti2 external clock connection example. ................................................................. 1369
Figure 452. Control circuit in external clock mode 1 ................................................................. 1370
Figure 453. Capture/compare channel (example: channel 1 input stage) ........................................ 1371
Figure 454. Capture/compare channel 1 main circuit ................................................................. 1371
Figure 455. Output stage of capture/compare channel (channel 1) .................................................. 1372
Figure 456. Output stage of capture/compare channel (channel 2 for TIM15) ............................... 1372
Figure 457. PWM input mode timing ............................................................................................. 1375
Figure 458. Output compare mode, toggle on tim_oc1  ................................................................... 1377
Figure 459. Edge-aligned PWM waveforms (ARR=8) ................................................................. 1378
Figure 460. Dithering principle ....................................................................................................... 1379
Figure 461. Data format and register coding in dithering mode .................................................... 1379
Figure 462. PWM resolution vs frequency ...................................................................................... 1380
Figure 463. PWM dithering pattern ............................................................................................... 1381
Figure 464. Combined PWM mode on channel 1 and 2 .............................................................. 1383
Figure 465. Complementary output with symmetrical dead-time insertion .................................... 1384
Figure 466. Asymmetrical deadtime .............................................................................................. 1385
Figure 467. Dead-time waveforms with delay greater than the negative pulse ............................ 1385
Figure 468. Dead-time waveforms with delay greater than the positive pulse ........................... 1385
Figure 469. Break circuitry overview ............................................................................................. 1387
Figure 470. Output behavior in response to a break event on tim_brk ................................................ 1389
Figure 471. Output redirection ........................................................................................................ 1391
Figure 472. tim_ocref_clr input selection multiplexer ..................................................................... 1392
Figure 473. 6-step generation, COM example (OSSR=1) .............................................................. 1393
Figure 474. Example of one pulse mode ......................................................................................... 1394
Figure 475. Retriggerable one pulse mode ....................................................................................... 1396
Figure 476. Measuring time interval between edges on 2 signals .................................................... 1396
Figure 477. Control circuit in reset mode .......................................................................................... 1397
Figure 478. Control circuit in gated mode ......................................................................................... 1398
Figure 479. Control circuit in trigger mode ..................................................................................... 1399
Figure 480. Basic timer block diagram ........................................................................................... 1461
Figure 481. Control circuit in normal mode, internal clock divided by 1 ......................................... 1462
Figure 482. Counter timing diagram with prescaler division change from 1 to 2 ......................... 1463
Figure 483. Counter timing diagram with prescaler division change from 1 to 4 ......................... 1464
Figure 484. Counter timing diagram, internal clock divided by 1 ................................................... 1465
Figure 485. Counter timing diagram, internal clock divided by 2 ................................................... 1465
Figure 486. Counter timing diagram, internal clock divided by 4 ................................................... 1466
Figure 487. Counter timing diagram, internal clock divided by N. .................................................. 1466
Figure 488. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not preloaded) ................................................................. 1467
Figure 489. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded) ......................................................................................... 1468
Figure 490. Dithering principle ....................................................................................................... 1469
Figure 491. Data format and register coding in dithering mode .................................................... 1469
Figure 492. FCnt resolution vs frequency ....................................................................................... 1470
Figure 493. PWM dithering pattern ............................................................................................... 1470
Figure 494. Low-power timer block diagram ............................................................................... 1470
Figure 495. Glitch filter timing diagram ........................................................................................ 1483
Figure 496. LPTIM output waveform, single counting mode configuration and Set-once mode activated (WAVE bit is set) ................................................................. 1485
Figure 497. LPTIM output waveform, Single counting mode configuration ................................. 1484
Figure 498. LPTIM output waveform, Continuous counting mode configuration ........................ 1485

68/2138  RM0440 Rev 8

ST
List of figures

Figure 499. Waveform generation ................................................................. 1487
Figure 500. Encoder mode counting sequence ................................................. 1491
Figure 501. IRTIM internal hardware connections with TIM16 and TIM17 ............. 1504
Figure 502. AES block diagram .................................................................... 1506
Figure 503. ECB encryption and decryption principle ....................................... 1508
Figure 504. CBC encryption and decryption principle ...................................... 1509
Figure 505. CTR encryption and decryption principle ...................................... 1510
Figure 506. GCM encryption and authentication principle ............................... 1511
Figure 507. GMAC authentication principle .................................................. 1511
Figure 508. CCM encryption and authentication principle ............................... 1512
Figure 509. Encryption key derivation for ECB/CBC decryption (Mode 2) ......... 1515
Figure 510. Example of suspend mode management ....................................... 1516
Figure 511. ECB encryption .......................................................................... 1517
Figure 512. ECB decryption .......................................................................... 1517
Figure 513. CBC encryption .......................................................................... 1518
Figure 514. CBC decryption ........................................................................... 1518
Figure 515. ECB/CBC encryption (Mode 1) .................................................... 1519
Figure 516. ECB/CBC encryption (Mode 3) .................................................... 1520
Figure 517. Message construction in CTR mode ........................................... 1522
Figure 518. CTR encryption .......................................................................... 1523
Figure 519. CTR decryption .......................................................................... 1523
Figure 520. Message construction in GCM .................................................... 1525
Figure 521. GCM authenticated encryption ................................................... 1526
Figure 522. Message construction in GMAC mode ......................................... 1530
Figure 523. GMAC authentication mode ........................................................ 1530
Figure 524. Message construction in CCM mode ........................................... 1531
Figure 525. CCM mode authenticated encryption ........................................... 1533
Figure 526. 128-bit block construction with respect to data swap ..................... 1537
Figure 527. DMA transfer of a 128-bit data block during input phase ............... 1539
Figure 528. DMA transfer of a 128-bit data block during output phase ............... 1540
Figure 529. RTC block diagram .................................................................... 1555
Figure 530. TAMP block diagram ................................................................ 1594
Figure 531. USART block diagram .............................................................. 1611
Figure 532. Word length programming .......................................................... 1614
Figure 533. Configurable stop bits .................................................................. 1616
Figure 534. TC/TXE behavior when transmitting ........................................... 1619
Figure 535. Start bit detection when oversampling by 16 or 8 .......................... 1620
Figure 536. usart_ker_ck clock divider block diagram .................................... 1623
Figure 537. Data sampling when oversampling by 16 ..................................... 1624
Figure 538. Data sampling when oversampling by 8 ....................................... 1625
Figure 539. Mute mode using Idle line detection ........................................... 1632
Figure 540. Mute mode using address mark detection ..................................... 1633
Figure 541. Break detection in LIN mode (11-bit break length - LBDL bit is set) ....................................................................................... 1636
Figure 542. Break detection in LIN mode vs. Framing error detection ............... 1637
Figure 543. USART example of synchronous master transmission ................. 1638
Figure 544. USART data clock timing diagram in synchronous master mode (M bits = 00) ................................................................. 1638
Figure 545. USART data clock timing diagram in synchronous master mode (M bits = 01) ................................................................. 1639
Figure 546. USART data clock timing diagram in synchronous slave mode (M bits = 00) ................................................................. 1640
Figure 547. ISO 7816-3 asynchronous protocol ............................................... 1642
Figure 548. Parity error detection using the 1.5 stop bits ................................................................. 1644
Figure 549. IrDA SIR ENDEC block diagram ................................................................. 1648
Figure 550. IrDA data modulation (3/16) - normal mode ............................................................. 1648
Figure 551. Transmission using DMA ................................................................. 1650
Figure 552. Reception using DMA ................................................................. 1651
Figure 553. Hardware flow control between 2 USARTs ............................................................ 1651
Figure 554. RS232 RTS flow control ................................................................. 1652
Figure 555. RS232 CTS flow control ................................................................. 1653
Figure 556. Wake-up event verified (wake-up event = address match, FIFO disabled) ................ 1656
Figure 557. Wake-up event not verified (wake-up event = address match, FIFO disabled) .......... 1656
Figure 558. LPUART block diagram ................................................................. 1698
Figure 559. LPUART word length programming ................................................................. 1701
Figure 560. Configurable stop bits ................................................................. 1703
Figure 561. TC/TXE behavior when transmitting ................................................................. 1705
Figure 562. Ipuart_ker_ck clock divider block diagram ............................................................. 1708
Figure 563. Mute mode using Idle line detection ................................................................. 1712
Figure 564. Mute mode using address mark detection ............................................................. 1713
Figure 565. Transmission using DMA ................................................................. 1715
Figure 566. Reception using DMA ................................................................. 1716
Figure 567. Hardware flow control between 2 LPUARTs .......................................................... 1717
Figure 568. RS232 RTS flow control ................................................................. 1717
Figure 569. RS232 CTS flow control ................................................................. 1718
Figure 570. Wake-up event verified (wake-up event = address match, FIFO disabled) .......... 1721
Figure 571. Wake-up event not verified (wake-up event = address match, FIFO disabled) ........ 1721
Figure 572. SPI block diagram ................................................................. 1751
Figure 573. Full-duplex single master/ single slave application ............................................. 1752
Figure 574. Half-duplex single master/ single slave application ............................................. 1753
Figure 575. Simplex single master/single slave application (master in transmit-only/slave in receive-only mode) ................................................................. 1754
Figure 576. Master and three independent slaves ................................................................. 1755
Figure 577. Multimaster application ................................................................. 1756
Figure 578. Hardware/software slave select management ........................................................ .. 1757
Figure 579. Data clock timing diagram ................................................................. 1758
Figure 580. Data alignment when data length is not equal to 8-bit or 16-bit ................................ 1759
Figure 581. Packing data in FIFO for transmission and reception ........................................... 1763
Figure 582. Master full-duplex communication ................................................................. 1766
Figure 583. Slave full-duplex communication ................................................................. 1767
Figure 584. Master full-duplex communication with CRC ...................................................... 1768
Figure 585. Master full-duplex communication in packed mode ............................................... 1769
Figure 586. NSSP pulse generation in Motorola SPI master mode ............................................ 1772
Figure 587. TI mode transfer ................................................................. 1773
Figure 588. I2S block diagram ................................................................. 1776
Figure 589. I2S Philips protocol waveforms (16/32-bit full accuracy) ........................................ 1778
Figure 590. I2S Philips standard waveforms (24-bit frame) ..................................................... 1778
Figure 591. Transmitting 0x8EAA33 ................................................................. 1779
Figure 592. Receiving 0x8EAA33 ................................................................. 1779
Figure 593. I2S Philips standard (16-bit extended to 32-bit packet frame) ................................... 1779
Figure 594. Example of 16-bit data frame extended to 32-bit channel frame ................................ 1779
Figure 595. MSB Justified 16-bit or 32-bit full-accuracy length ................................................ 1780
Figure 596. MSB justified 24-bit frame length .................................................. 1780
Figure 597. MSB justified 16-bit extended to 32-bit packet frame ....................... 1781
Figure 598. LSB justified 16-bit or 32-bit full-accuracy ...................................... 1781
Figure 599. LSB justified 24-bit frame length .................................................... 1781
Figure 600. Operations required to transmit 0x3478AE ....................................... 1782
Figure 601. Operations required to receive 0x3478AE ......................................... 1782
Figure 602. LSB justified 16-bit extended to 32-bit packet frame ....................... 1782
Figure 603. Example of 16-bit data frame extended to 32-bit channel frame ........... 1783
Figure 604. PCM standard waveforms (16-bit) ..................................................... 1783
Figure 605. PCM standard waveforms (16-bit extended to 32-bit packet frame) ....... 1784
Figure 606. Start sequence in master mode ....................................................... 1785
Figure 607. Audio sampling frequency definition ............................................... 1786
Figure 608. I²S clock generator architecture ...................................................... 1786
Figure 609. SAI functional block diagram .......................................................... 1809
Figure 610. Audio frame ...................................................................................... 1812
Figure 611. FS role is start of frame + channel side identification (FSDEF = TRIS = 1) 1814
Figure 612. FS role is start of frame (FSDEF = 0) ............................................... 1815
Figure 613. Slot size configuration with FBOFF = 0 in SAI_xSLOTR ....................... 1816
Figure 614. First bit offset ..................................................................................... 1816
Figure 615. Audio block clock generator overview .............................................. 1818
Figure 616. PDM typical connection and timing .................................................... 1822
Figure 617. Detailed PDM interface block diagram .............................................. 1823
Figure 618. Start-up sequence ............................................................................. 1824
Figure 619. SAI_ADR format in TDM, 32-bit slot width ........................................ 1825
Figure 620. SAI_ADR format in TDM, 16-bit slot width ........................................ 1826
Figure 621. SAI_ADR format in TDM, 8-bit slot width .......................................... 1827
Figure 622. AC'97 audio frame ............................................................................ 1830
Figure 623. SPDIF format .................................................................................... 1831
Figure 624. SAI_xDR register ordering .............................................................. 1832
Figure 625. Data companding hardware in an audio block in the SAI .................... 1836
Figure 626. Tristate strategy on SD output line on an inactive slot ....................... 1837
Figure 627. Tristate on output data line in a protocol like I2S ............................... 1838
Figure 628. Overrun detection error ..................................................................... 1839
Figure 629. FIFO underrun event ...................................................................... 1839
Figure 630. Block diagram .................................................................................. 1873
Figure 631. I²C-bus protocol .............................................................................. 1875
Figure 632. Setup and hold timings .................................................................... 1877
Figure 633. I2C initialization flow ....................................................................... 1879
Figure 634. Data reception .................................................................................. 1880
Figure 635. Data transmission ............................................................................ 1881
Figure 636. Slave initialization flow ................................................................... 1884
Figure 637. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0 1886
Figure 638. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1 1887
Figure 639. Transfer bus diagrams for I2C slave transmitter (mandatory events only) 1888
Figure 640. Transfer sequence flow for I2C slave receiver, NOSTRETCH = 0 1889
Figure 641. Transfer sequence flow for I2C slave receiver, NOSTRETCH = 1 1890
Figure 642. Transfer bus diagrams for I2C slave receiver (mandatory events only) 1890
Figure 643. Master clock generation .................................................................. 1892
Figure 644. Master initialization flow .................................................................. 1894
Figure 645. 10-bit address read access with HEAD10R = 0 ................................. 1894
Figure 646. 10-bit address read access with HEAD10R = 1 ................................. 1895
Figure 647. Transfer sequence flow for I2C master transmitter, N ≤ 255 bytes .......................... 1896
Figure 648. Transfer sequence flow for I2C master transmitter, N > 255 bytes ...................... 1897
Figure 649. Transfer bus diagrams for I2C master transmitter
(mandatory events only) .............................................. 1898
Figure 650. Transfer sequence flow for I2C master receiver, N ≤ 255 bytes ...................... 1900
Figure 651. Transfer sequence flow for I2C master receiver, N > 255 bytes ...................... 1901
Figure 652. Transfer bus diagrams for I2C master receiver
(mandatory events only) .............................................. 1902
Figure 653. Timeout intervals for t\textsubscript{LOW:SEXT}, t\textsubscript{LOW:MEXT} ....................... 1906
Figure 654. Transfer sequence flow for SMBus slave transmitter N bytes + PEC ................... 1910
Figure 655. Transfer bus diagram for SMBus slave transmitter (SBC = 1) .................... 1910
Figure 656. Transfer sequence flow for SMBus slave receiver N bytes + PEC .............. 1912
Figure 657. Bus transfer diagrams for SMBus slave receiver (SBC = 1) .................... 1913
Figure 658. Bus transfer diagrams for SMBus master transmitter ................................. 1914
Figure 659. Bus transfer diagrams for SMBus master receiver ..................................... 1916
Figure 660. Independent watchdog block diagram ......................................................... 1935
Figure 661. Watchdog block diagram ........................................................................... 1945
Figure 662. Window watchdog timing diagram ............................................................. 1946
Figure 663. CAN subsystem ......................................................................................... 1951
Figure 664. FDCAN block diagram ................................................................................ 1953
Figure 665. Bit timing ..................................................................................................... 1955
Figure 666. Transceiver delay measurement .................................................................... 1960
Figure 667. Pin control in bus monitoring mode ............................................................ 1961
Figure 668. Pin control in loop-back mode ..................................................................... 1963
Figure 669. Message RAM configuration ....................................................................... 1965
Figure 670. Standard message ID filter path .................................................................. 1968
Figure 671. Extended message ID filter path .................................................................. 1969
Figure 672. USB peripheral block diagram .................................................................... 2016
Figure 673. Packet buffer areas with examples of buffer description table locations .......... 2020
Figure 674. UCPD block diagram .................................................................................. 2050
Figure 675. Clock division and timing elements .............................................................. 2051
Figure 676. K-code transmission .................................................................................... 2054
Figure 677. Transmit order for various sizes of data ....................................................... 2055
Figure 678. Packet format .............................................................................................. 2056
Figure 679. Line format of Hard Reset ........................................................................... 2056
Figure 680. Line format of Cable Reset ........................................................................... 2056
Figure 681. BIST test data frame .................................................................................... 2057
Figure 682. BIST Carrier Mode 2 frame ......................................................................... 2058
Figure 683. UCPD BMC transmitter architecture .......................................................... 2059
Figure 684. UCPD BMC receiver architecture ................................................................. 2060
Figure 685. Block diagram of STM32 MCU and Cortex\textsuperscript{\textregistered}.M4 with FPU-level
  debug support ................................................................................................. 2087
Figure 686. SWJ debug port .......................................................................................... 2089
Figure 687. JTAG TAP connections ............................................................................. 2093
Figure 688. TPIU block diagram .................................................................................... 2112
1 Documentation conventions

1.1 General information

The STM32G4 series devices have an Arm®(a) Cortex®-M4 with FPU core.

1.2 List of abbreviations for registers

The following abbreviations(b) are used in register descriptions:

- **read/write (rw)** Software can read and write to this bit.
- **read-only (r)** Software can only read this bit.
- **write-only (w)** Software can only write to this bit. Reading this bit returns the reset value.
- **read/clear write0 (rc_w0)** Software can read as well as clear this bit by writing 0. Writing 1 has no effect on the bit value.
- **read/clear write1 (rc_w1)** Software can read as well as clear this bit by writing 1. Writing 0 has no effect on the bit value.
- **read/clear write (rc_w)** Software can read as well as clear this bit by writing to the register. The value written to this bit is not important.
- **read/clear by read (rc_r)** Software can read this bit. Reading this bit automatically clears it to 0. Writing this bit has no effect on the bit value.
- **read/set by read (rs_r)** Software can read this bit. Reading this bit automatically sets it to 1. Writing this bit has no effect on the bit value.
- **read/set (rs)** Software can read as well as set this bit. Writing 0 has no effect on the bit value.
- **read/write once (rwo)** Software can only write once to this bit and can also read it at any time. Only a reset can return the bit to its reset value.
- **toggle (t)** The software can toggle this bit by writing 1. Writing 0 has no effect.
- **read-only write trigger (rt_w1)** Software can read this bit. Writing 1 triggers an event but has no effect on the bit value.
- **Reserved (Res.)** Reserved bit, must be kept at reset value.

---

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.
b. This is an exhaustive list of all abbreviations applicable to STMicroelectronics microcontrollers, some of them may not be used in the current document.
1.3 Glossary

This section gives a brief definition of acronyms and abbreviations used in this document:

- **Word**: data of 32-bit length.
- **Half-word**: data of 16-bit length.
- **Byte**: data of 8-bit length.
- **IAP (in-application programming)**: IAP is the ability to re-program the flash memory of a microcontroller while the user program is running.
- **ICP (in-circuit programming)**: ICP is the ability to program the flash memory of a microcontroller using the JTAG protocol, the SWD protocol or the bootloader while the device is mounted on the user application board.
- **Option bytes**: product configuration bits stored in the flash memory.
- **AHB**: advanced high-performance bus.

1.4 Product category definition

*Table 1* gives an overview of memory density versus product line.

The present reference manual describes the superset of features for each product category. Refer to *Table 2* for the list of features per category.

<table>
<thead>
<tr>
<th>Memory density</th>
<th>Category 2</th>
<th>Category 3</th>
<th>Category 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>128 Kbytes</td>
<td>STM32G431</td>
<td>STM32G411</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>STM32G441 (AES)</td>
<td>STM32G471</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G473</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G474</td>
<td></td>
</tr>
<tr>
<td>256 Kbytes</td>
<td>-</td>
<td>STM32G471</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G473</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G474</td>
<td></td>
</tr>
<tr>
<td>512 Kbytes</td>
<td>-</td>
<td>STM32G471</td>
<td>STM32G491</td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G473</td>
<td>STM32G4A1 (AES)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G474</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G483 (AES)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>STM32G484 (AES)</td>
<td></td>
</tr>
</tbody>
</table>

1.5 Availability of peripherals

*Table 2: Product specific features* summarizes the list of peripherals available in all the STM32G4xx products considering the biggest package in every product.

For availability of peripherals and their number across all products, refer to the particular device datasheet.
### Table 2. Product specific features

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>SRAM1</td>
<td>80K, parity check on the first 32K</td>
<td>80K, parity check on the first 32K</td>
<td>80K, parity check on the first 32K</td>
<td>16K, parity check on the whole SRAM1</td>
<td>80K, parity check on the first 32K</td>
</tr>
<tr>
<td>SRAM2</td>
<td>16K, no parity check</td>
<td>16K, no parity check</td>
<td>16K, no parity check</td>
<td>6K, no parity check</td>
<td>16K, no parity check</td>
</tr>
<tr>
<td>CCM SRAM</td>
<td>32K, parity check on the whole CCM SRAM</td>
<td>32K, parity check on the whole CCM SRAM</td>
<td>16K, parity check on the whole CCM SRAM</td>
<td>10K, parity check on the whole CCM SRAM</td>
<td>16K, parity check on the whole CCM SRAM</td>
</tr>
<tr>
<td>CRS</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>DMA</td>
<td>2 DMA controllers: DMA1: 8 channels DMA2: 8 channels</td>
<td>2 DMA controllers: DMA1: 8 channels DMA2: 8 channels</td>
<td>2 DMA controllers: DMA1: 8 channels DMA2: 8 channels</td>
<td>2 DMA controllers: DMA1: 6 channels DMA2: 6 channels</td>
<td>2 DMA controllers: DMA1: 8 channels DMA2: 8 channels</td>
</tr>
<tr>
<td>DMAMUX</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Cordic</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>FMAC</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>RNG</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>AES</td>
<td>Yes (Note)</td>
<td>Yes (Note)</td>
<td>No</td>
<td>Yes (Note)</td>
<td>Yes (Note)</td>
</tr>
<tr>
<td>CRC</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>FSMC</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>QUADSPI</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>ADC</td>
<td>5 x ADC: ADC1/2 can be used in dual mode ADC3/4 can be used in dual mode ADC5 usable only in single mode</td>
<td>5 x ADC: ADC1/2 can be used in dual mode ADC3/4 can be used in dual mode ADC5 usable only in single mode</td>
<td>3 x ADC: ADC1/2 can be used in dual mode ADC3 usable only in single mode</td>
<td>2 x ADC: ADC1/2 can be used in dual mode ADC3 usable only in single mode</td>
<td>3 x ADC: ADC1/2 can be used in dual mode ADC3 usable only in single mode</td>
</tr>
<tr>
<td>DAC</td>
<td>7 DAC ch: DAC1_CH1/ DAC1_CH2/ DAC2_CH1: external DAC3_CH1/ DAC3_CH2/ DAC4_CH1/ DAC4_CH2: internal</td>
<td>7 DAC ch: DAC1_CH1/ DAC1_CH2/ DAC2_CH1: external DAC3_CH1/ DAC3_CH2/ DAC4_CH1/ DAC4_CH2: internal</td>
<td>4 DAC ch: DAC1_CH1/ DAC1_CH2: external DAC3_CH1/ DAC3_CH2: internal</td>
<td>4 DAC ch: DAC1_CH1/ DAC1_CH2: external DAC3_CH1/ DAC3_CH2: internal</td>
<td>4 DAC ch: DAC1_CH1/ DAC1_CH2: external DAC3_CH1/ DAC3_CH2: internal</td>
</tr>
<tr>
<td>COMP</td>
<td>7 (COMP1..7)</td>
<td>7 (COMP1..7)</td>
<td>4 (COMP1..4)</td>
<td>4 (COMP1..4)</td>
<td>4 (COMP1..4)</td>
</tr>
<tr>
<td>OPAMP</td>
<td>6 (OPAMP1..6)</td>
<td>6 (OPAMP1..6)</td>
<td>4 (OPAMP1,2,3,6)</td>
<td>3 (OPAMP1..3)</td>
<td>4 (OPAMP1,2,3,6)</td>
</tr>
<tr>
<td>VREFBUF</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
### Table 2. Product specific features (continued)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>HRTIM1</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Advanced control timers (TIM1/TIM8 /TIM20)</td>
<td>TIM1/8/20</td>
<td>TIM1/8/20</td>
<td>TIM1/8</td>
<td>TIM1/8/20</td>
<td>TIM1/8/20</td>
</tr>
<tr>
<td>General purpose timers (TIM15/TIM16/TIM17)</td>
<td>TIM15/16/17</td>
<td>TIM15/16/17</td>
<td>TIM15/16/17</td>
<td>TIM15/16/17</td>
<td>TIM15/16/17</td>
</tr>
<tr>
<td>Basic timers (TIM6/TIM7)</td>
<td>TIM6/7</td>
<td>TIM6/7</td>
<td>TIM6/7</td>
<td>TIM6/7</td>
<td>TIM6/7</td>
</tr>
<tr>
<td>Low power timer (LPTIM1)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Infrared interface (IRTIM)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Independent watchdog (IWDG)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>System window watchdog (WWDG)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>RTC and TAMP</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>I2C</td>
<td>4 x I2C (I2C1..4)</td>
<td>4 x I2C (I2C1..4)</td>
<td>4 x I2C (I2C1..4)</td>
<td>3 x I2C (I2C1..3)</td>
<td>3 x I2C (I2C1..3)</td>
</tr>
<tr>
<td>USART/UART</td>
<td>3 x USART (USART1..3)</td>
<td>3 x USART (USART1..3)</td>
<td>3 x USART (USART1..3)</td>
<td>3 x USART (USART1..3)</td>
<td>3 x USART (USART1..3)</td>
</tr>
<tr>
<td></td>
<td>2 x UART (UART4,5)</td>
<td>2 x UART (UART4,5)</td>
<td>2 x UART (UART4,5)</td>
<td>1 x UART (UART4)</td>
<td>2 x UART (UART4,5)</td>
</tr>
<tr>
<td>LPUART</td>
<td>1 x LPUART</td>
<td>1 x LPUART</td>
<td>1 x LPUART</td>
<td>1 x LPUART</td>
<td>1 x LPUART</td>
</tr>
<tr>
<td>SPI/I2S</td>
<td>4 x SPI/2 x I2S (SPI1..4 - I2S2,3)</td>
<td>4 x SPI/2 x I2S (SPI1..4 - I2S2,3)</td>
<td>4 x SPI/2 x I2S (SPI1..4 - I2S2,3)</td>
<td>3 x SPI/2 x I2S (SPI1..3 - I2S2,3)</td>
<td>3 x SPI/2 x I2S (SPI1..3 - I2S2,3)</td>
</tr>
<tr>
<td>SAI</td>
<td>1 x SAI</td>
<td>1 x SAI</td>
<td>1 x SAI</td>
<td>1 x SAI</td>
<td>1 x SAI</td>
</tr>
</tbody>
</table>

**76/2138**

RM0440 Rev 8
### Table 2. Product specific features (continued)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FDCAN</td>
<td>3 x FDCAN (FDCAN1..3)</td>
<td>3 x FDCAN (FDCAN1..3)</td>
<td>2 x FDCAN (FDCAN1,2)</td>
<td>1 x FDCAN (FDCAN1)</td>
<td>2 x FDCAN (FDCAN1,2)</td>
</tr>
<tr>
<td>USB device</td>
<td>1 x USB device</td>
<td>1 x USB device</td>
<td>1 x USB device</td>
<td>1 x USB device</td>
<td>1 x USB device</td>
</tr>
<tr>
<td>UCPD1</td>
<td>1 x UCPD</td>
<td>1 x UCPD</td>
<td>1 x UCPD</td>
<td>1 x UCPD</td>
<td>1 x UCPD</td>
</tr>
</tbody>
</table>

**Note:** The AES is available only on STM32G483xx, STM32G484xx, STM32G441x and STM32G4A1 devices.
2 System and memory overview

2.1 System architecture

The main system consists of 32-bit multilayer AHB bus matrix that interconnects:

- Up to five masters:
  - Cortex®-M4 with FPU core I-bus
  - Cortex®-M4 with FPU core D-bus
  - Cortex®-M4 with FPU core S-bus
  - DMA1
  - DMA2

- Up to nine slaves:
  - Internal Flash memory on ICode bus
  - Internal Flash memory on DCode bus
  - Internal SRAM1
  - Internal SRAM2
  - Internal CCM SRAM
  - AHB1 peripherals including AHB to APB bridges and APB peripherals (connected to APB1 and APB2)
  - AHB2 peripherals
  - Flexible static memory controller (FSMC)
  - QUAD SPI memory interface (QUADSPI)

The bus matrix provides access from a master to a slave, enabling concurrent access and efficient operation even when several high-speed peripherals work simultaneously. This architecture is shown in Figure 1:
2.1.1 I-bus

This bus connects the instruction bus of the Cortex®-M4 with FPU core to the BusMatrix. This bus is used by the core to fetch instructions. The target of this bus is a memory containing code (either internal Flash memory, internal SRAMs or external memories through the FSMC or QUADSPI).

2.1.2 D-bus

This bus connects the data bus of the Cortex®-M4 with FPU core to the BusMatrix. This bus is used by the core for literal load and debug access. The target of this bus is a memory containing code (either internal Flash memory, internal SRAMs or external memories through the FSMC or QUADSPI).
2.1.3 **S-bus**

This bus connects the system bus of the Cortex®-M4 with FPU core to the BusMatrix. This bus is used by the core to access data located in a peripheral or SRAM area. The targets of this bus are the internal SRAM, the AHB1 peripherals including the APB1 and APB2 peripherals, the AHB2 peripherals and the external memories through the QUADSPI or the FSMC.

The CCM SRAM is also accessible on this bus to allow continuous mapping with SRAM1 and SRAM2.

2.1.4 **DMA-bus**

This bus connects the AHB master interface of the DMA to the BusMatrix. The targets of this bus are the SRAM1, SRAM2 and CCM SRAM, the AHB1 peripherals including the APB1 and APB2 peripherals, the AHB2 peripherals and the external memories through the QUADSPI or the FSMC.

2.1.5 **BusMatrix**

The BusMatrix manages the access arbitration between masters. The arbitration uses a Round Robin algorithm. The BusMatrix is composed of up to five masters (CPU AHB, system bus, DCode bus, ICode bus, DMA1, DMA2, ) and up to nine slaves (FLASH, SRAM1, SRAM2, CCM SRAM, AHB1 (including APB1 and APB2), AHB2, QUADSPI, and FSMC).

**AHB/APB bridges**

The two AHB/APB bridges provide full synchronous connections between the AHB and the two APB buses, allowing flexible selection of the peripheral frequency.

Refer to *Section 2.2.2: Memory map and register boundary addresses on page 82* for the address mapping of the peripherals connected to this bridge.

After each device reset, all peripheral clocks are disabled (except for the SRAM1/2 and Flash memory interface). Before using a peripheral you have to enable its clock in the RCC_AHBxENR and the RCC_APBxENR registers.

*Note:* When a 16- or 8-bit access is performed on an APB register, the access is transformed into a 32-bit access: the bridge duplicates the 16- or 8-bit data to feed the 32-bit vector.
2.2 Memory organization

2.2.1 Introduction

Program memory, data memory, registers and I/O ports are organized within the same linear 4-Gbyte address space.

The bytes are coded in memory in Little Endian format. The lowest numbered byte in a word is considered the word’s least significant byte and the highest numbered byte the most significant.

The addressable memory space is divided into eight main blocks, of 512 Mbytes each.
2.2.2 Memory map and register boundary addresses

Figure 2. Memory map
All areas not allocated to on-chip memories and peripherals are considered "Reserved". For the detailed mapping of available memory and register areas, refer to the following table.

Table 3 gives the boundary addresses of the peripherals available in the devices.

<table>
<thead>
<tr>
<th>Bus</th>
<th>Boundary address</th>
<th>Size</th>
<th>Peripheral</th>
<th>Peripheral register map</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0xA000 1400 - 0xAF00 FFFF</td>
<td>262 MB</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0xA000 1000 - 0xA000 13FF</td>
<td>1 KB</td>
<td>QUADSPI</td>
<td>Section 20.5.14: QUADSPI register map</td>
</tr>
<tr>
<td></td>
<td>0xA000 0400 - 0xA000 0FFF</td>
<td>3 KB</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0xA000 0000 - 0xA000 03FF</td>
<td>1 KB</td>
<td>FMC</td>
<td>Section 19.7.8: FMC register map</td>
</tr>
<tr>
<td></td>
<td>0x5006 0C00 - 0x5FFFF FFFF</td>
<td>256 MB</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0x5006 0800 - 0x5006 0BFF</td>
<td>1 KB</td>
<td>RNG</td>
<td>Section 26.7.4: RNG register map</td>
</tr>
<tr>
<td></td>
<td>0x5006 0400 - 0x5006 07FF</td>
<td>1 KB</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0x5006 0000 - 0x5006 03FF</td>
<td>1 KB</td>
<td>AES</td>
<td>Section 34.7.18: AES register map</td>
</tr>
<tr>
<td></td>
<td>0x5000 1800 - 0x5000 0FFF</td>
<td>377 KB</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0x5000 1400 - 0x5000 17FF</td>
<td>1 KB</td>
<td>DAC4</td>
<td>Section 22.7.24: DAC register map</td>
</tr>
<tr>
<td></td>
<td>0x5000 1000 - 0x5000 13FF</td>
<td>1 KB</td>
<td>DAC3</td>
<td>Section 22.7.24: DAC register map</td>
</tr>
<tr>
<td></td>
<td>0x5000 0C00 - 0x5000 0FFF</td>
<td>1 KB</td>
<td>DAC2</td>
<td>Section 22.7.24: DAC register map</td>
</tr>
<tr>
<td></td>
<td>0x5000 0800 - 0x5000 0BFF</td>
<td>1 KB</td>
<td>DAC1</td>
<td>Section 22.7.24: DAC register map</td>
</tr>
<tr>
<td></td>
<td>0x5000 0400 - 0x5000 07FF</td>
<td>1 KB</td>
<td>ADC3 - ADC4 - ADC5</td>
<td>Section 21.9: ADC register map</td>
</tr>
<tr>
<td></td>
<td>0x5000 0000 - 0x5000 03FF</td>
<td>1 KB</td>
<td>ADC1 - ADC2</td>
<td>Section 21.9: ADC register map</td>
</tr>
<tr>
<td>AHB2</td>
<td>0x4800 1C00 - 0x4FFFF FFFF</td>
<td>127 MB</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0x4800 1800 - 0x4800 1BFF</td>
<td>1 KB</td>
<td>GPIOG</td>
<td>Section 9.4.12: GPIO register map</td>
</tr>
<tr>
<td></td>
<td>0x4800 1400 - 0x4800 17FF</td>
<td>1 KB</td>
<td>GPIOF</td>
<td>Section 9.4.12: GPIO register map</td>
</tr>
<tr>
<td></td>
<td>0x4800 1000 - 0x4800 0BF</td>
<td>1 KB</td>
<td>GPIOE</td>
<td>Section 9.4.12: GPIO register map</td>
</tr>
<tr>
<td></td>
<td>0x4800 0000 - 0x4800 02FF</td>
<td>1 KB</td>
<td>GPIOD</td>
<td>Section 9.4.12: GPIO register map</td>
</tr>
<tr>
<td></td>
<td>0x4800 0800 - 0x4800 03FF</td>
<td>1 KB</td>
<td>GPIOC</td>
<td>Section 9.4.12: GPIO register map</td>
</tr>
<tr>
<td></td>
<td>0x4800 0000 - 0x4800 03FF</td>
<td>1 KB</td>
<td>GPIOB</td>
<td>Section 9.4.12: GPIO register map</td>
</tr>
<tr>
<td></td>
<td>0x4800 0000 - 0x4800 03FF</td>
<td>1 KB</td>
<td>GPIOA</td>
<td>Section 9.4.12: GPIO register map</td>
</tr>
</tbody>
</table>
Table 3. Memory map and peripheral register boundary addresses

<table>
<thead>
<tr>
<th>Bus</th>
<th>Boundary address</th>
<th>Size</th>
<th>Peripheral</th>
<th>Peripheral register map</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0x4002 3400 - 0x47FF FFFF</td>
<td>127 MB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4002 3000 - 0x4002 33FF</td>
<td>1 KB</td>
<td>CRC</td>
<td>Section 16.4.6: CRC register map</td>
</tr>
<tr>
<td></td>
<td>0x4002 2400 - 0x4002 2FFF</td>
<td>3 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4002 2000 - 0x4002 23FF</td>
<td>1 KB</td>
<td>Flash interface</td>
<td>Section 5.7.14: FLASH register map</td>
</tr>
<tr>
<td></td>
<td>0x4002 1400 - 0x4002 1FFF</td>
<td>3 KB</td>
<td>FMAC</td>
<td>Section 18.4.9: FMAC register map</td>
</tr>
<tr>
<td></td>
<td>0x4002 1000 - 0x4002 13FF</td>
<td>1 KB</td>
<td>RCC</td>
<td>Section 7.4.31: RCC register map</td>
</tr>
<tr>
<td></td>
<td>0x4002 0C00 - 0x4002 0FFF</td>
<td>1 KB</td>
<td>CORDIC</td>
<td>Section 17.4.4: CORDIC register map</td>
</tr>
<tr>
<td></td>
<td>0x4002 0800 - 0x4002 0BFF</td>
<td>1 KB</td>
<td>DMAMUX</td>
<td>Section 13.6.7: DMAMUX register map</td>
</tr>
<tr>
<td></td>
<td>0x4002 0400 - 0x4002 07FF</td>
<td>1 KB</td>
<td>DMA 2</td>
<td>Section 12.6.7: DMA register map</td>
</tr>
<tr>
<td></td>
<td>0x4002 0000 - 0x4002 03FF</td>
<td>1 KB</td>
<td>DMA 1</td>
<td>Section 12.6.7: DMA register map</td>
</tr>
<tr>
<td>AHB1</td>
<td>0x4001 7800 - 0x4001 FFFF</td>
<td>2 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4001 6800 - 0x4001 77FF</td>
<td>3 KB</td>
<td>HRTIM</td>
<td>Section 27.5.82: HRTIM register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 5800 - 0x4001 67FF</td>
<td>4 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4001 5400 - 0x4001 57FF</td>
<td>1 KB</td>
<td>SAI1</td>
<td>Section 40.6.19: SAI register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 5000 - 0x4001 53FF</td>
<td>1 KB</td>
<td>TIM20</td>
<td>Section 28.6.31: TIMx register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 4C00 - 0x4001 4FFF</td>
<td>1 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4001 4800 - 0x4001 4BFF</td>
<td>1 KB</td>
<td>TIM17</td>
<td>Section 30.8.22: TIM16/TIM17 register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 4400 - 0x4001 47FF</td>
<td>1 KB</td>
<td>TIM16</td>
<td>Section 30.8.22: TIM16/TIM17 register map</td>
</tr>
<tr>
<td>APB2</td>
<td>0x4001 4000 - 0x4001 43FF</td>
<td>1 KB</td>
<td>TIM15</td>
<td>Section 30.7.23: TIM15 register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 3C00 - 0x4001 3FFF</td>
<td>1 KB</td>
<td>SPI4</td>
<td>Section 39.9.10: SPI/I2S register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 3800 - 0x4001 3BFF</td>
<td>1 KB</td>
<td>USART1</td>
<td>Section 37.8.15: USART register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 3400 - 0x4001 37FF</td>
<td>1 KB</td>
<td>TIM8</td>
<td>Section 28.6.31: TIMx register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 3000 - 0x4001 33FF</td>
<td>1 KB</td>
<td>SPI1</td>
<td>Section 39.9.10: SPI/I2S register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 2C00 - 0x4001 2FFF</td>
<td>1 KB</td>
<td>TIM1</td>
<td>Section 28.6.31: TIMx register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 0800 - 0x4001 2FFF</td>
<td>9 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4001 0400 - 0x4001 07FF</td>
<td>1 KB</td>
<td>EXTI</td>
<td>Section 15.5.13: EXTI register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 0300 - 0x4001 03FF</td>
<td>1 KB</td>
<td>OPAMP</td>
<td>Section 25.5.13: OPAMP register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 0200 - 0x4001 02FF</td>
<td>1 KB</td>
<td>COMP</td>
<td>Section 24.6.2: COMP register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 0030 - 0x4001 01FF</td>
<td>1 KB</td>
<td>VREFBUF</td>
<td>Section 23.4.3: VREFBUF register map</td>
</tr>
<tr>
<td></td>
<td>0x4001 0000 - 0x4001 0029</td>
<td>1 KB</td>
<td>SYSCFG</td>
<td>Section 10.2.11: SYSCFG register map</td>
</tr>
<tr>
<td>Bus</td>
<td>Boundary address</td>
<td>Size</td>
<td>Peripheral</td>
<td>Peripheral register map</td>
</tr>
<tr>
<td>--------------</td>
<td>------------------------</td>
<td>--------</td>
<td>--------------</td>
<td>-------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td>0x4000 AFFE - 0x4000 FFFF</td>
<td>23 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4000 AC00 - 0x4000 AFFF</td>
<td>1 KB</td>
<td>FDCANs Message RAM</td>
<td>Section 44.4.38: FDCAN register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 A800 - 0x4000 ABFF</td>
<td>1 KB</td>
<td>UCPD1</td>
<td>Section 46.8.15: UCPD register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 A400 - 0x4000 A7FF</td>
<td>1 KB</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4000 A000 - 0x4000 A3FF</td>
<td>1 KB</td>
<td>I2C3</td>
<td>Section 41.9.12: I2C register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 8800 - 0x4000 9FFF</td>
<td>6 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4000 8400 - 0x4000 87FF</td>
<td>1 KB</td>
<td>I2C4</td>
<td>Section 41.9.12: I2C register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 8000 - 0x4000 83FF</td>
<td>1 KB</td>
<td>LPUART1</td>
<td>Section 38.7.13: LPUART register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 7C00 - 0x4000 7FFF</td>
<td>1 KB</td>
<td>LPTIM1</td>
<td>Section 32.7.10: LPTIM register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 7800 - 0x4000 7BFF</td>
<td>1 KB</td>
<td>I2C3</td>
<td>Section 41.9.12: I2C register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 7400 - 0x4000 77FF</td>
<td>1 KB</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4000 7000 - 0x4000 73FF</td>
<td>1 KB</td>
<td>PWR</td>
<td>Section 6.4.23: PWR register map and reset value table</td>
</tr>
<tr>
<td></td>
<td>0x4000 6C00 - 0x4000 6FFF</td>
<td>1 KB</td>
<td>FDCAN3</td>
<td>Section 44.4.38: FDCAN register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 6800 - 0x4000 6BFF</td>
<td>1 KB</td>
<td>FDCAN2</td>
<td>Section 44.4.38: FDCAN register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 6400 - 0x4000 67FF</td>
<td>1 KB</td>
<td>FDCAN1</td>
<td>Section 44.4.38: FDCAN register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 6000 - 0x4000 63FF</td>
<td>1 KB</td>
<td>USB SRAM 1 Kbyte</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x4000 5C00 - 0x4000 5FFF</td>
<td>1 KB</td>
<td>USB device FS</td>
<td>Section 45.6.3: USB register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 5800 - 0x4000 5BFF</td>
<td>1 KB</td>
<td>I2C2</td>
<td>Section 41.9.12: I2C register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 5400 - 0x4000 57FF</td>
<td>1 KB</td>
<td>I2C1</td>
<td>Section 41.9.12: I2C register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 5000 - 0x4000 53FF</td>
<td>1 KB</td>
<td>UART5</td>
<td>Section 37.8.15: USART register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 4C00 - 0x4000 4FFF</td>
<td>1 KB</td>
<td>UART4</td>
<td>Section 37.8.15: USART register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 4800 - 0x4000 4BFF</td>
<td>1 KB</td>
<td>USART3</td>
<td>Section 37.8.15: USART register map</td>
</tr>
<tr>
<td></td>
<td>0x4000 4400 - 0x4000 47FF</td>
<td>1 KB</td>
<td>USART2</td>
<td>Section 37.8.15: USART register map</td>
</tr>
</tbody>
</table>
2.3 Bit banding

The Cortex®-M4 with FPU memory map includes two bit-band regions. These regions map each word in an alias region of memory to a bit in a bit-band region of memory. Writing to a word in the alias region has the same effect as a read-modify-write operation on the targeted bit in the bit-band region.

In the STM32G4 series devices both the peripheral registers and the SRAM are mapped to a bit-band region, so that single bit-band write and read operations are allowed. The operations are available only for Cortex®-M4 with FPU accesses, and not from other bus masters (such as DMA).
A mapping formula shows how to reference each word in the alias region to a corresponding bit in the bit-band region. The mapping formula is:

\[
\text{bit\_word\_addr} = \text{bit\_band\_base} + (\text{byte\_offset} \times 32) + (\text{bit\_number} \times 4)
\]

where:

- \(\text{bit\_word\_addr}\) is the address of the word in the alias memory region that maps to the targeted bit
- \(\text{bit\_band\_base}\) is the starting address of the alias region
- \(\text{byte\_offset}\) is the number of the byte in the bit-band region that contains the targeted bit
- \(\text{bit\_number}\) is the bit position (0-7) of the targeted bit

**Example**

The following example shows how to map bit 2 of the byte located at SRAM1 address 0x20000300 to the alias region:

\[0x22006008 = 0x22000000 + (0x300 \times 32) + (2 \times 4)\]

Writing to address 0x22006008 has the same effect as a read-modify-write operation on bit 2 of the byte at SRAM1 address 0x20000300.

Reading address 0x22006008 returns the value (0x01 or 0x00) of bit 2 of the byte at SRAM1 address 0x20000300 (0x01: bit set; 0x00: bit reset).

### 2.4 Embedded SRAM

Category 3 devices feature up to 128 Kbytes SRAM:
- 80 Kbytes SRAM1 (mapped at address 0x2000 0000)
- 16 Kbytes SRAM2 (mapped at address 0x2001 4000)
- 32 Kbytes CCM SRAM (mapped at address 0x1000 0000 and end of SRAM2)

Category 4 devices feature up to 112 Kbytes SRAM:
- 80 Kbytes SRAM1 (mapped at address 0x2000 0000)
- 16 Kbytes SRAM2 (mapped at address 0x2001 4000)
- 16 Kbytes CCM SRAM (mapped at address 0x1000 0000 and end of SRAM2)

Category 2 devices feature up to 32 Kbytes SRAM:
- 16 Kbytes SRAM1 (mapped at address 0x2000 0000)
- 6 Kbytes SRAM2 (mapped at address 0x2000 4000)
- 10 Kbytes CCM SRAM (mapped at address 0x1000 0000 and end of SRAM2)

These SRAM can be accessed as bytes, half-words (16 bits) or full words (32 bits). These memories can be addressed at maximum system clock frequency without wait state and thus by both CPU and DMA.

The CPU can access the SRAM1 through the system bus or through the ICode/DCode buses when boot from SRAM1 is selected or when physical remap is selected (Section 10.2.1: SYSCFG memory remap register (SYSCFG_MEMRMP) in the SYSCFG controller). To get the maximum performance on SRAM1 execution, physical remap should be selected (boot or software selection).

CCM SRAM is mapped at address 0x1000 0000.
Execution can be performed from CCM SRAM with maximum performance without any remap thanks to access through ICode bus. The CCM SRAM is aliased at address following the end of SRAM2 (0x2000 5800 for category 2 devices, 0x2001 8000 for category 3 devices, 0x2001 8000 for category 4 devices), offering a continuous address space with the SRAM1 and SRAM2. CCM can be accessed by DMA only by this aliased address.

2.4.1 Parity check

On category 3 and category 4 devices, a parity check is implemented on the first 32 Kbytes of SRAM1 and on the whole CCM SRAM.

On the category 2 devices, a parity check is implemented on the whole SRAM1 and CCM SRAM.

The user can enable the parity check using the option bit SRAM_PE in the user option byte (refer to Section 3.4.1: Option bytes description).

The data bus width is 36 bits because 4 bits are available for parity check (1 bit per byte) in order to increase memory robustness, as required for instance by Class B or SIL norms.

The parity bits are computed and stored when writing into the SRAM. Then, they are automatically checked when reading. If one bit fails, an NMI is generated. The same error can also be linked to the BRK_IN Break input of TIM1/TIM8/TIM15/TIM16/TIM17/TIM20, and to hrtim_sys_flt with the SPL control bit in the Section 10.2.8: SYSCFG configuration register 2 (SYSCFG_CFRG2). The SRAM parity error flag (SPF) is available in the Section 10.2.8: SYSCFG configuration register 2 (SYSCFG_CFRG2).

Note: When enabling the SRAM parity check, it is advised to initialize by software the whole SRAM memory at the beginning of the code, to avoid getting parity errors when reading non-initialized locations.

2.4.2 CCM SRAM write protection

The CCM SRAM can be write protected with a page granularity of 1 Kbyte.

Table 4. CCM SRAM organization

<table>
<thead>
<tr>
<th>Page number</th>
<th>Start address</th>
<th>End address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page 0</td>
<td>0x1000 0000</td>
<td>0x1000 03FF</td>
</tr>
<tr>
<td>Page 1</td>
<td>0x1000 0400</td>
<td>0x1000 07FF</td>
</tr>
<tr>
<td>Page 2</td>
<td>0x1000 0800</td>
<td>0x1000 0BFF</td>
</tr>
<tr>
<td>Page 3</td>
<td>0x1000 0C00</td>
<td>0x1000 0FFF</td>
</tr>
<tr>
<td>Page 4</td>
<td>0x1000 1000</td>
<td>0x1000 13FF</td>
</tr>
<tr>
<td>Page 5</td>
<td>0x1000 1400</td>
<td>0x1000 17FF</td>
</tr>
<tr>
<td>Page 6</td>
<td>0x1000 1800</td>
<td>0x1000 1BFF</td>
</tr>
<tr>
<td>Page 7</td>
<td>0x1000 1C00</td>
<td>0x1000 1FFF</td>
</tr>
<tr>
<td>Page 8</td>
<td>0x1000 2000</td>
<td>0x1000 23FF</td>
</tr>
<tr>
<td>Page 9</td>
<td>0x1000 2400</td>
<td>0x1000 27FF</td>
</tr>
<tr>
<td>Page 10(1)</td>
<td>0x1000 2800</td>
<td>0x1000 2BFF</td>
</tr>
</tbody>
</table>
The write protection can be enabled in Section 10.2.9: SYSCFG CCM SRAM write protection register (SYSCFG_SWP) in the SYSCFG block. This is a register with write ‘1’ once mechanism, which means by writing ‘1’ on a bit it sets up the write protection for that page of SRAM and it can be removed/cleared by a system reset only.

### 2.4.3 CCM SRAM read protection

The CCMSRAM is protected with the Read protection (RDP). Refer to Section 3.5.1: Read protection (RDP) for more details.

### 2.4.4 CCM SRAM erase

The CCMSRAM can be erased with a system reset using the option bit CCMSRAM_RST in the user option byte (refer to Section 3.4.1: Option bytes description).

The CCMSRAM erase can also be requested by software by setting the bit CCMSR in the Section 10.2.7: SYSCFG CCM SRAM control and status register (SYSCFG_SCSR).
2.5 Flash memory overview

The flash memory is composed of two distinct physical areas:
- The main flash memory block contains the application program and user data if necessary.
- The information block is composed of three parts:
  - Option bytes for hardware and memory protection user configuration.
  - System memory that contains the ST proprietary code.
  - OTP (one-time programmable) area

The flash memory interface implements instruction access and data access based on the AHB protocol. It also implements the logic necessary to carry out the flash memory operations (program/erase) controlled through the flash memory registers. Refer to Section 3: Embedded flash memory (FLASH) for category 3 devices, Section 4: Embedded flash memory (FLASH) for category 4 devices, and Section 5: Embedded flash memory (FLASH) for category 2 devices for more details.

2.6 Boot configuration

2.6.1 Boot configuration

Three different boot modes can be selected through the BOOt0 pin or the nBOOT0 bit into the FLASH_OPTR register (if the nSWBOOT0 bit is cleared into the FLASH_OPTR register), and nBOOT1 bit in FLASH_OPTR register, as shown in Table 5.

<table>
<thead>
<tr>
<th>BOOT_LOCK</th>
<th>nBOOT1</th>
<th>nBOOT0</th>
<th>BOOT0 pin PB8</th>
<th>nSWBOOT0</th>
<th>Boot memory space alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Main flash memory(^\text{1)})</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>Main flash memory is selected as boot area(^\text{1)})</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>0</td>
<td>Main flash memory is selected as boot area(^\text{1)})</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>Embedded SRAM1 is selected as boot area</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>Embedded SRAM1 is selected as boot area</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>System memory is selected as boot area</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>System memory is selected as boot area</td>
</tr>
</tbody>
</table>

1. When the BFB2 bit is set (for dual bank devices), the system memory remains aliased at 0x0000 0000. Aliasing system memory to 0x0000 0000 must be considered in user application - VTOR address must be remapped from default 0x0000 0000 address into real user application to properly address vector table. For further details, refer to AN2606.
The values on both BOOT0 pin (coming from the pin or the option bit) and nBOOT1 bit are latched on the 4th edge of the internal startup clock source after reset release. It is up to the user to set nBOOT1 and BOOT0 to select the required boot mode.

The BOOT0 pin or user option bit (depending on the nSWBOOT0 bit value in the FLASH_OPTR register), and nBOOT1 bit are also re-sampled when exiting from Standby mode. Consequently, they must be kept in the required Boot mode configuration in Standby mode. After this startup delay has elapsed, the CPU fetches the top-of-stack value from address 0x0000 0000, then starts code execution from the boot memory at 0x0000 0004.

Depending on the selected boot mode, main flash memory, system memory or SRAM1 is accessible as follows:

- Boot from main flash memory: the main flash memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x0800 0000). In other words, the flash memory contents can be accessed starting from address 0x0000 0000 or 0x0800 0000.
- Boot from system memory: the system memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x1FFF 0000).
- Boot from the embedded SRAM1: the SRAM1 is aliased in the boot memory space (0x0000 0000), but it is still accessible from its original memory space (0x2000 0000).

PB8/BOOT0 GPIO is configured in:

- Input mode during the complete reset phase if the option bit nSWBOOT0 is set into the FLASH_OPTR register and then switches automatically in analog mode after reset is released (BOOT0 pin).
- Input mode from the reset phase to the completion of the option byte loading if the bit nSWBOOT0 is cleared into the FLASH_OPTR register (BOOT0 value coming from the option bit). It switches then automatically to the analog mode even if the reset phase is not complete.

Note: When the device boots from SRAM, in the application initialization code, you have to relocate the vector table in SRAM using the NVIC exception table and the offset register. When booting from the main flash memory, the application software can either boot from bank 1 or from bank 2 (only for category 3 devices). By default, boot from bank 1 is selected. To select boot from flash memory bank 2, set the BFB2 bit in the user option bytes. When this bit is set and the boot pins are in the boot from main flash memory configuration, the device boots from system memory, and the boot loader jumps to execute the user application programmed in flash memory bank 2. For further details, refer to AN2606. See Table 13: Access status versus protection level and execution modes for bootloader function for different RDP levels.

Forcing boot from user flash memory

Regardless the boot configuration, it is possible to force booting from a unique entry point in main flash memory.

Physical remap

Once the boot pins mode is selected, the application software can modify the memory accessible in the code area (in this way the code can be executed through the ICode bus in place of the System bus). This modification is performed by programming the SYSCFG memory remap register (SYSCFG_MEMRMP) in the SYSCFG controller.
The following memories can be remapped:
- Main flash memory
- System memory
- Embedded SRAM1
- FSMC bank 1 (NOR/PSRAM 1 and 2)
- QUADSPI memory

### Table 6. Memory mapping versus boot mode/physical remap

<table>
<thead>
<tr>
<th>Addresses</th>
<th>Boot/remap in main flash memory</th>
<th>Boot/remap in embedded SRAM 1</th>
<th>Boot/remap in system memory</th>
<th>Remap in FSMC</th>
<th>Remap in QUADSPI</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2000 0000 - 0x2002 3FFF</td>
<td>SRAM1</td>
<td>SRAM1</td>
<td>SRAM1</td>
<td>SRAM1</td>
<td>SRAM1</td>
</tr>
<tr>
<td>0x1FFF 7000 - 0x1FFF FFFF</td>
<td>System memory/OTP/Options bytes</td>
<td>System memory/OTP/Options bytes</td>
<td>System memory/OTP/Options bytes</td>
<td>System memory/OTP/Options bytes</td>
<td>System memory/OTP/Options bytes</td>
</tr>
<tr>
<td>0x1000 8000 - 0x1FFE FFFF</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x1000 0000 - 0x1000 7FFF</td>
<td>CCM SRAM</td>
<td>CCM SRAM</td>
<td>CCM SRAM</td>
<td>CCM SRAM</td>
<td>CCM SRAM</td>
</tr>
<tr>
<td>0x0808 0000 - 0x0FFF FFFF</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0800 0000 - 0x0807 FFFF</td>
<td>Flash memory</td>
<td>Flash memory</td>
<td>Flash memory</td>
<td>Flash memory</td>
<td>Flash memory</td>
</tr>
<tr>
<td>0x0400 0000 - 0x07FF FFFF</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>QUADSPI bank (128 MB aliased)</td>
</tr>
<tr>
<td>0x0010 0000 - 0x03FF FFFF</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>FMC bank 1 NOR/PSRAM 1 (128 MB aliased)</td>
<td>QUADSPI bank (128 MB aliased)</td>
</tr>
<tr>
<td>0x0000 0000 - 0x0007 FFFF</td>
<td>Flash memory aliased</td>
<td>SRAM1 aliased</td>
<td>System memory (28 KB aliased)</td>
<td>FMC bank 1 NOR/PSRAM 1 (128 MB aliased)</td>
<td>QUADSPI aliased</td>
</tr>
</tbody>
</table>

1. Reserved memory area highlighted in gray.
2. When the FSMC is remapped at address 0x0000 0000, only the first two regions of bank 1 memory controller (bank 1 NOR/PSRAM 1 and NOR/PSRAM 2) can be remapped. When the FSMC is remapped at address 0x0000 0000, only 128 MB are remapped. In remap mode, the CPU can access the external memory via ICode bus instead of system bus, which boosts up the performance.
3. Even when aliased in the boot memory space, the related memory is still accessible at its original memory space.

**Embedded boot loader**

The embedded boot loader is located in the system memory, programmed by ST during production. Refer to AN2606 STM32 microcontroller system memory boot mode.
3 Embedded flash memory (FLASH) for category 3 devices

3.1 Introduction

The flash memory interface manages the CPU AHB ICode and DCode accesses to the flash memory. It implements the erase and program flash memory operations and the read and write protection mechanisms.

The flash memory interface accelerates code execution with a system of instruction prefetch and cache lines.

3.2 FLASH main features

- Up to 512 Kbytes of flash memory with dual bank architecture supporting read-while-write capability (RWW).
- Flash memory read operations with two data width modes supported:
  - Single bank mode DBANK = 0: read access of 128 bits
  - Dual bank mode DBANK = 1: read access of 64 bits
- Page erase, bank erase, and mass erase (both banks)

Flash memory interface features:
- Flash memory read operations
- Flash memory program/erase operations
- Read protection activated by option (RDP)
- Four write protection areas (2 per bank when DBANK = 1 and 4 for full memory when DBANK = 0)
- Two proprietary code read protection areas (1 per bank when DBANK = 1, 2 for all memory when DBANK = 0)
- Two securable memory areas defined by option (1 per bank when DBANK = 1, 1 for all memory when DBANK = 0).
- Prefetch on ICODE
- Instruction cache: 32 cache lines of 4 x 64 or 2 x 128 bits on ICode (1 KB RAM)
- Data cache: 8 cache lines of 4 x 64 bits or 2 x 128 on DCode (256B RAM)
- Error code correction (ECC): 8 bits per 64-bit double-word
  - DBANK = 1: 8 + 64 = 72 bits, 2 bits detection, 1 bit correction
  - DBANK = 0: (8 + 64) + (8 + 64) = 144 bits, 2 bits detection, 1 bit correction
- Option byte loader
- Low-power mode
3.3  FLASH functional description

3.3.1  Flash memory organization

The flash memory has the following main features:

- Capacity up to 512 Kbytes, in single bank mode (read width of 128 bits) or in dual bank mode (read width of 64 bits)
- Supports dual boot mode thanks to the BFB2 option bit (only in dual bank mode)
- Dual bank mode when the DBANK bit is set:
  - 512 Kbytes organized in two banks for main memory
  - Page size of 2 Kbytes
  - 72 bits wide data read (64 bits plus 8 ECC bits)
  - Bank and mass erase
- Single bank mode when DBANK is reset:
  - 512 KB organized in one single bank for main memory
  - Page size of 4 Kbytes
  - 144 bits wide data read (128 bits plus 2x8 ECC bits)
  - Mass erase

The flash memory is organized as follows:

- A main memory block organized depending on the dual bank configuration bit:
  - When dual bank is enabled (DBANK bit set), the flash memory is divided in two banks of 256 KB, and each bank is organized as follows:
    The main memory block containing 128 pages of 2 Kbytes
    Each page is composed of 8 rows of 256 bytes
  - When the dual bank is disabled (DBANK bit reset), the main memory block is organized as one single bank of 512 KB as follows:
    The main memory block containing 128 pages of 4 Kbytes
    Each page is composed of 8 rows of 512 bytes

- An Information block containing:
  - System memory from which the device boots in System memory boot mode. The area is reserved for use by STMicroelectronics and contains the bootloader that is used to reprogram the flash memory through one of the following interfaces: USART, SPI, I2C, FDCAN, USB. It is programmed when the device is manufactured, and protected against spurious write/erase operations. For further details, refer to AN2606 available from www.st.com.
  - 1 Kbyte (128 double word) OTP (one-time programmable) bytes for user data. The OTP area is available in Bank 1 only. The OTP data cannot be erased and can be written only once. If only one bit is at 0, the entire double word cannot be written anymore, even with the value 0x0000 0000 0000 0000.
  - Option bytes for user configuration.

The memory is organized on a main area and an information block, as shown in Table 28.
### Table 7. Flash module - 512/256/128 KB dual bank organization (64 bits read width)

<table>
<thead>
<tr>
<th>Flash area</th>
<th>Flash memory addresses</th>
<th>Size (bytes)</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main memory</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(512/256/128 KB)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bank 1(1) (256/128/64 KB)</td>
<td>0x0800 0000 - 0x0800 07FF</td>
<td>2 K</td>
<td>Page 0</td>
</tr>
<tr>
<td></td>
<td>0x0800 0000 - 0x0800 0F00</td>
<td>2 K</td>
<td>Page 1</td>
</tr>
<tr>
<td></td>
<td>0x0800 0000 - 0x0800 17FF</td>
<td>2 K</td>
<td>Page 2</td>
</tr>
<tr>
<td></td>
<td>0x0800 0000 - 0x0800 1FFF</td>
<td>2 K</td>
<td>Page 3</td>
</tr>
<tr>
<td></td>
<td>0x0803 F800 - 0x0803 FFFF</td>
<td>2 K</td>
<td>Page 127</td>
</tr>
<tr>
<td>Bank 2(1) (256/128/64 KB)</td>
<td>0x0804 0000 - 0x0804 07FF</td>
<td>2 K</td>
<td>Page 0</td>
</tr>
<tr>
<td></td>
<td>0x0804 0000 - 0x0804 0F00</td>
<td>2 K</td>
<td>Page 1</td>
</tr>
<tr>
<td></td>
<td>0x0804 0000 - 0x0804 17FF</td>
<td>2 K</td>
<td>Page 2</td>
</tr>
<tr>
<td></td>
<td>0x0804 0000 - 0x0804 1FFF</td>
<td>2 K</td>
<td>Page 3</td>
</tr>
<tr>
<td></td>
<td>0x0807 F800 - 0x0807 FFFF</td>
<td>2 K</td>
<td>Page 127</td>
</tr>
<tr>
<td>Information block</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Bank 1</td>
<td>0x1FFF 0000 - 0x1FFF 6FFF</td>
<td>28 K</td>
</tr>
<tr>
<td></td>
<td>Bank 2</td>
<td>0x1FFF 8000 - 0x1FFF EFFF</td>
<td>28 K</td>
</tr>
<tr>
<td></td>
<td>Bank 1</td>
<td>0x1FFF 7000 - 0x1FFF 73FF</td>
<td>1 K</td>
</tr>
<tr>
<td></td>
<td>Bank 1</td>
<td>0x1FFF 7800 - 0x1FFF 782F</td>
<td>48</td>
</tr>
<tr>
<td></td>
<td>Bank 2</td>
<td>0x1FFF F800 - 0x1FFF F82F</td>
<td>48</td>
</tr>
</tbody>
</table>

1. For 256KB devices: from page 0 to page 63
   For 128KB devices: from page 0 to page 31

### Table 8. Flash module - 512/256/128 KB single bank organization (128 bits read width)

<table>
<thead>
<tr>
<th>Flash area</th>
<th>Flash memory addresses</th>
<th>Size (bytes)</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main memory</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(512/256/128 KB)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(1)</td>
<td>0x0800 0000 - 0x0800 0FFF</td>
<td>4 K</td>
<td>Page 0</td>
</tr>
<tr>
<td></td>
<td>0x0800 1000 - 0x0800 1FFF</td>
<td>4 K</td>
<td>Page 1</td>
</tr>
<tr>
<td></td>
<td>0x0800 2000 - 0x0800 2FFF</td>
<td>4 K</td>
<td>Page 2</td>
</tr>
<tr>
<td></td>
<td>0x0807 F000 - 0x0807 FFFF</td>
<td>4 K</td>
<td>Page 127</td>
</tr>
<tr>
<td>Information block</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Bank 1</td>
<td>0x1FFF 0000 - 0x1FFF 6FFF</td>
<td>28 K</td>
</tr>
<tr>
<td></td>
<td>Bank 2</td>
<td>0x1FFF 8000 - 0x1FFF EFFF</td>
<td>28 K</td>
</tr>
<tr>
<td></td>
<td>Bank 1</td>
<td>0x1FFF 7000 - 0x1FFF 73FF</td>
<td>1 K</td>
</tr>
<tr>
<td></td>
<td>Bank 1</td>
<td>0x1FFF 7800 - 0x1FFF 782F</td>
<td>48</td>
</tr>
<tr>
<td></td>
<td>Bank 2</td>
<td>0x1FFF F800 - 0x1FFF F82F</td>
<td>48</td>
</tr>
</tbody>
</table>

1. For 256KB devices: from page 0 to page 63
   For 128KB devices: from page 0 to page 31
3.3.2 Error code correction (ECC)

Dual bank mode (DBANK = 1, 64-bit data width)

Data in flash memory are 72-bit words: 8 bits are added per double word (64 bits). The ECC mechanism supports:

- One error detection and correction
- Two errors detection

When one error is detected and corrected, the flag ECCC (ECC correction) is set in Flash ECC register (FLASH_ECCR). If ECCCIE is set, an interrupt is generated.

When two errors are detected, a flag ECCD (ECC detection) is set in the FLASH_ECCR register. In this case, an NMI is generated.

When an ECC error is detected, the address of the failing double word and its associated bank are saved in ADDR_ECC[20:0] and BK_ECC in the FLASH_ECCR register. ADDR_ECC[2:0] are always cleared.

When ECC or ECCD is set, ADDR_ECC and BK_ECC are not updated if a new ECC error occurs. FLASH_ECCR is updated only when ECC flags are cleared.

Single bank mode (DBANK = 0, 128-bit data width)

Data in flash memory are 144-bit words: 8 bits are added per each double word. The ECC mechanism supports:

- One error detection and correction
- Two errors detection per 64 double words

The user must first check the SYSF_ECC bit, and if it is set, the user must refer to the DBANK = 1 programming model (because system flash is always on two banks). If the bit is not set, the user must refer to the following programing model:

Each double word (bits 63:0 and bits 127:64) has ECC.

When one error is detected in the 64 LSBs (bits 63:0) and corrected, a flag ECCC (ECC correction) is set in the FLASH_ECCR register.

When one error is detected in the 64 MSBs (bits 127:64) and corrected, a flag ECCC2 (ECC2 correction) is set in the FLASH_ECCR register.

If the ECCCIE is set, an interrupt is generated. The user has to read ECCC and ECCC2 to see which part of the 128-bit data has been corrected (either 63:0, 127:64, or both).

When two errors are detected in 64 LSB bits, a flag ECCD (ECC detection) is set in the FLASH_ECCR register.

When two errors are detected in the 64 MSBs, a flag ECCD2 (ECC2 detection) is set in the FLASH_ECCR register.

In this case, a NMI is generated. The user has to read ECCD and ECCD2 to see which part of the 128-bit data has error detection (either 63:0, 127:64, or both).

When an ECC error is detected, the address of the failing the two times double word is saved into ADDR_ECC[20:0] in FLASH_ECCR. ADDR_ECC[20:0] contains an address of a two times double word.

The ADDR_ECC[3:0] is always cleared. BK_ECC is not used in this mode.
When ECCC/ECCC2 or ECCD/ECCD2 is/are set, if a new ECC error occurs, the ADDR_ECC is not updated. The FLASH_ECCR is updated only if the ECC flags (ECCC/ECCC2/ECCD/ECCD2) are cleared.

**Note:** For a virgin data: 0xFF FFFF FFFF FFFF FFF F, one error is detected and corrected but two errors detection is not supported.

When an ECC error is reported, a new read at the failing address may not generate an ECC error if the data is still present in the current buffer, even if ECCC and ECCD are cleared.

### 3.3.3 Read access latency

To correctly read data from flash memory, the number of wait states (LATENCY) must be correctly programmed in the *Flash access control register (FLASH_ACR)* according to the frequency of the CPU clock (HCLK) and the internal voltage range of the device $V_{\text{CORE}}$. Refer to [Section 6.1.5: Dynamic voltage scaling management.](#)

Table 9 shows the correspondence between wait states and CPU clock frequency.

<table>
<thead>
<tr>
<th>Wait states (WS) (LATENCY)</th>
<th>HCLK (MHz)</th>
<th>$V_{\text{CORE}}$ Range 1 boost mode</th>
<th>$V_{\text{CORE}}$ Range 1 normal mode</th>
<th>$V_{\text{CORE}}$ Range 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 WS (1 CPU cycles)</td>
<td>≤ 34</td>
<td>≤ 30</td>
<td>≤ 12</td>
<td></td>
</tr>
<tr>
<td>1 WS (2 CPU cycles)</td>
<td>≤ 68</td>
<td>≤ 60</td>
<td>≤ 24</td>
<td></td>
</tr>
<tr>
<td>2 WS (3 CPU cycles)</td>
<td>≤ 102</td>
<td>≤ 90</td>
<td>≤ 26</td>
<td></td>
</tr>
<tr>
<td>3 WS (4 CPU cycles)</td>
<td>≤ 136</td>
<td>≤ 120</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4 WS (5 CPU cycles)</td>
<td>≤ 170</td>
<td>≤ 150</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

After reset, the CPU clock frequency is 16 MHz and 1 wait state (WS) is configured in the FLASH_ACR register.

When changing the CPU frequency, the following software sequences must be applied in order to tune the number of wait states needed to access the flash memory:

**Increasing the CPU frequency:**

1. Program the new number of wait states to the LATENCY bits in the *Flash access control register (FLASH_ACR)*.
2. Check that the new number of wait states is taken into account to access the flash memory by reading the FLASH_ACR register.
3. Analyze the change of CPU frequency change caused either by:
   - changing clock source defined by SW bits in the RCC_CFGR register
   - or by CPU clock prescaler defined by HPRE bits in RCC_CFGR

If some of the above two steps decreases the CPU frequency, firstly perform this step and then the rest. Otherwise, modify the CPU clock source by writing the SW bits in the
RCC_CFRGR register and then (if needed) modify the CPU clock prescaler by writing the HPRE bits in RCC_CFRGR.

4. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFRGR register.

**Decreasing the CPU frequency:**

1. Modify the CPU clock source by writing the SW bits in the RCC_CFRGR register.
2. If needed, modify the CPU clock prescaler by writing the HPRE bits in RCC_CFRGR.
3. Analyze the change of CPU frequency change caused either by:
   - changing clock source defined by SW bits in the RCC_CFRGR register
   - or by CPU clock prescaler defined by HPRE bits in RCC_CFRGR

If some of the above two steps increases the CPU frequency, firstly perform another step and then this step. Otherwise, modify the CPU clock source by writing the SW bits in the RCC_CFRGR register and then (if needed) modify the CPU clock prescaler by writing the HPRE bits in RCC_CFRGR.

4. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFRGR register.

5. Program the new number of wait states to the LATENCY bits in Flash access control register (FLASH_ACR).

6. Check that the new number of wait states is used to access the flash memory by reading the FLASH_ACR register.

### 3.3.4 Adaptive real-time memory accelerator (ART Accelerator)

The proprietary adaptive real-time (ART) memory accelerator is optimized for STM32 industry-standard Arm® Cortex®-M4 with FPU processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 with FPU over flash memory technologies, which normally requires the processor to wait for the flash memory at higher operating frequencies.

To release the processor to full performance, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit flash memory. Based on the CoreMark benchmark, the performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program execution from flash memory at a CPU frequency up to 170 MHz.

**Instruction prefetch**

The Cortex®-M4 fetches the instruction over the ICode bus and the literal pool (constant/data) over the DCode bus. The prefetch block aims at increasing the efficiency of ICode bus accesses.

In case of Single bank mode (DBANK option bit is reset), each flash memory read operation provides 128 bits from either four instructions of 32 bits or eight instructions of 16 bits depending on the launched program. This 128-bit current instruction line is saved in a current buffer, and in case of sequential code, at least four CPU cycles are needed to execute the previous read instruction line.
When in dual bank mode (DBANK option bit is set), each flash memory read operation provides 64 bits from either two instructions of 32 bits or four instructions of 16 bits depending on the launched program. This 64-bit current instruction line is saved in a current buffer, and in the case of sequential code, at least two CPU cycles are needed to execute the previous read instruction line.

Prefetch on the ICode bus can be used to read the next sequential instruction line from the flash memory while the current instruction line is being requested by the CPU.

Prefetch is enabled by setting the PRFTEN bit in the Flash access control register (FLASH_ACR). This feature is useful if at least one wait state is needed to access the flash memory.

*Figure 9* shows the execution of sequential 16-bit instructions with and without prefetch when 3 WS are needed to access the flash memory.
When the code is not sequential (branch), the instruction may not be present in the currently used instruction line or in the prefetched instruction line. In this case (miss), the penalty in terms of the number of cycles is at least equal to the number of wait states.
If a loop is present in the current buffer, no new flash access is performed.

**Instruction cache memory (I-Cache)**

To limit the time lost due to jumps, it is possible to retain 32 lines of 4 x 64 bits in dual bank mode or 32 lines of 2 x 128 bits in single bank mode in an instruction cache memory. This feature can be enabled by setting the instruction cache enable (ICEN) bit in the Flash access control register (FLASH_ACR). Each time a miss occurs (requested data not present in the currently used instruction line, in the prefetched instruction line or in the instruction cache memory), the line read is copied into the instruction cache memory. If some data contained in the instruction cache memory are requested by the CPU, they are provided without inserting any delay. Once all the instruction cache memory lines have been filled, the LRU (least recently used) policy is used to determine the line to replace in the instruction memory cache. This feature is particularly useful in the case of code containing loops.

The instruction cache memory is enable after system reset.

**Data cache memory (D-Cache)**

Literal pools are fetched from flash memory through the DCode bus during the execution stage of the CPU pipeline. Each DCode bus read access fetches 64 or 128 bits, which are saved in a current buffer. The CPU pipeline is consequently stalled until the requested literal pool is provided. To limit the time lost due to literal pools, accesses through the AHB databus DCode have priority over accesses through the AHB instruction bus ICode.

If some literal pools are frequently used, the data cache memory can be enabled by setting the data cache enable (DCEN) bit in the Flash access control register (FLASH_ACR). This feature works like the instruction cache memory, but the retained data size is limited to 8 rows of 4*64 bits in dual bank mode and to 8 rows of 2*128 bits in single bank mode.

The Data cache memory is enabled after system reset.

*Note: The D-Cache is active only when data is requested by the CPU (not by DMA1 and DMA2). Data in the option bytes block are not cacheable.*

### 3.3.5 Flash program and erase operations

The STM32G4 series embedded flash memory can be programmed using in-circuit programming or in-application programming.

The *in-circuit programming (ICP)* method is used to update the entire contents of the flash memory, using the JTAG, SWD protocol or the bootloader to load the user application into the microcontroller. ICP offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

In contrast to the ICP method, *in-application programming (IAP)* can use any communication interface supported by the microcontroller (I/Os, USB, CAN, UART, I²C, SPI, etc.) to download programming data into memory. IAP allows the user to reprogram the flash memory while the application is running. Nevertheless, part of the application has to have been previously programmed in the flash memory using ICP.

The contents of the flash memory are not guaranteed if a device reset occurs during a flash memory operation.

An on-going flash memory operation does not block the CPU as long as the CPU does not access the same flash memory bank. Code or data fetches are possible on one bank while
a write/erase operation is performed to the other bank (refer to Section 3.3.8: Read-while-write (RWW) available only in dual bank mode (DBANK = 1)).

The flash memory erase and programming is only possible in the voltage scaling range 1. The VOS[1:0] bits in the PWR_CR1 must be programmed to 01b.

On the contrary, during a program/erase operation to the flash memory, any attempt to read the same flash memory bank stalls the bus. The read operation proceeds correctly once the program/erase operation has completed.

Unlocking the flash memory

After reset, write is not allowed in the Flash control register (FLASH_CR) to protect the flash memory against possible unwanted operations due, for example, to electric disturbances. The following sequence is used to unlock this register:

1. Write KEY1 = 0x45670123 in the Flash key register (FLASH_KEYR)
2. Write KEY2 = 0xCDEF89AB in the FLASH_KEYR register.

Any wrong sequence locks up the FLASH_CR register until the next system reset. In the case of a wrong key sequence, a bus error is detected and a Hard Fault interrupt is generated.

The FLASH_CR register can be locked again by software by setting the LOCK bit in the FLASH_CR register.

Note: The FLASH_CR register cannot be written when the BSY bit in the Flash status register (FLASH_SR) is set. Any attempt to write to it with the BSY bit set causes the AHB bus to stall until the BSY bit is cleared.

3.3.6 Flash main memory erase sequences

The flash memory erase operation can be performed at page level, bank level or on the whole flash memory (mass erase). Mass erase does not affect the Information block (system flash, OTP, and option bytes).

Page erase

To erase a page, follow the procedure below:

1. Check that no flash memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. In dual bank mode (DBANK option bit is set), set the PER bit and select the page to erase (PNB) with the associated bank (BKER) in the flash control register (FLASH_CR). In single bank mode (DBANK option bit is reset), set the PER bit and select the page to erase (PNB). The BKER bit in the flash control register (FLASH_CR) must be kept cleared.
4. Set the STRT bit in the FLASH_CR register.
5. Wait for the BSY bit to be cleared in the FLASH_SR register.
**Note:** The internal oscillator HSI16 (16 MHz) is enabled automatically when the STRT bit is set, and disabled automatically when the STRT bit is cleared, except if the HSI16 is previously enabled with HSION in the RCC_CR register.

If the page erase is part of write-protected area (by WRP or PCROP), WRPERR is set and the page erase request is aborted.

**Bank 1, Bank 2 mass erase (available only in dual bank mode when DBANK = 1)**

To perform a bank mass erase, follow the procedure below:

1. Check that no flash memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the MER1 bit or MER2 (depending on the bank) in the Flash control register (FLASH_CR). Both banks can be selected in the same operation, in that case it corresponds to a mass erase.
4. Set the STRT bit in the FLACH_CR register.
5. Wait for the BSY bit to be cleared in the Flash status register (FLASH_SR).

**Mass erase**

To perform a mass erase, follow the procedure below:

1. Check that no flash memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the MER1 bit and MER2 in the flash control register (FLASH_CR).
4. Set the STRT bit in the FLACH_CR register.
5. Wait for the BSY bit to be cleared in the flash status register (FLASH_SR).

**Note:** The internal oscillator HSI16 (16 MHz) is enabled automatically when the STRT bit is set, and disabled automatically when STRT bit is cleared, except if the HSI16 is previously enabled with HSION in the RCC_CR register.

When DBANK = 0, if only the MERA or the MERB bit is set, PGSERR is set and no erase operation is performed.

If the bank to erase or if one of the banks to erase contains a write-protected area (by WRP or PCROP), WRPERR is set and the mass erase request is aborted (for both banks if both are selected).

**3.3.7 Flash main memory programming sequences**

The flash memory is programmed 72 bits at a time (64 bits + 8 bits ECC).

Programming in a previously programmed address is not allowed except if the data to write is full zero, and any attempt sets the PROGERR flag in the Flash status register (FLASH_SR).
It is only possible to program double word (2 x 32-bit data).

- Any attempt to write a byte or half-word sets SIZERR flag in the FLASH_SR register.
- Any attempt to write a double word, which is not aligned with a double word address sets the PGAERR flag in the FLASH_SR register.

**Standard programming**

The flash memory programming sequence in standard mode is as follows:

1. Check that no flash main memory operation is ongoing by checking the BSY bit in the **Flash status register (FLASH_SR)**.
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the PG bit in the **Flash control register (FLASH_CR)**.
4. Perform the data write operation at the desired memory address, inside the main memory block or OTP area. Only a double word can be programmed.
   - Write a first word in an address aligned with a double word
   - Write the second word
5. Wait until the BSY bit is cleared in the FLASH_SR register.
6. Check that the EOP flag is set in the FLASH_SR register (meaning that the programming operation has succeed), and clear it by software.
7. Clear the PG bit in the FLASH_SR register if there is no more programming request anymore.

**Note:** When the flash interface has received a good sequence (a double word), programming is automatically launched and the BSY bit is set. The internal oscillator HSI16 (16 MHz) is enabled automatically when PG bit is set, and disabled automatically when PG bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

If the user needs to program only one word, a double word must be completed with the erase value 0xFFFF FFFF to launch automatically the programming.

ECC is calculated from the double word to program.

**Fast programming for a row (64 double words if DBANK = 1) or for half row (64 double words if DBANK = 0)**

This mode allows to program a row (64 double words if DBANK = 1) or half row (64 double words if DBANK = 0), and to reduce the page programming time by eliminating the need for verifying the flash locations before they are programmed and to avoid rising and falling time of high voltage for each double word. During fast programming, the CPU clock frequency (HCLK) must be at least 8 MHz.

Only the main memory can be programmed in Fast programming mode.
The flash main memory programming sequence in standard mode is as follows:

1. In single bank mode (DBANK = 0), perform a mass erase. If not, PGSERR is set. The Fast programming can be performed only if the code is executed from RAM or from bootloader. In dual bank mode (DBANK = 1), perform a mass erase of the bank to program. If not, PGSERR is set.

2. Check that no flash main memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).

3. Check and clear all error programming flag due to a previous programming.

4. Set the FSTPG bit in Flash control register (FLASH_CR).

5. Write the 64 double words to the program a row or half row. Only double words can be programmed:
   - Write a first word in an address aligned with a double word
   - Write the second word.

6. Wait until the BSY bit is cleared in the FLASH_SR register.

7. Check that EOP flag is set in the FLASH_SR register (meaning that the programming operation has succeed), and clear it by software.

8. Clear the FSTPG bit in the FLASH_SR register if there no more programming request anymore.

Note: If the flash is attempted to be written in Fast programming mode while a read operation is on going in the same bank, the programming is aborted without any system notification (no error flag is set).

When the flash interface has received the first double word, programming is automatically launched. The BSY bit is set when the high voltage is applied for the first double word, and it is cleared when the last double word has been programmed or in case of error. The internal oscillator HSI16 (16 MHz) is enabled automatically when FSTPG bit is set, and disabled automatically when FSTPG bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

The 64 double word must be written successively. The high voltage is kept on the flash for all the programming. Maximum time between two double words write requests is the time programming (around 2 x 25us). If a second double word arrives after this time programming, fast programming is interrupted and MISSERR is set.

High voltage cannot exceed 8 ms for a full row between 2 erases. This is guaranteed by the sequence of 64 double words successively written with a clock system greater or equal to 8MHz. An internal time-out counter counts 7 ms when fast programming is set and stops the programming when time-out is over. In this case, the FASTERR bit is set.

If an error occurs, the high voltage is stopped and the next double word to programmed is not programmed. Anyway, all previous double words have been properly programmed.
Programming errors

Several kinds of errors are detected. In case of error, the flash operation (programming or erasing) is aborted.

- **PROGERR**: Programming Error
  In standard programming: PROGERR is set if the word to write is not previously erased (except if the value to program is full zero).

- **SIZERR**: Size Programming Error
  In standard programming or in fast programming: only double word can be programmed and only 32-bit data can be written. SIZERR is set if a byte or a half-word is written.

- **PGAERR**: Alignment Programming error
  PGAERR is set if one of the following conditions occurs:
  - In standard programming: the first word to be programmed is not aligned with a double word address, or the second word doesn’t belong to the same double word address.
  - In fast programming: the data to program doesn’t belong to the same row than the previous programmed double words, or the address to program is not greater than the previous one.

- **PGSERR**: Programming Sequence Error
  PGSERR is set if one of the following conditions occurs:
  - In the standard programming sequence or the fast programming sequence: a data is written when PG and FSTPG are cleared.
  - In the standard programming sequence or the fast programming sequence: MER1, MER2, and PER are not cleared when PG or FSTPG is set.
  - In the fast programming sequence: the mass erase is not performed before setting FSTPG bit.
  - In the mass erase sequence: PG, FSTPG, and PER are not cleared when MER1 or MER2 is set.
  - In the page erase sequence: PG, FSTPG, MER1 and MER2 are not cleared when PER is set.
  - PGSERR is set also if PROGERR, SIZERR, PGAERR, WRPERR, MISSERR, FASTERR, or PGSERR is set due to a previous programming error.
  - When DBANK = 0, in the case that only either MER1 or MER2 is set, PGSERR is set (bank mass erase is not allowed).

- **WRPERR**: Write Protection Error
  WRPERR is set if one of the following conditions occurs:
  - Attempt to program or erase in a write protected area (WRP) or in a PCROP area or in a securable memory area.
  - Attempt to perform a bank erase when one page or more is protected by WRP or PCROP.
  - The debug features are connected or the boot is executed from SRAM or from System flash when the read protection (RDP) is set to Level 1.
  - Attempt to modify the option bytes when the read protection (RDP) is set to Level 2.

- **MISSERR**: Fast Programming Data Miss Error
In fast programming: all the data must be written successively. MISSERR is set if the previous data programming is finished and the next data to program is not written yet.

- **FASTERR**: Fast Programming Error
  In fast programming: FASTERR is set if one of the following conditions occurs:
  - When FSTPG bit is set for more than 7 ms, which generates a time-out detection.
  - When the fast programming has been interrupted by a MISSERR, PGAERR, WRPERR, or SIZERR.

If an error occurs during a program or erase operation, one of the following error flags is set in the FLASH_SR register:

- PROGERR, SIZERR, PGAERR, PGSERR, MISSERR (Program error flags)
- WRPERR (Protection error flag)

In this case, if the error interrupt enable bit ERRIE is set in the Flash status register (FLASH_SR), an interrupt is generated and the operation error flag OPERR is set in the FLASH_SR register.

**Note:** If several successive errors are detected (for example, in case of DMA transfer to the flash memory), the error flags cannot be cleared until the end of the successive write requests.

### Programming and caches

If a flash memory write access concerns some data in the data cache, the flash write access modifies the data in the flash memory and the data in the cache.

If an erase operation in flash memory also concerns data in the data or instruction cache, you have to make sure that these data are rewritten before they are accessed during code execution. If this cannot be done safely, it is recommended to flush the caches by setting the DCRST and ICRST bits in the Flash access control register (FLASH_ACR).

**Note:** The I/D cache should be flushed only when it is disabled (I/DCEN = 0).

### 3.3.8 Read-while-write (RWW) available only in dual bank mode (DBANK = 1)

The dual bank mode is available only when the DBANK option bit is set, allowing read-while-write operations. This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank.

**Note:** Write-while-write operations are not allowed. As an example, It is not possible to perform an erase operation on one bank while programming the other one.

#### Read from bank 1 while page erasing in bank 2 (or vice versa)

While executing a program code from bank 1, it is possible to perform a page erase operation on bank 2 (and vice versa). Follow the procedure below:

1. Check that no flash memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR) (BSY is active when erase/program operation is on going in bank 1 or bank 2).
2. Set PER bit, PSB to select the page and BKER to select the bank in the Flash control register (FLASH_CR).
3. Set the STRT bit in the FLASH_CR register.
4. Wait for the BSY bit to be cleared (or use the EOP interrupt).
Read from bank 1 while mass erasing bank 2 (or vice versa)

While executing a program code from bank 1, it is possible to perform a mass erase operation on bank 2 (and vice versa). Follow the procedure below:
1. Check that no flash memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR) (BSY is active when erase/program operation is ongoing in bank 1 or bank 2).
2. Set MER1 or MER2 to in the Flash control register (FLASH_CR).
3. Set the STRT bit in the FLASH_CR register.
4. Wait for the BSY bit to be cleared (or use the EOP interrupt).

Read from bank 1 while programming bank 2 (or vice versa)

While executing a program code from bank 1, it is possible to perform a program operation on the bank 2. (and vice versa). Follow the procedure below:
1. Check that no flash memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR) (BSY is active when erase/program operation is ongoing on bank 1 or bank 2).
2. Set the PG bit in the Flash control register (FLASH_CR).
3. Perform the data write operations at the desired address memory inside the main memory block or OTP area.
4. Wait for the BSY bit to be cleared (or use the EOP interrupt).
3.4 **FLASH option bytes**

3.4.1 **Option bytes description**

The option bytes are configured by the end user depending on the application requirements. As a configuration example, the watchdog can be selected in hardware or software mode (refer to Section 5.4.2).

A double word is split up as follows in the option bytes:

<table>
<thead>
<tr>
<th>63-24</th>
<th>23-16</th>
<th>15-8</th>
<th>7-0</th>
<th>31-24</th>
<th>23-16</th>
<th>15-8</th>
<th>7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Complemented option byte 3</td>
<td>Complemented option byte 2</td>
<td>Complemented option byte 1</td>
<td>Complemented option byte 0</td>
<td>Option byte 3</td>
<td>Option byte 2</td>
<td>Option byte 1</td>
<td>Option byte 0</td>
</tr>
</tbody>
</table>

The organization of these bytes inside the information block is as shown in Table 31.

The option bytes can be read from the memory locations listed in Table 31 or from the flash memory registers:

- **Flash option register (FLASH_OPTR)**
- **Flash PCROP1 Start address register (FLASH_PCROP1SR)**
- **Flash PCROP1 End address register (FLASH_PCROP1ER)**
- **Flash WRP area A address register (FLASH_WRP1AR)**
- **Flash WRP area B address register (FLASH_WRP1BR)**
- **Flash PCROP2 Start address register (FLASH_PCROP2SR)**
- **Flash PCROP2 End address register (FLASH_PCROP2ER)**
- **Flash Bank 2 WRP area A address register (FLASH_WRP2AR)**
- **Flash Bank 2 WRP area B address register (FLASH_WRP2BR)**.

### Table 10. Option byte format

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1FFFF7800</td>
<td>USER OPT</td>
<td>RDP</td>
<td>USER OPT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7808</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7810</td>
<td>PCROP_RDP and Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7818</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7820</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7828</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 11. Option byte organization (1)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1FFFF7800</td>
<td>USER OPT</td>
<td>RDP</td>
<td>USER OPT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7808</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7810</td>
<td>PCROP_RDP and Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7818</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7820</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFFF7828</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 11. Option byte organization(1) (continued)

<table>
<thead>
<tr>
<th>BANK</th>
<th>Address [63:56] [55:48] [47:40] [39:32] [31:24] [23:16] [15:8] [7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1FFFF800</td>
<td>Unused</td>
</tr>
<tr>
<td>1FFFF808</td>
<td>Unused and PCROP2_STRT[14:0] Unused</td>
</tr>
<tr>
<td>1FFFF810</td>
<td>Unused and PCROP2_END[14:0] Unused</td>
</tr>
<tr>
<td>1FFFF818</td>
<td>Unused WRP2A _END [6:0] Unused WRP2A _STRT [6:0] Unused</td>
</tr>
<tr>
<td>1FFFF820</td>
<td>Unused WRP2B _END [6:0] Unused WRP2B _STRT [6:0] Unused</td>
</tr>
<tr>
<td>1FFFF828</td>
<td>Unused SEC _SIZE2 Unused SEC _SIZE2</td>
</tr>
</tbody>
</table>

Bank 2

1. Negated values are overlined.

User and read protection option bytes
Flash memory address: 0x1FFF 7800
ST production value: 0xFFEF F8AA

| Bit 31 | Reserved, must be kept at reset value. |
| Bit 30 | IRH_EN: Internal reset holder on NRST pin |
| 0: | IRH disabled |
| 1: | IRH enabled |
| Bits 29:28 | NRST_MODE[1:0]: PG10 pad mode |
| 00: | Reset Input/Output |
| 01: | Reset Input only |
| 10: | GPIO |
| 11: | Reset Input/Output |
| Bit 27 | nBOOT0: nBOOT0 option bit |
| 0: | nBOOT0 = 0 |
| 1: | nBOOT0 = 1 |
| Bit 26 | nSWBOOT0: Software BOOT0 |
| 0: | BOOT0 taken from the option bit nBOOT0 |
| 1: | BOOT0 taken from PB8/BOOT0 pin |

110/2138 RM0440 Rev 8
Bit 25 **CCMSRAM_RST**: CCM SRAM erase when system reset
- 0: CCM SRAM erased when a system reset occurs
- 1: CCM SRAM is not erased when a system reset occurs

Bit 24 **SRAM_PE**: SRAM1 and CCM SRAM parity check enable
- 0: SRAM1 and CCM SRAM parity check enable
- 1: SRAM1 and CCM SRAM parity check disable

Bit 23 **nBOOT1**: Boot configuration
Together with the BOOT0 pin, this bit selects boot mode from the flash main memory, SRAM1 or the System memory. Refer to Section 2.6: Boot configuration.

Bit 22 **DBANK**:
- 0: Single bank mode with 128 bits data read width
- 1: Dual bank mode with 64 bits data
This bit can be written only when PCROP1/2 is disabled.

Bit 21 Reserved, must be kept at reset value.

Bit 20 **BFB2**: Dual-bank boot
- 0: Dual-bank boot disable
- 1: Dual-bank boot enable

Bit 19 **WWDG_SW**: Window watchdog selection
- 0: Hardware window watchdog
- 1: Software window watchdog

Bit 18 **IWDG_STDBY**: Independent watchdog counter freeze in Standby mode
- 0: Independent watchdog counter is frozen in Standby mode
- 1: Independent watchdog counter is running in Standby mode

Bit 17 **IWDG_STOP**: Independent watchdog counter freeze in Stop mode
- 0: Independent watchdog counter is frozen in Stop mode
- 1: Independent watchdog counter is running in Stop mode

Bit 16 **IWDG_SW**: Independent watchdog selection
- 0: Hardware independent watchdog
- 1: Software independent watchdog

Bit 15 Reserved, must be kept at reset value.

Bit 14 **nRST_SHDW**:
- 0: Reset generated when entering the Shutdown mode
- 1: No reset generated when entering the Shutdown mode

Bit 13 **nRST_STDBY**
- 0: Reset generated when entering the Standby mode
- 1: No reset generated when entering the Standby mode

Bit 12 **nRST_STOP**
- 0: Reset generated when entering the Stop mode
- 1: No reset generated when entering the Stop mode

Bit 11 Reserved, must be kept at reset value.
Embedded flash memory (FLASH) for category 3 devices

Bits 10:8 **BOR_LEV**: BOR reset Level  

These bits contain the VDD supply level threshold that activates/releases the reset.  

- 000: BOR Level 0. Reset level threshold is around 1.7 V  
- 001: BOR Level 1. Reset level threshold is around 2.0 V  
- 010: BOR Level 2. Reset level threshold is around 2.2 V  
- 011: BOR Level 3. Reset level threshold is around 2.5 V  
- 100: BOR Level 4. Reset level threshold is around 2.8 V  

Bits 7:0 **RDP**: Read protection level  

- 0xAA: Level 0, read protection not active  
- 0xCC: Level 2, chip read protection active  
- Others: Level 1, memories read protection active  

**PCROP1 Start address option bytes**  
Flash memory address: 0x1FFF 7808  
Reset value: 0xFFFF FFFF (ST production value)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
<th>Description</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>r</td>
<td></td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>r</td>
<td></td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>r</td>
<td></td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>r</td>
<td></td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>r</td>
<td></td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>r</td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>r</td>
<td></td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>r</td>
<td></td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>r</td>
<td></td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>r</td>
<td></td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>r</td>
<td></td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>r</td>
<td></td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>r</td>
<td></td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>r</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>r</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>r</td>
<td></td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>r</td>
<td></td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:15 Reserved, must be kept at reset value.  

Bits 14:0 **PCROP1_STRT[14:0]**: PCROP area start offset  

- **DBANK = 1**  
  PCROP1_STRT contains the first double-word of the PCROP area for bank1.  
- **DBANK = 0**  
  PCROP1_STRT contains the first 2xdouble-word of the PCROP area for all memory.

**PCROP1 End address option bytes**  
Flash memory address: 0x1FFF 7810  
Reset value: 0x00FF 0000 (ST production value)

**Note**: All reserved bits are set after first reprogramming (with no possibility to reset them back).
Bit 31 **PCROP_RDP**: PCROP area preserved when RDP level decreased
   This bit is set only. It is reset after a full mass erase due to a change of RDP
   from Level 1 to Level 0.
   0: PCROP area is not erased when the RDP level is decreased from Level 1 to
   Level 0.
   1: PCROP area is erased when the RDP level is decreased from Level 1 to
   Level 0 (full mass erase).

Bits 30:15 Reserved, must be kept at reset value.

Bits 14:0 **PCROP1_END[14:0]**: Bank 1 PCROP area end offset
   DBANK = 1
   PCROP1_END contains the last double-word of the bank 1 PCROP area.
   DBANK = 0
   PCROP1_END contains the last 2x double-word PCROP area for all memory.

### WRP1 Area A address option bytes

Flash memory address: 0x1FFF 7818
Reset value: 0xFF00 FFFF (ST production value)

*Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).*

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>WRP1A_END[6:0]</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>WRP1A_STRT[6:0]</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:16 **WRP1A_END[6:0]**: WRP first area “A” end offset
   DBANK = 1
   WRP1A_END contains the last page of WRP first area in bank1.
   DBANK = 0
   WRP1A_END contains the last page of WRP first area for all memory.

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:0 **WRP1A_STRT[6:0]**: WRP first area “A” start offset
   DBANK = 1
   WRP1A_STRT contains the first page of WRP first area for bank1.
   DBANK = 0
   WRP1A_STRT contains the first page of WRP first area for all memory.

### WRP1 Area B address option bytes

Flash memory address: 0x1FFF 7820
Reset value: 0xFF00 FFFF (ST production value)

*Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).*
Securable memory area Bank 1 option bytes

Flash memory address: 0xFFFF7828
Reset value: 0xFFFF FF00 (ST production value)

Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).

Bits 31:23  Reserved, must be kept at reset value.

Bits 22:16 **WRP1B_END[6:0]**: WRP second area “B” end offset
- DBANK = 1
  - WRP1B_END contains the last page of the WRP second area for bank1.
- DBANK = 0
  - WRP1B_END contains the last page of the WPR second area for all memory.

Bits 15:7  Reserved, must be kept at reset value.

Bits 6:0 **WRP1B_STRT[6:0]**: WRP second area start offset
- DBANK = 1
  - WRP1B_STRT contains the last page of the WRP second area for bank1.
- DBANK = 0
  - WRP1B_STRT contains the last page of the WPR second area for all memory.

Securable memory area Bank 2 option bytes

Flash memory address: 0x1FFFF808
Reset value: 0xFFFF FFFF (ST production value)

Bits 31:17  Reserved, must be kept at reset value.

Bit 16 **BOOT_LOCK**: used to force boot from user area
- 0: Boot based on the pad/option bit configuration
- 1: Boot forced from main flash memory

Bits 15:8  Reserved, must be kept at reset value.

Bits 7:0 **SEC_SIZE1[7:0]**: Securable memory area size
Contains the number of securable flash memory pages

PCROP2 Start address option bytes

Flash memory address: 0x1FFFF808
Reset value: 0xFFFF FFFF (ST production value)
Embedded flash memory (FLASH) for category 3 devices

PCROP2 End address option bytes
Flash memory address: 0x1FFF F810
Reset value: 0xFF00 FFFF (ST production value)

Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).

PCROP2_Start offset
Bits 31:15 Reserved, must be kept at reset value.
Bits 14:0 PCROP2_STRT[14:0]: PCROP area start offset
DBANK = 1
PCROP2_STRT contains the first double-word of the PCROP area for bank 2.
DBANK = 0
PCROP2_STRT contains the first double-word PCROP area for all memory.

PCROP2 Area A address option bytes
Flash memory address: 0x1FFF F810
Reset value: 0xFF00 FFFF (ST production value)

Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).

WRP2 Area A end offset
Bits 31:15 Reserved, must be kept at reset value.
Bits 14:0 WRP2A_END[6:0]: PCROP area end offset
DBANK = 1
PCROP2_END contains the last 2xdouble-word of the PCROP area for all the memory.
DBANK = 0
PCROP2_END contains the last double-word of the PCROP area for bank 2.

PCROP2 Area A start offset
Bits 31:15 Reserved, must be kept at reset value.
Bits 14:0 WRP2A_STRT[6:0]: PCROP area start offset
DBANK = 1
PCROP2_STRT contains the first 2xdouble-word of the PCROP area for all the memory.
Embedded flash memory (FLASH) for category 3 devices

Bits 31:23  Reserved, must be kept at reset value.

Bits 22:16  **WRP2A_END[6:0]**: WRP first area “B” end offset
            |  DBANK = 1  |
            |  WRP2A_END contains the last page of the WRP first area for bank2.  |
            |  DBANK = 0  |
            |  WRP2A_END contains the last page of the WRP third area for all memory.  |

Bits 15:7  Reserved, must be kept at reset value.

Bits 6:0  **WRP2A_STRT[6:0]**: WRP first area “B” start offset
            |  DBANK = 1  |
            |  WRP2A_STRT contains the first page of the WRP first area for bank2.  |
            |  DBANK = 0  |
            |  WRP2A_STRT contains the first page of the WRP third area for all memory.  |

**WRP2 Area B address option bytes**

Flash memory address: 0x1FFF F820
Reset value: 0xFF00 FFFF (ST production value)

*Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).*

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | WRP2A_END[6:0] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0|W  |

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | WRP2A_STRT[6:0] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0|W  |

Bits 31:23  Reserved, must be kept at reset value.

Bits 22:16  **WRP2B_END[6:0]**: WRP second area “B” end offset
            |  DBANK = 1  |
            |  WRP2B_END contains the last page of the WRP second area for bank2.  |
            |  DBANK = 0  |
            |  WRP2B_END contains the last page of the WRP fourth area for all memory.  |

Bits 15:7  Reserved, must be kept at reset value.

Bits 6:0  **WRP2B_STRT[6:0]**: WRP second area “B” start offset
            |  DBANK = 1  |
            |  WRP2B_STRT contains the first page of the WRP second area for bank2.  |
            |  DBANK = 0  |
            |  WRP2B_STRT contains the first page of the WRP second area for all memory.  |

**Securable memory area Bank 2 option bytes**

Flash memory address: 0x1FFF F828
Reset value: 0xFF00 FF00 (ST production value)
3.4.2 Option bytes programming

After reset, the options related bits in the Flash control register (FLASH_CR) are write-protected. To run any operation on the option bytes page, the option lock bit OPTLOCK in the Flash control register (FLASH_CR) must be cleared. The following sequence is used to unlock this register:

1. Unlock the FLASH_CR with the LOCK clearing sequence (refer to Unlocking the flash memory).
2. Write OPTKEY1 = 0x08192A3B in the Flash option key register (FLASH_OPTKEYR).
3. Write OPTKEY2 = 0x4C5D6E7F in the FLASH_OPTKEYR register.

The user options can be protected against unwanted erase/program operations by setting the OPTLOCK bit by software.

Note: If LOCK is set by software, OPTLOCK is automatically set too.

Modifying user options

The option bytes are programmed differently from a main memory user address. It is not possible to modify independently user options of bank 1 or bank 2. The users Options of the bank 1 are modified first.

To modify the user options value, follow the procedure below:

1. Check that no flash memory operation is going by checking the BSY bit in the Flash status register (FLASH_SR).
2. Clear OPTLOCK option lock bit with the clearing sequence described above.
3. Write the desired options value in the options registers: Flash option register (FLASH_OPTR), Flash PCROP1 Start address register (FLASH_PCROP1SR), Flash PCROP1 End address register (FLASH_PCROP1ER), Flash WRP area A address register (FLASH_WRP1AR), Flash PCROP2 Start address register (FLASH_PCROP2SR), Flash PCROP2 End address register (FLASH_PCROP2ER), Flash Bank 2 WRP area A address register (FLASH_WRP2AR), Flash Bank 2 WRP area B address register (FLASH_WRP2BR).
4. Set the Options Start bit OPTSTRT in the Flash control register (FLASH_CR).
5. Wait for the BSY bit to be cleared.

Note: Any modification of the value of one option is automatically performed by erasing both user option bytes pages first (bank 1 and bank 2) and then programming all the option bytes with the values contained in the flash option registers.
Option byte loading

After the BSY bit is cleared, all new options are updated into the flash but they are not applied to the system. They have effect on the system when they are loaded. Option bytes loading (OBL) is performed in two cases:

- when OBL_LAUNCH bit is set in the Flash control register (FLASH_CR).
- after a power reset (BOR reset or exit from Standby/Shutdown modes).

Option byte loader performs a read of the options block and stores the data into internal option registers. These internal registers configure the system and cannot be read with by software. Setting OBL_LAUNCH generates a reset so the option byte loading is performed under system reset.

Each option bit has also its complement in the same double word. During option loading, a verification of the option bit and its complement allows to check the loading has correctly taken place.

During option byte loading, the options are read by double word with ECC. If the word and its complement are matching, the option word/byte is copied into the option register.

If the comparison between the word and its complement fails, a status bit OPTVERR is set. Mismatch values are forced into the option registers:

- For USR OPT option, the value of mismatch is all options at ‘1’, except for BOR_LEV which is “000” (lowest threshold)
- For WRP option, the value of mismatch is the default value “No protection”
- For RDP option, the value of mismatch is the default value “Level 1”
- For PCROP, the value of mismatch is “all memory protected”

On system reset rising, internal option registers are copied into option registers which can be read and written by software (FLASH_OPTR, FLASH_PCROP1/2SR, FLASH_PCROP1/2ER, FLASH_WRP1/2AR, FLASH_WRP1/2BR). These registers are also used to modify options. If these registers are not modified by user, they reflects the options states of the system. See Modifying user options for more details.

Activating dual bank mode (switching from DBANK = 0 to DBANK = 1)

When switching from one flash mode to another (for example from single to dual bank) it is recommended to execute the code from the SRAM or use the bootloader. To avoid reading corrupted data from the flash when the memory organization is changed, any access (either CPU or DMAs) to flash memory should be avoided before reprogramming.

- Disable Instruction/data caches and/or prefetch if they are enabled (reset PRFTEN and ICEN/DCEN bits in the FLASH_ACR register).
- Flush instruction and data cache by setting the DCRST/ICRST bits in the FLASH_ACR register.
- Set the DBANK option bit and clear all the WRP write protection (follow user option modification and option bytes loader procedure).
  - Once OBL is done with DBANK = 1, perform a mass erase.
  - Start a new programing of code in 64 bits mode with DBANK = 1 memory mapping
  - Set the new WRP/PCROP with DBANK = 1 scheme if needed.
  - Set PRFTEN and ICEN/DCEN if needed.

The new software is ready to be run using the bank configuration.
De-activating dual bank mode (switching from DBANK = 1 to DBANK = 0)

When switching from one flash mode to another (for example from single to dual bank) it is recommended to execute the code from the SRAM or use the bootloader. To avoid reading corrupted data from the flash when the memory organization is changed, any access (either CPU or DMAs) to flash memory should be avoided before reprogramming.

- Disable Instruction/data caches and/or prefetch if they are enabled (reset PRFTEN and ICEN/DCEN bits in the FLASH_ACR register).
- Flush instruction and data cache by setting the DCRST/ICRST bits in the FLASH_ACR register.
- Clear the DBANK option bit and all WRP write protection (follow user option modification and option bytes loader procedure).
  - Once OBL is done with DBANK = 0, perform a mass erase.
  - Start a new programing of code in 128 bits mode with DBANK = 0 memory mapping
  - Set the new WRP/PCROP with DBANK = 0 scheme if needed. Set PRFTEN and ICEN/DCEN if needed.

The new software is ready to be run using the bank configuration.
3.5 **FLASH memory protection**

The flash main memory can be protected against external accesses with the Read protection (RDP). The pages of the flash memory can also be protected against unwanted write due to loss of program counter contexts. The write-protection (WRP) granularity is one page (2 Kbytes). Apart of the flash memory can also be protected against read and write from third parties (PCROP). The PCROP granularity is double word (64-bit).

### 3.5.1 Read protection (RDP)

The read protection is activated by setting the RDP option byte and then, by applying a system reset to reload the new RDP option byte. The read protection protects to the flash main memory, the option bytes, the backup registers (TAMP_BKPxR in the RTC) and the CCM SRAM.

**Note:** *If the read protection is set while the debugger is still connected (or had been connected since the last power on) through JTAG/SWD, apply a POR (power-on reset) instead of a system reset. If the read protection is programmed through software, don’t set the OBL_LAUNCH bit (FLASH_CR register) but perform a POR to reload the option byte. This can be done with a transition Standby (or Shutdown) mode followed by a wakeup.*

There are three levels of read protection from no protection (level 0) to maximum protection or no debug (level 2).

The flash memory is protected when the RDP option byte and its complement contain the pair of values shown in Table 32.

<table>
<thead>
<tr>
<th>RDP byte value</th>
<th>RDP complement value</th>
<th>Read protection level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xAA</td>
<td>0x55</td>
<td>Level 0 (production value)</td>
</tr>
<tr>
<td>Any value except 0xAA or 0xCC</td>
<td>Any value (not necessarily complementary) except 0x55 and 0x33</td>
<td>Level 1</td>
</tr>
<tr>
<td>0xCC</td>
<td>0x33</td>
<td>Level 2</td>
</tr>
</tbody>
</table>

The System memory area is read accessible whatever the protection level. It is never accessible for program/erase operation.

**Level 0: no protection**

Read, program and erase operations into the flash main memory area are possible. The option bytes, the CCM SRAM and the backup registers are also accessible by all operations.
Level 1: Read protection

This is the default protection level when RDP option byte is erased. It is defined as well when RDP value is at any value different from 0xAA and 0xCC, or even if the complement is not correct.

- **User mode**: Code executing in user mode (Boot Flash) can access flash main memory, option bytes, CCM SRAM and backup registers with all operations.
- **Debug, boot RAM and bootloader modes**: In debug mode or when code is running from boot RAM or bootloader, the flash main memory, the backup registers (TAMP_BKPxR in the RTC) and the CCM SRAM are totally inaccessible. In these modes, a read or write access to the flash generates a bus error and a Hard Fault interrupt.

**Caution**: In case the Level 1 is configured and no PCROP area is defined, it is mandatory to set PCROP_RDP bit to 1 (full mass erase when the RDP level is decreased from Level 1 to Level 0). In case the Level 1 is configured and a PCROP area is defined, if user code needs to be protected by RDP but not by PCROP, it must not be placed in a page containing a PCROP area.

Level 2: No debug

In this level, the protection level 1 is guaranteed. In addition, the Cortex®-M4 debug port, the boot from RAM (boot RAM mode) and the boot from System memory (bootloader mode) are no more available. In user execution mode (boot FLASH mode), all operations are allowed on the flash main memory. On the contrary, only read operations can be performed on the option bytes.

Option bytes cannot be programmed nor erased. Thus, the level 2 cannot be removed at all: it is an irreversible operation. When attempting to modify the options bytes, the protection error flag WRPERR is set in the Flash_SR register and an interrupt can be generated.

**Note**: The debug feature is also disabled under reset.
STMicroelectronics is not able to perform analysis on defective parts on which the level 2 protection has been set.

Changing the Read protection level

It is easy to move from level 0 to level 1 by changing the value of the RDP byte to any value (except 0xCC). By programming the 0xCC value in the RDP byte, it is possible to go to level 2 either directly from level 0 or from level 1. Once in level 2, it is no more possible to modify the Read protection level.

When the RDP is reprogrammed to the value 0xAA to move from Level 1 to Level 0, a mass erase of the flash main memory is performed if PCROP_RDP is set in the Flash_PCROP1 End address register (FLASH_PCROP1ER). The backup registers (TAMP_BKPxR in the RTC) and the CCM SRAM are also erased. The user options except PCROP protection are set to their previous values copied from FLASH_OPTR, FLASH_WRPxyR (x=1, 2 and y =A or B). PCROP is disable. The OTP area is not affected by mass erase and remains unchanged.

If the bit PCROP_RDP is cleared in the FLASH_PCROP1ER, the full mass erase is replaced by a partial mass erase that is successive page erases in the bank where PCROP is active, except for the pages protected by PCROP. This is done in order to keep the PCROP code. If PCROP is active for both banks, both banks are erased by page erases.
Only when both banks are erased, options are re-programmed with their previous values. This is also true for FLASH_PCROPxSR and FLASH_PCROPxER registers (x=1,2).

**Note:** Full mass erase or partial mass erase is performed only when Level 1 is active and Level 0 requested. When the protection level is increased (0->1, 1->2, 0->2) there is no mass erase. To validate the protection level change, the option bytes must be reloaded through the OBL_LAUNCH bit in flash control register.

**Figure 4. Changing the read protection (RDP) level**

**Table 13. Access status versus protection level and execution modes**

<table>
<thead>
<tr>
<th>Area</th>
<th>Protection level</th>
<th>User execution (BootFromFlash)</th>
<th>Debug/BootFromRam/BootFromLoader(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash main memory</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>System memory (2)</td>
<td>1</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Option bytes</td>
<td>1</td>
<td>Yes</td>
<td>Yes(3)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
3.5.2 Proprietary code readout protection (PCROP)

Apart of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. Depending of the DBANK mode, it allows either to specify one PCROP zone per bank in dual bank mode or to specify two PCROP zones for all memory. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0 (refer to Changing the Read protection level).

Each PCROP area is defined by a start page offset and an end page offset related to the physical flash bank base address. These offsets are defined in the PCROP address registers Flash PCROP1 Start address register (FLASH_PCROP1SR), Flash PCROP1 End address register (FLASH_PCROP1ER), Flash PCROP2 Start address register (FLASH_PCROP2SR), Flash PCROP2 End address register (FLASH_PCROP2ER).

In single bank mode (DBANK = 0):
- The PCROPx (x = 1,2) area is defined from the address: base address + [PCROPx_STRT x 16] (included) to the address: base address + [(PCROPx_END+1) x 16] (excluded). The minimum PCROP area size is two 2 x double-words (256 bits)

In dual bank mode (DBANK = 1)
- The PCROPx (x = 1,2) area is defined from the address: bank “x” base address + [PCROPx_STRT x 0x8] (included) to the address: bank “x” base address + [(PCROPx_END+1) x 0x8] (excluded). The minimum PCROP area size is two double-words (128 bits).

Table 13. Access status versus protection level and execution modes (continued)

<table>
<thead>
<tr>
<th>Area</th>
<th>Protection level</th>
<th>User execution (BootFromFlash)</th>
<th>Debug/ BootFromRam/ BootFromLoader(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Read</td>
<td>Write</td>
</tr>
<tr>
<td>OTP</td>
<td>1</td>
<td>Yes</td>
<td>Yes(4)</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>Yes(4)</td>
</tr>
<tr>
<td>Backup registers</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>CCM SRAM</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

1. When the protection level 2 is active, the Debug port, the boot from RAM and the boot from system memory are disabled.
2. The system memory is only read-accessible, whatever the protection level (0, 1 or 2) and execution mode.
3. The flash main memory is erased when the RDP option byte is programmed with all level protections disabled (0xAA).
4. OTP can only be written once.
5. The backup registers are erased when RDP changes from level 1 to level 0.
6. The CCM SRAM is erased when RDP changes from level 1 to level 0.
For example, to protect by PCROP from the address 0x0802 2F80 (included) to the address 0x0803 0004 (included):

- if boot in flash is done in Bank 1, FLASH_PCROP1SR and FLASH_PCROP1ER registers must be programmed with:
  - PCROP1_STRT = 0x45F0.
  - PCROP1_END = 0x6000.

- If the two banks are swapped, the protection must apply to bank 2, and FLASH_PCROP2SR and FLASH_PCROP2ER register must be programmed with:
  - PCROP2_STRT = 0x45F0.
  - PCROP2_END = 0x6000.

Any read access performed through the D-bus to a PCROP protected area triggers the RDERR flag error.

Any PCROP protected address is also write protected and any write access to one of these addresses triggers WRPERR.

Any PCROP area is also erase protected. Consequently, any erase to a page in this zone is impossible (including the page containing the start address and the end address of this zone). Moreover, a software mass erase cannot be performed if one zone is PCROP protected.

For previous example, due to erase by page, all pages from page 0x62 to 0x70 are protected in case of page erase. (All addresses from 0x0806 2000 to 0x080 70FFF can’t be erased).

Deactivation of PCROP can only occurs when the RDP is changing from level 1 to level 0. If the user options modification tries to clear PCROP or to decrease the PCROP area, the options programming is launched but PCROP area stays unchanged. On the contrary, it is possible to increase the PCROP area.

When option bit PCROP_RDP is cleared, when the RDP is changing from level 1 to level 0, Full mass erase is replaced by partial mass erase in order to keep the PCROP area (refer to Changing the Read protection level). In this case, PCROP1/2_STRT and PCROP1/2_END are also not erased.

Note: It is recommended to align PCROP area with page granularity when using PCROP_RDP, or to leave free the rest of the page where PCROP zone starts or ends.

### Table 14. PCROP protection(1)

<table>
<thead>
<tr>
<th>PCROPx registers values (x = 1,2)</th>
<th>PCROP protection area</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCROPx_offset_strt &gt; PCROPx_offset_end</td>
<td>No PCROP area.</td>
</tr>
<tr>
<td>PCROPx_offset_strt &lt; PCROPx_offset_end</td>
<td>The area between PCROPx_offset_strt and PCROPx_offset_end is protected. It is possible to write: – PCROPx_offset_strt with a lower value – PCROPx_offset_end with a higher value.</td>
</tr>
</tbody>
</table>
The user area in flash memory can be protected against unwanted write operations. Depending on the DBANK option bit configuration, it allows either to specify:

- In single bank mode (DBANK = 0): four write-protected (WRP) areas can be defined, with page size (4 Kbytes) granularity.
- In dual bank mode (DBANK = 1): two write-protected (WRP) areas can be defined in each bank, with page (2 Kbytes) granularity.

Each area is defined by a start page offset and an end page offset related to the physical flash bank base address. These offsets are defined in the WRP address registers: Flash WRP area A address register (FLASH_WRP1AR), Flash WRP area B address register (FLASH_WRP1BR), Flash Bank 2 WRP area A address register (FLASH_WRP2AR), Flash Bank 2 WRP area B address register (FLASH_WRP2BR).

**3.5.3 Write protection (WRP)**

The user area in flash memory can be protected against unwanted write operations. Depending on the DBANK option bit configuration, it allows either to specify:

- In single bank mode (DBANK = 0): four write-protected (WRP) areas can be defined, with page size (4 Kbytes) granularity.
- In dual bank mode (DBANK = 1): two write-protected (WRP) areas can be defined in each bank, with page (2 Kbytes) granularity.

Each area is defined by a start page offset and an end page offset related to the physical flash bank base address. These offsets are defined in the WRP address registers: Flash WRP area A address register (FLASH_WRP1AR), Flash WRP area B address register (FLASH_WRP1BR), Flash Bank 2 WRP area A address register (FLASH_WRP2AR), Flash Bank 2 WRP area B address register (FLASH_WRP2BR).

**Single Bank mode (DBANK = 0)**

The WRPx “y” area (x=1,2 and y=A,B) is defined from the address: Base address + [WRPy_STRT x 0x1000] (included) to the address: Base address + [(WRPy_END+1) x 0x1000] (excluded).

**Dual bank mode (DBANK = 1)**

The bank “x” WRP “y” area (x=1,2 and y=A,B) is defined from the address: Bank “x” Base address + [WRPxy_STRT x 0x800] (included) to the address: Bank “x” Base address + [(WRPxy_END+1) x 0x800] (excluded).

For example, to protect by WRP from the address 0x0806 2800 (included) to the address 0x0807 07FF (included) with DBANK = 1:

- If the two banks are not swapped (FB_MODE=0), FLASH_WRP1AR register must be programmed with:
  - WRP1A_STRT = 0XC5
  - WRP1A_END = 0xE0
  WRP1B_STRT and WRP1B_END in FLASH_WRP1BR can be used instead (area “B” in Bank 1).

- If the two banks are swapped (FB_MODE = 1), the protection must apply to bank 2, and FLASH_WRP2AR register must be programmed with:
  - WRP2A_STRT = 0xC5
  - WRP2A_END = 0xE0
  WRP2B_STRT and WRP2B_END in FLASH_WRP2BR can be used instead (area “B” in Bank 2).

When WRP is active, it cannot be erased or programmed. Consequently, a software mass erase cannot be performed if one area is write-protected.
If an erase/program operation to a write-protected part of the flash memory is attempted, the write protection error flag (WRPERR) is set in the FLASH_SR register. This flag is also set for any write access to:

- OTP area
- part of the flash memory that can never be written like the ICP
- PCROP area.

**Note:** When the memory read protection level is selected (RDP level = 1), it is not possible to program or erase flash memory if the CPU debug features are connected (JTAG or single wire) or boot code is being executed from RAM or System flash, even if WRP is not activated.

**Note:** To validate the WRP options, the option bytes must be reloaded through the OBL_LAUNCH bit in flash control register.

**Note:** When DBANK = 0, it is the user's responsibility to make sure that no overlapping occurs on the WRP zone.

<table>
<thead>
<tr>
<th>WRP registers values (x=1/2 y= A/B)</th>
<th>WRP protection area</th>
</tr>
</thead>
<tbody>
<tr>
<td>WRPxy_STRT = WRPxy_END</td>
<td>Page WRPxy is protected</td>
</tr>
<tr>
<td>WRPxy_STRT &gt; WRPxy_END</td>
<td>No WRP area</td>
</tr>
<tr>
<td>WRPxy_STRT &lt; WRPxy_END</td>
<td>The pages from WRPxy_STRT to WRPxy_END are protected</td>
</tr>
</tbody>
</table>

### 3.5.4 Securable memory area

This is an area of code that can be executed only once at boot, and never again unless a new reset occurs. The main purpose of the securable memory area is to protect a specific part of flash memory against undesired access. This is a mean to isolate first stage firmware boot together with its sensitive assets (keys) from the rest of the application code. This allows implementing root of trust solution such as secure boot. Securable memory area is located in the main flash memory. It is dedicated to executing trusted code. When not secured, the securable memory behaves like the remainder of main flash memory. When secured (the SEC_PROT1 (or SEC_PROT2) bit of the FLASH_CR register set), any attempt to program or erase in a secure memory area generates a write protection error (WRPERR flag is set) and any attempt to read from it generates a read error (RDERR flag is set).

The size of the securable memory area is defined by the SEC_SIZE1[7:0] (or SEC_SIZE2[7:0]) bitfield of the FLASH_SEC1R (or FLASH_SEC2R) register. It can be modified only in RDP Level 0. Its content is erased upon changing from RDP Level 1 to Level 0, even if it overlaps with PCROP pages.
The securable memory area is defined:

In case of dual bank configuration (DBANK = 1):
from the address: Bank1 base address (included) to the address: Bank1 base address + (0x800 * SEC_SIZE1) (excluded) and from the address: Bank2 base address (included) to the address: Bank2 base address + (0x800 * SEC_SIZE2) (excluded).

In case of single bank configuration DBANK = 0:
from the address: Bank base address (included) to the address: Bank base address + (0x1000 * SEC_SIZE1) (excluded).

3.5.5 Disabling core debug access

For executing sensitive code or manipulating sensitive data in securable memory area, the debug access to the core can temporarily be disabled.

In RDP level 2, the debugger is disabled by hardware, but in other RDP levels, the debugger can be disabled by software using the bit DBG_SWEN in the FLASH_ACR register. *Figure 11* gives an example of managing DBG_SWEN and SEC_PROT bits.

3.5.6 Forcing boot from flash memory

To increase the security and establish a chain of trust, the BOOT_LOCK option bit of the FLASH_SEC1R/FLASH_SEC2R register allows forcing the system to boot from the main flash memory regardless the other boot options. It is always possible to set the BOOT_LOCK bit. However, it is possible to reset it only when:

- RDP is set to Level 0, or
- RDP is set to Level 1, while Level 0 is requested and a full mass-erase is performed.
## 3.6 FLASH interrupts

### Table 16. Flash interrupt request

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Event flag/interrupt clearing method</th>
<th>Interrupt enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>End of operation</td>
<td>EOP&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>Write EOP=1</td>
<td>EOPIE</td>
</tr>
<tr>
<td>Operation error</td>
<td>OPERR&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>Write OPERR=1</td>
<td>ERRIE</td>
</tr>
<tr>
<td>Read error</td>
<td>RDERR</td>
<td>Write RDERR=1</td>
<td>RDERRIE</td>
</tr>
<tr>
<td>ECC correction</td>
<td>ECCC</td>
<td>Write ECCC=1</td>
<td>ECCCIE</td>
</tr>
</tbody>
</table>

1. EOP is set only if EOPIE is set.
2. OPERR is set only if ERRIE is set.
3.7 FLASH registers

3.7.1 Flash access control register (FLASH_ACR)

Address offset: 0x00
Reset value: 0x0004 0601
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DBG_S WEN</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:19 Reserved, must be kept at reset value.

Bit 18 **DBG_SWEN**: Debug software enable
   SW may use this bit to enable/disable the debugger.
   0: Debugger disabled
   1: Debugger enabled

Bits 17:15 Reserved, must be kept at reset value.

Bit 14 **SLEEP_PD**: Flash Power-down mode during Sleep or Low-power sleep mode
   This bit determines whether the flash memory is in Power-down mode or Idle mode when the device is in Sleep or Low-power sleep mode.
   0: Flash in Idle mode during Sleep and Low-power sleep modes
   1: Flash in Power-down mode during Sleep and Low-power sleep modes

   **Caution**: The flash must not be put in power-down while a program or an erase operation is on-going.

Bit 13 **RUN_PD**: Flash Power-down mode during Run or Low-power run mode
   This bit is write-protected with FLASH_PDKEYR.
   This bit determines whether the flash memory is in Power-down mode or Idle mode when the device is in Run or Low-power run mode. The flash memory can be put in power-down mode only when the code is executed from RAM. The flash memory must not be accessed when RUN_PD is set.
   0: Flash in Idle mode
   1: Flash in Power-down mode

   **Caution**: The flash must not be put in power-down while a program or an erase operation is on-going.

Bit 12 **DCRST**: Data cache reset
   0: Data cache is not reset
   1: Data cache is reset
   This bit can be written only when the data cache is disabled.
3.7.2 Flash Power-down key register (FLASH_PDKEYR)

Address offset: 0x04
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:0 PDKEYR[31:0]: Power-down in Run mode flash key

The following values must be written consecutively to unlock the RUN_PD bit in
FLASH_ACR:
PDKEY1: 0x0415 2637
PDKEY2: 0xFAFB FCFD
3.7.3 Flash key register (FLASH_KEYR)

Address offset: 0x08
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>KEYR[31:16]</td>
</tr>
<tr>
<td>w w w w w w w w w w w w w w w w w w w w w</td>
</tr>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

Bits 31:0 KEYR[31:0]: Flash key
The following values must be written consecutively to unlock the FLACH_CR register allowing flash programming/erasing operations:
KEY1: 0x4567 0123
KEY2: 0xCDEF 89AB

3.7.4 Flash option key register (FLASH_OPTKEYR)

Address offset: 0x0C
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPTKEYR[31:16]</td>
</tr>
<tr>
<td>w w w w w w w w w w w w w w w w w w w w w w</td>
</tr>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

Bits 31:0 OPTKEYR[31:0]: Option byte key
The following values must be written consecutively to unlock the FLACH_OPTR register allowing option byte programming/erasing operations:
KEY1: 0x0819 2A3B
KEY2: 0xC5D 6E7F
### 3.7.5 Flash status register (FLASH_SR)

Address offset: 0x10  
Reset value: 0x0000 0000  
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BSY</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:17 Reserved, must be kept at reset value.

**Bit 16 BSY:** Busy  
This indicates that a flash memory operation is in progress. This is set on the beginning of a flash memory operation and reset when the operation finishes or when an error occurs.

**Bit 15 OPTVERR:** Option validity error  
Set by hardware when the options read may not be the one configured by the user. If option haven’t been properly loaded, OPTVERR is set again after each system reset.  
Cleared by writing 1.

**Bit 14 RDERR:** PCROP read error  
Set by hardware when an address to be read through the D-bus belongs to a read protected area of the flash (PCROP protection). An interrupt is generated if RDERRIE is set in FLASH_CR.  
Cleared by writing 1.

Bits 13:10 Reserved, must be kept at reset value.

**Bit 9 FASTERR:** Fast programming error  
Set by hardware when a fast programming sequence (activated by FSTPG) is interrupted due to an error (alignment, size, write protection or data miss). The corresponding status bit (PGAERR, SIZERR, WRPERR or MISSERR) is set at the same time.  
Cleared by writing 1.

**Bit 8 MISSERR:** Fast programming data miss error  
In Fast programming mode, 32 double words must be sent to flash successively, and the new data must be sent to the flash logic control before the current data is fully programmed. MISSERR is set by hardware when the new data is not present in time.  
Cleared by writing 1.

**Bit 7 PGSERR:** Programming sequence error  
Set by hardware when a write access to the flash memory is performed by the code while PG or FSTPG have not been set previously. Set also by hardware when PROGERR, SIZERR, PGAERR, WRPERR, MISSERR or FASTERR is set due to a previous programming error.  
Set also when trying to perform bank erase when DBANK = 0.  
Cleared by writing 1.
Bit 6 **SIZERR**: Size error
Set by hardware when the size of the access is a byte or half-word during a program or a fast program sequence. Only double word programming is allowed (consequently: word access).
Cleared by writing 1.

Bit 5 **PGAERR**: Programming alignment error
Set by hardware when the data to program cannot be contained in the same 64-bit flash memory row in case of standard programming, or if there is a change of page during fast programming.
Cleared by writing 1.

Bit 4 **WRPERR**: Write protection error
Set by hardware when an address to be erased/programmed belongs to a write-protected part (by WRP, PCROP or RDP level 1) of the flash memory.
Cleared by writing 1.

Bit 3 **PROGERR**: Programming error
Set by hardware when a double-word address to be programmed contains a value different from ‘0xFFFF FFFF FFFF FFFF’ before programming, except if the data to write is ‘0x0000 0000 0000 0000’.
Cleared by writing 1.

Bit 2 Reserved, must be kept at reset value.

Bit 1 **OPERR**: Operation error
Set by hardware when a flash memory operation (program / erase) completes unsuccessfully.
This bit is set only if error interrupts are enabled (ERRIE = 1).
Cleared by writing ‘1’.

Bit 0 **EOP**: End of operation
Set by hardware when one or more flash memory operation (programming / erase) has been completed successfully.
This bit is set only if the end of operation interrupts are enabled (EOPIE = 1).
Cleared by writing 1.

### 3.7.6 Flash control register (FLASH_CR)

Address offset: 0x14
Reset value: 0xC000 0000
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rs</td>
<td>rs</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bit 31 **LOCK**: FLASH_CR lock

This bit is set only. When set, the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence. In case of an unsuccessful unlock operation, this bit remains set until the next system reset.

Bit 30 **OPTLOCK**: Options lock

This bit is set only. When set, all bits concerning user option in FLASH_CR register and so option page are locked. This bit is cleared by hardware after detecting the unlock sequence. The LOCK bit must be cleared before doing the unlock sequence for OPTLOCK bit. In case of an unsuccessful unlock operation, this bit remains set until the next reset.

Bit 29 **SEC_PROT2**: Securable memory area protection bit for bank 2.

This bit is set to lock the access to the securable area in bank 2. It is set by software when exiting the securable area, and can only be written once. In case DBANK = 0, this bit is useless.

Bit 28 **SEC_PROT1**: Securable memory area protection bit for bank 1.

This bit is set to lock the access to the securable memory area for bank 1 (or when DBANK = 0). It is set by software when exiting the securable area, and can only be written once.

Bit 27 **OBL_LAUNCH**: Force the option byte loading

When set to 1, this bit forces the option byte reloading. This bit is cleared only when the option byte loading is complete. It cannot be written if OPTLOCK is set.

0: Option byte loading complete
1: Option byte loading requested

Bit 26 **RDERRIE**: PCROP read error interrupt enable

This bit enables the interrupt generation when the RDERR bit in the FLASH_SR is set to 1.

0: PCROP read error interrupt disabled
1: PCROP read error interrupt enabled

Bit 25 **ERRIE**: Error interrupt enable

This bit enables the interrupt generation when the OPERR bit in the FLASH_SR is set to 1.

0: OPERR error interrupt disabled
1: OPERR error interrupt enabled

Bit 24 **EOPIE**: End of operation interrupt enable

This bit enables the interrupt generation when the EOP bit in the FLASH_SR is set to 1.

0: EOP Interrupt disabled
1: EOP Interrupt enabled

Bits 23:19 Reserved, must be kept at reset value.

Bit 18 **FSTPG**: Fast programming

0: Fast programming disabled
1: Fast programming enabled

Bit 17 **OPTSTRT**: Options modification start

This bit triggers an options operation when set. This bit is set only by software, and is cleared when the BSY bit is cleared in FLASH_SR.
Bit 16 **START**: Start
This bit triggers an erase operation when set. If MER1, MER2 and PER bits are reset and the STRT bit is set, an unpredictable behavior may occur without generating any error flag. This condition should be forbidden.
This bit is set only by software, and is cleared when the BSY bit is cleared in FLASH_SR.

Bit 15 **MER2**: Bank 2 mass erase
This bit triggers the bank 2 mass erase (all bank 2 user pages) when set.

Bits 14:12 Reserved, must be kept at reset value.

Bit 11 **BKER**: Bank erase
DBANK = 1
0: Bank 1 is selected for page erase
1: Bank 2 is selected for page erase
DBANK = 0
Reserved, must be at reset value.

Bit 10 Reserved, must be kept at reset value.

Bits 9:3 **PNB[6:0]**: Page number selection
These bits select the page to erase:
0000000: page 0
0000001: page 1
...
1111111: page 255

Bit 2 **MER1**: Bank 1 mass erase
This bit triggers the bank 1 mass erase (all bank 1 user pages) when set.

Bit 1 **PER**: Page erase
0: page erase disabled
1: page erase enabled

Bit 0 **PG**: Programming
0: Flash programming disabled
1: Flash programming enabled

### 3.7.7 Flash ECC register (FLASH_ECCR)

**Address offset**: 0x18

**Reset value**: 0x0000 0000

**Access**: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td></td>
<td>r</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
</tr>
<tr>
<td></td>
<td>17</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td></td>
<td>r</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td></td>
<td>r</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ADDR_ECC[15:0]**

| r | r | r | r | r | r | r | r | r | r | r | r | r |
Bit 31 **ECCD**: ECC detection  
DBANK = 1  
Set by hardware when two ECC errors have been detected (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared). When this bit is set, a NMI is generated.  
Cleared by writing 1.  
DBANK = 0  
Set by hardware when two ECC errors have been detected on 64-bit LSB (bits 63:0) (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared). When this bit is set, a NMI is generated.  
Cleared by writing 1.

Bit 30 **ECCC**: ECC correction  
DBANK = 1  
Set by hardware when one ECC error has been detected and corrected (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared). An interrupt is generated if ECCCIE is set.  
Cleared by writing 1.  
DBANK = 0  
Set by hardware when one ECC error as been detected and corrected on 64-bit LSB (bits 63:0) (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared).  
Cleared by writing 1.

Bit 29 **ECCD2**: ECC2 detection  
DBANK = 0  
Set by hardware when two ECC errors have been detected on 64-bit MSB (bits127:64). This bit is set (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared). When this bit is set, a NMI is generated.  
Cleared by writing 1.  
DBANK = 1  
Reserved, must be kept at reset value.

Bit 28 **ECCC2**: ECC correction  
DBANK = 0  
Set by hardware when one ECC error has been detected and corrected on 64-bit MSB (bits127:64). This bit is set (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared). An interrupt is generated if ECCCIE is set.  
Cleared by writing 1.  
DBANK = 1  
Reserved, must be kept at reset value.

Bits 27:25 Reserved, must be kept at reset value.

Bit 24 **ECCCEIE**: ECC correction interrupt enable  
0: ECCC interrupt disabled  
1: ECCC interrupt enabled.  
DBANK = 0  
This bit enables the interrupt generation when the ECCC or ECCC2 bits in the FLASH_ECCR register are set.  
DBANK = 1  
This bit enables the interrupt generation when the ECC bit in the FLASH_ECCR register is set.

Bit 23 Reserved, must be kept at reset value.
Bit 22 **SYSF_ECC**: System flash ECC fail

This bit indicates that the ECC error correction or double ECC error detection is located in the system flash.

Bit 21 **BK_ECC**: ECC fail bank

DBANK = 1

This bit indicates which bank is concerned by the ECC error correction or by the double ECC error detection.

0: bank 1
1: bank 2

DBANK = 0

If SYSF_ECC is 1, it indicates which bank is concerned by the ECC error.

If SYSF_ECC is 0, reserved, must be kept cleared.

Bits 20:19 Reserved, must be kept at reset value.

Bits 18:0 **ADDR_ECC[18:0]**: ECC fail address

DBANK = 0

This bit indicates which address in the flash memory is concerned by the ECC error correction or by the double ECC error detection.

DBANK = 1

This bit indicates which address in the bank is concerned by the ECC error correction or by the double ECC error detection.

### 3.7.8 Flash option register (FLASH_OPTR)

Address offset: 0x20

Reset value: 0xFXXX XXXX. Register bits are loaded with values from flash memory at OBL.

Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>30</td>
<td>IRHEN: Internal reset holder enable bit</td>
</tr>
<tr>
<td>29</td>
<td>0: Internal resets are propagated as simple pulse on NRST pin</td>
</tr>
<tr>
<td>28</td>
<td>1: Internal resets drives NRST pin low until it is seen as low level</td>
</tr>
<tr>
<td>27</td>
<td>nRST_SHDW</td>
</tr>
<tr>
<td>26</td>
<td>nRST_STDBY</td>
</tr>
<tr>
<td>25</td>
<td>nRST_STOP</td>
</tr>
<tr>
<td>24</td>
<td>Res.</td>
</tr>
<tr>
<td>23</td>
<td>BOR_LEV[2:0]</td>
</tr>
<tr>
<td>22</td>
<td>Res.</td>
</tr>
<tr>
<td>21</td>
<td>Res.</td>
</tr>
<tr>
<td>20</td>
<td>Res.</td>
</tr>
<tr>
<td>19</td>
<td>Res.</td>
</tr>
<tr>
<td>18</td>
<td>Res.</td>
</tr>
<tr>
<td>17</td>
<td>Res.</td>
</tr>
<tr>
<td>16</td>
<td>Res.</td>
</tr>
</tbody>
</table>
Bits 29:28 **NRST_MODE[1:0]:**
- 00: Reserved
- 01: Reset Input only: a low level on the NRST pin generates system reset, internal RESET not propagated to the NSRT pin
- 10: GPIO: standard GPIO pad functionality, only internal RESET possible
- 11: Bidirectional reset: NRST pin configured in reset input/output mode (legacy mode)

Bit 27 **nBOOT0**: nBOOT0 option bit
- 0: nBOOT0 = 0
- 1: nBOOT0 = 1

Bit 26 **nSWBOOT0**: Software BOOT0
- 0: BOOT0 taken from the option bit nBOOT0
- 1: BOOT0 taken from PB8/BOOT0 pin

Bit 25 **CCMSRAM_RST**: CCM SRAM Erase when system reset
- 0: CCM SRAM erased when a system reset occurs
- 1: CCM SRAM is not erased when a system reset occurs

Bit 24 **SRAM_PE**: SRAM1 and CCM SRAM parity check enable
- 0: SRAM1 and CCM SRAM parity check enable
- 1: SRAM1 and CCM SRAM parity check disable

Bit 23 **nBOOT1**: Boot configuration
Together with the BOOT0 pin, this bit selects boot mode from the flash main memory, SRAM1 or the System memory. Refer to Section 2.6: Boot configuration.

Bit 22 **DBANK**: 0: Single bank mode with 128 bits data read width
- 1: Dual bank mode with 64 bits data
This bit can only be written when PCROPA/B is disabled.

Bit 21 Reserved, must be kept at reset value.

Bit 20 **BFB2**: Dual-bank boot
- 0: Dual-bank boot disable
- 1: Dual-bank boot enable

Bit 19 **WWDG_SW**: Window watchdog selection
- 0: Hardware window watchdog
- 1: Software window watchdog

Bit 18 **IWWDG_STDBY**: Independent watchdog counter freeze in Standby mode
- 0: Independent watchdog counter is frozen in Standby mode
- 1: Independent watchdog counter is running in Standby mode

Bit 17 **IWWDG_STOP**: Independent watchdog counter freeze in Stop mode
- 0: Independent watchdog counter is frozen in Stop mode
- 1: Independent watchdog counter is running in Stop mode

Bit 16 **IWWDG_SW**: Independent watchdog selection
- 0: Hardware independent watchdog
- 1: Software independent watchdog

Bit 15 Reserved, must be at reset value.
Bit 14 **nRST_SHDW**
0: Reset generated when entering the Shutdown mode
1: No reset generated when entering the Shutdown mode

Bit 13 **nRST_STDBY**
0: Reset generated when entering the Standby mode
1: No reset generated when entering the Standby mode

Bit 12 **nRST_STOP**
0: Reset generated when entering the Stop mode
1: No reset generated when entering the Stop mode

Bit 11 Reserved, must be at reset value.

Bits10:8 **BOR_LEV**: BOR reset Level
These bits contain the VDD supply level threshold that activates/releases the reset.
000: BOR Level 0. Reset level threshold is around 1.7 V
001: BOR Level 1. Reset level threshold is around 2.0 V
010: BOR Level 2. Reset level threshold is around 2.2 V
011: BOR Level 3. Reset level threshold is around 2.5 V
100: BOR Level 4. Reset level threshold is around 2.8 V

Bits 7:0 **RDP**: Read protection level
0xAA: Level 0, read protection not active
0xCC: Level 2, chip read protection active
Others: Level 1, memories read protection active

*Note: Take care about PCROP_RDP configuration in Level 1. Refer to Level 1: Read protection for more details.*

### 3.7.9 Flash PCROP1 Start address register (FLASH_PCROP1SR)
Address offset: 0x24
Reset value: 0xFFFF XXXX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word access.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**RPCROP1_STRT[14:0]**

Bits 31:15 Reserved, must be kept at reset value.

**Bits 14:0** **RPCROP1_STRT[14:0]**: PCROP area start offset

DBANK = 1
PCROP1_STRT contains the first double-word of the PCROP area for bank1.
DBANK = 0
PCROP1_STRT contains the first 2xdouble-word of the PCROP area for all memory.
3.7.10 Flash PCROP1 End address register (FLASH_PCROP1ER)

Address offset: 0x28
Reset value: 0x0000 XXXX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word, half-word access.
PCROP_RDP bit can be accessed with byte access.

### Flash PCROP1 End address register (FLASH_PCROP1ER)

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>PCROP_RDP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **PCROP_RDP:** PCROP area preserved when RDP level decreased
This bit is set only. It is reset after a full mass erase due to a change of RDP from Level 1 to Level 0.
0: PCROP area is not erased when the RDP level is decreased from Level 1 to Level 0.
1: PCROP area is erased when the RDP level is decreased from Level 1 to Level 0 (full mass erase).

Bits 30:15 Reserved, must be kept at reset value.

Bits 14:0 **PCROP1_END[14:0]:** Bank 1 PCROP area end offset
DBANK = 1
PCROP1_END contains the last double-word of the bank 1 PCROP area.
DBANK = 0
PCROP1_END contains the last 2x double-word of the first PCROP area in all memory.

3.7.11 Flash Bank 1 WRP area A address register (FLASH_WRP1AR)

Address offset: 0x2C
Reset value: 0x00XX 00XX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>WRP1A_END[6:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:23 Reserved, must be kept at reset value.
3.7.12 Flash Bank 1 WRP area B address register (FLASH_WRP1BR)

Address offset: 0x30
Reset value: 0x00XX 00XX

Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WRP1B_END[6:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:16 WRP1B_END[6:0]: WRP second area “B” end offset
   DBANK = 1
   WRP1B END contains the last page of the WRP second area for bank1.
   DBANK = 0
   WRP1B END contains the last page of the WRP second area for all memory.

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:0 WRP1B_STRT[6:0]: WRP second area “B” start offset
   DBANK = 1
   WRP1B_STRT contains the last page of the WRP second area for bank1.
   DBANK = 0
   WRP1B_STRT contains the last page of the WRP second area for all memory.

3.7.13 Flash PCROP2 Start address register (FLASH_PCROP2SR)

Address offset: 0x44
Reset value: 0xFFFF XXXX
Access: no wait state when no flash memory operation is on going, word access.
### 3.7.14 Flash PCROP2 End address register (FLASH_PCROP2ER)

Address offset: 0x48
Reset value: 0x0000 XXXX
Access: no wait state when no flash memory operation is on going, word access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:15 Reserved, must be kept at reset value.

Bits 14:0 **PCROP2_END[14:0]**: PCROP area end offset

- DBANK = 1
  - PCROP2_END contains the last double-word of the PCROP area for bank 2.
- DBANK = 0
  - PCROP2_END contains the last 2xdouble-word of the PCROP area for all the memory.

### 3.7.15 Flash Bank 2 WRP area A address register (FLASH_WRP2AR)

Address offset: 0x4C
Reset value: 0x00XX 00XX
Access: no wait state when no flash memory operation is on going, word, half-word and byte access
### 3.7.16 Flash Bank 2 WRP area B address register (FLASH_WRP2BR)

Address offset: 0x50  
Reset value: 0x00XX 00XX  
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>WRP2B_END[6:0]: WRP second area “B” end offset</td>
<td>rw</td>
</tr>
</tbody>
</table>
| 29  | DBANK = 1  
| 28  | WRP2B_END contains the last page of the WRP second area for bank2.  
| 27  | DBANK = 0  
| 26  | WRP2B_END contains the last page of the WRP fourth area for all memory.  
| 25  | Bits 15:7 Reserved, must be kept at reset value. |  
| 24  | WRP2B_STRT[6:0]: WRP second area “B” start offset | rw |  
| 23  | DBANK = 1  
| 22  | WRP2B_STRT contains the first page of the WRP second area for bank2.  
| 21  | DBANK = 0  
| 20  | WRP2B_STRT contains the first page of the WRP second area for all memory. |  
| 19  |  
| 18  |  
| 17  |  
| 16  |  

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>WRP2A_END[6:0]: WRP first area “A” end offset</td>
<td>rw</td>
</tr>
</tbody>
</table>
| 29  | DBANK = 1  
| 28  | WRP2A_END contains the last page of the WRP first area for bank2.  
| 27  | DBANK = 0  
| 26  | WRP2A_END contains the last page of the WRP third area for all memory.  
| 25  | Bits 31:23 Reserved, must be kept at reset value. |  
| 24  | WRP2A_STRT[6:0]: WRP first area “A” start offset | rw |  
| 23  | DBANK = 1  
| 22  | WRP2A_STRT contains the first page of the WRP first area for bank2.  
| 21  | DBANK = 0  
| 20  | WRP2A_STRT contains the first page of the WRP third area for all memory. |  
| 19  |  
| 18  |  
| 17  |  
| 16  |  

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>WRP2B_END[6:0]: WRP second area “B” end offset</td>
<td>rw</td>
</tr>
</tbody>
</table>
| 29  | DBANK = 1  
| 28  | WRP2B_END contains the last page of the WRP second area for bank2.  
| 27  | DBANK = 0  
| 26  | WRP2B_END contains the last page of the WRP fourth area for all memory.  
| 25  | Bits 15:7 Reserved, must be kept at reset value. |  
| 24  | WRP2B_STRT[6:0]: WRP second area “B” start offset | rw |  
| 23  | DBANK = 1  
| 22  | WRP2B_STRT contains the first page of the WRP second area for bank2.  
| 21  | DBANK = 0  
| 20  | WRP2B_STRT contains the first page of the WRP second area for all memory. |  
| 19  |  
| 18  |  
| 17  |  
| 16  |  

---

**ST**

RM0440 Rev 8 143/2138
3.7.17 Flash securable area bank1 register (FLASH_SEC1R)

Address offset: 0x70
Reset value: 0xFFFF FFXX
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 **BOOT_LOCK**: used to force boot from user flash area.
- 0: Boot based on the pad/option bit configuration
- 1: Boot forced from main flash memory

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 **SEC_SIZE1[7:0]**: sets the number of pages used in the bank 1 securable memory area.
- Secure area starts at 0x0800 0000 and its size is SEC_SIZE1 * page size.
- This field can be changed in level0 only.
- Any attempt to modify in level1 silently fails, and does not change register value.

3.7.18 Flash securable area bank2 register (FLASH_SEC2R)

Address offset: 0x74
Reset value: 0xFFFF FFXX
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 **SEC_SIZE2[7:0]**: sets the number of pages used in the bank 2 securable memory area.
- Secure area starts at 0x0804 0000 and its size is SEC_SIZE2 * page size.
- When DBANK = 0, this field is not useful.
- This field can be changed in level0 only. Any attempt to modify in level1 silently fails, and does change register value.
0x2C

FLASH_
WRP1AR

Reset value

X

X

X

X

X

X

RM0440 Rev 8
0

0
0

WRP1A_END[6:0]

X
0

Reset value

X

X

X

X

X

X

X

X

Res.

0

Res.

0

Res.

0

Res.

0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0

FLASH_SR
Res.
Res.
Res.

Res.
Res.
Res.
Res.
FASTERR
MISSERR
PGSERR
SIZERR

0
0
0
0

0

0

0
0
0

X
X
X
X
X

X

X

X

X
0

0
0

BOR_
LEV[2:0]
0

X
X

X

X
0

0

X

X

Res.

0

RDP[7:0]

X

X
X

PCROP1_STRT[14:0]

X

PCROP1_END[14:0]

X

PG

ADDR_ECC[18:0]
PER

PNB[6:0]
MER1

0

X

DCEN
ICEN
PRFTEN

1
0

0
0
0
0
0
0
0
0
0

0
0
0
0
0
0
0
0

0
0

0
0
0
0
0
0
0

0
0
0
0
0
0
0

X
X
X
X

X

X

X

X

X

X

X

X

X

X

X

X

X

X
X

X

EOP

ICRST
1

Res.
OPERR

DCRST
0

Res.

Res.

Res.

Res.

RUN_PD
0

PROGERR

WRPERR

0

PGAERR

0

Res.
BKER

Res.

Res.

Res.
DBG_SWEN

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0

0

Res.

KEYR[31:0]

Res.
SLEEP_PD

PDKEYR[31:0]

0

0

Res.

nRST_STOP

0

0

Res.

nRST_STDBY

0

Res.

0

Res.

0

Res.

0

0

Res.

0

RDERR

0

Res.

0

OPTVERR

MER2

0

Res.

1

Res.

Res.
nRST_SHDW

STRT

0

Res.

0

0

Res.

OPTSTRT

0

Res.

FLASH_KEYR

Res.
BSY

Res.
FSTPG

0

Res.

FLASH_OPT
KEYR
0

Res.

X

Res.

Res.

0

Res.

0

0

Res.

IWDG_SW

0

0

0

Res.

IWDG_STOP

X

Res.

0
Res.

0

Res.

FLASH_
PDKEYR

Res.

IWDG_STBY

X

Res.

0
Res.

Res.

Res.

0

Res.

Reset value

Res.

0

WWDG_SW

0

Res.

0
0

0

Res.

Res.

0

Res.

Res.

Reset value
0

Res.

FLASH_ECCR
BK_ECC

0

Res.
BFB2

0
0

Res.

X

Res.

0
Res.

EOPIE

0

Res.
SYSF_ECC

ERRIE

1
0

0

Res.

DBANK

X

Res.

RDERRIE

1
0

Res.

nBOOT1

X

Res.

OBL_LAUNCH

1

Res.
ECCCIE

SEC_PROT1

1

ECCC2

0

Res.

SRAM_PE

X

Res.

SEC_PROT2

Reset value

ECCD2

0

Res.

.nBOOT0
nSWBOOT0
CCMSRAM_RST

X

Res.

Res.

Res.

X

Res.

Res.

Res.

0

Res.

Reset value

Reset value

Res.

0

Res.

Res.

Res.

Res.

Res.

LOCK

0
0

Res.

x

Res.

Reset value
0
0

Res.

Reset value
0
0

Res.

FLASH_
PCROP1ER
0
0

Res.

0x28
FLASH_
PCROP1SR
0
0

Res.

0x24
FLASH_OPTR
0
0

Res.

0x20
OPTLOCK

0x18
FLASH_CR

ECCC

0x14

ECCD

0x10
0

Res.

0x0C
Reset value

Res.

Reset value

Res.

0x08
FLASH_ACR

Res.

0x04

31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0

Register

Res.

0x00

PCROP_RDP.

Offset

Res.

3.7.19

Res.

RM0440
Embedded flash memory (FLASH) for category 3 devices

FLASH register map
Table 17. Flash interface - register map and reset values

LATENCY
[3:0]

OPTKEYR[31:0]

0
0
0
1

0
0
0
0
0

0
0
0
0
0
0

0
0
0

0
0
0

WRP1A_STRT[6:0]

X

X

X

X

145/2138

226


Table 17. Flash interface - register map and reset values (continued)

| Offset | Register     | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x30   | FLASH_WRP1B |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 0x44   | FLASH_PCROP2S |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 0x48   | FLASH_PCROP2E |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 0x4C   | FLASH_WRP2A |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 0x50   | FLASH_WRP2B |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 0x70   | FLASH_SEC1  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 0x74   | FLASH_SEC2  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |

Refer to Section 2.2 on page 81 for the register boundary addresses.
4 Embedded flash memory (FLASH) for category 4 devices

4.1 Introduction

The flash memory interface manages CPU AHB ICode and DCode accesses to the flash memory. It implements the erase and program flash memory operations and the read and write protection mechanisms.

The flash memory interface accelerates code execution with a system of instruction prefetch and cache lines.

4.2 FLASH main features

- Up to 512 Kbytes of flash memory (single bank).
- Flash memory read operations with 64 bits data width
- Page erase and mass erase

Flash memory interface features:
- Flash memory read operations
- Flash memory program/erase operations
- Read protection activated by option (RDP)
- 2 Write protection areas selected by option
- Proprietary code read protection areas defined by option
- Secureable memory areas defined by option
- Prefetch on ICODE
- Instruction Cache: 32 cache lines of 4 x 64 bits on ICode (1 KB RAM)
- Data Cache: 8 cache lines of 4 x 64 bits on DCode (256B RAM)
- Error Code Correction ECC: 8 bits per 64-bit double-word
  \[8 + 64 = 72\] bits, 2 bits detection, 1 bit correction
- Option byte loader
- Low-power mode
4.3 FLASH functional description

4.3.1 Flash memory organization

The flash memory has the following main features:
- Capacity up to 512 Kbytes (read width of 64-bit)
- 512 Kbytes organized in one single bank for main memory
- Page size of 2 Kbytes
- 72 bits wide data read (64 bits plus 8 ECC bits)
- Page and mass erase
- Each page is composed of 8 rows of 256 bytes
- An Information block containing:
  - System memory from which the device boots in System memory boot mode. The area is reserved for use by STMicroelectronics and contains the bootloader that is used to reprogram the flash memory through one of the following interfaces: USART, SPI, I2C, USB. It is programmed by STMicroelectronics when the device is manufactured, and protected against spurious write/erase operations. For further details, please refer to the AN2606 available from www.st.com.
  - 1 Kbyte (128 double word) OTP (one-time programmable) bytes for user data. The OTP data cannot be erased and can be written only once. If only one bit is at 0, the entire double word cannot be written anymore, even with the value 0x0000 0000 0000 0000.
  - Option bytes for user configuration.

The memory organization is based on a main area and an information block as shown in Table 28.

| Table 18. Flash module - 256/512 Kbytes organization (64 bits read width) |
|--------------------------|-----------------------------|----------|----------|
| Flash area               | Flash memory addresses      | Size     | Name     |
| Main memory 256/512 Kbytes\(^{(1)}\) | 0x0800 0000 - 0x0800 07FF  | 2 K      | Page 0   |
|                         | 0x0800 0800 - 0x0800 0FF   | 2 K      | Page 1   |
|                         | 0x0800 1000 - 0x0800 17FF  | 2 K      | Page 2   |
|                         | 0x0800 1800 - 0x0800 1FFF  | 2 K      | Page 3   |
|                         | 0x0807 F800 - 0x0807 FFFF  | 2 K      | Page 255 |
| Information block       | 0x1FFF 0000 - 0x1FFF 6FF   | 28 K     | System memory |
|                         | 0x1FFF 7000 - 0x1FFF 73FF  | 1 K      | OTP area  |
|                         | 0x1FFF 7800 - 0x1FFF 782F  | 48       | Option bytes |

\(^{(1)}\) For 256-Kbyte devices: from page 0 to page 127.
4.3.2 Error code correction (ECC)

Data in flash memory are 72-bit words: 8 bits are added per double word (64 bits). The ECC mechanism supports:

- One error detection and correction
- Two errors detection

When one error is detected and corrected, the flag ECCC (ECC correction) is set in **Flash ECC register (FLASH_ECCR)**. If ECCCIE is set, an interrupt is generated.

When two errors are detected, a flag ECCD (ECC detection) is set in **FLASH_ECCR** register. In this case, a NMI is generated.

When an ECC error is detected, the address of the failing double word is saved in ADDR_ECC[20:0] in the **FLASH_ECCR** register. ADDR_ECC[2:0] are always cleared.

When ECC or ECCD is set, ADDR_ECC is not updated if a new ECC error occurs. **FLASH_ECCR** is updated only when ECC flags are cleared.

**Note:** For a virgin data: 0xFFF FFFF FFFF FFFF FFF, one error is detected and corrected but two errors detection is not supported.

When an ECC error is reported, a new read at the failing address may not generate an ECC error if the data is still present in the current buffer, even if ECCC and ECCD are cleared.

4.3.3 Read access latency

To correctly read data from flash memory, the number of wait states (LATENCY) must be correctly programmed in the **Flash access control register (FLASH_ACR)** according to the frequency of the CPU clock (HCLK) and the internal voltage range of the device V\textsubscript{CORE}. Refer to **Section 6.1.5: Dynamic voltage scaling management.** Table 19 shows the correspondence between wait states and CPU clock frequency.

<table>
<thead>
<tr>
<th>Wait states (WS) (LATENCY)</th>
<th>HCLK (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>V\textsubscript{CORE} Range 1 boost mode</td>
</tr>
<tr>
<td>0 WS (1 CPU cycles)</td>
<td>\leq 34</td>
</tr>
<tr>
<td>1 WS (2 CPU cycles)</td>
<td>\leq 68</td>
</tr>
<tr>
<td>2 WS (3 CPU cycles)</td>
<td>\leq 102</td>
</tr>
<tr>
<td>3 WS (4 CPU cycles)</td>
<td>\leq 136</td>
</tr>
<tr>
<td>4 WS (5 CPU cycles)</td>
<td>\leq 170</td>
</tr>
</tbody>
</table>

After reset, the CPU clock frequency is 16 MHz and 1 wait state (WS) is configured in the **FLASH_ACR** register.

When changing the CPU frequency, the following software sequences must be applied in order to tune the number of wait states needed to access the flash memory:
Increasing the CPU frequency:

1. Program the new number of wait states to the LATENCY bits in the Flash access control register (FLASH_ACR).
2. Check that the new number of wait states is taken into account to access the flash memory by reading the FLASH_ACR register.
3. Analyze the change of CPU frequency change caused either by:
   - changing clock source defined by SW bits in RCC_CFGR register
   - or by CPU clock prescaler defined by HPRE bits in RCC_CFGR

If some of above two steps decreases the CPU frequency, firstly perform this step and then the rest. Otherwise modify The CPU clock source by writing the SW bits in the RCC_CFGR register and then (if needed) modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGR.

4. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGR register.

Decreasing the CPU frequency:

1. Modify the CPU clock source by writing the SW bits in the RCC_CFGR register.
2. If needed, modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGR.
3. Analyze the change of CPU frequency change caused either by:
   - changing clock source defined by SW bits in RCC_CFGR register
   - or by CPU clock prescaler defined by HPRE bits in RCC_CFGR

If some of above two steps increases the CPU frequency, firstly perform another step and then this step. Otherwise modify The CPU clock source by writing the SW bits in the RCC_CFGR register and then (if needed) modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGR.

4. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGR register.

5. Program the new number of wait states to the LATENCY bits in Flash access control register (FLASH_ACR).

6. Check that the new number of wait states is used to access the flash memory by reading the FLASH_ACR register.

4.3.4 Adaptive real-time memory accelerator (ART Accelerator)

The proprietary Adaptive real-time (ART) memory accelerator is optimized for STM32 industry-standard Arm® Cortex®-M4 with FPU processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 with FPU over flash memory technologies, which normally requires the processor to wait for the flash memory at higher operating frequencies.

To release the processor full performance, the accelerator implements an instruction prefetch queue and branch cache which increases program execution speed from the 64-bit flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from flash memory at a CPU frequency up to 170 MHz.
Instruction prefetch

The Cortex®-M4 fetches the instruction over the ICode bus and the literal pool (constant/data) over the DCode bus. The prefetch block aims at increasing the efficiency of ICode bus accesses.

Each flash memory read operation provides 64 bits from either two instructions of 32 bits or four instructions of 16 bits depending on the launched program. This 64-bit current instruction line is saved in a current buffer, and in case of sequential code, at least two CPU cycles are needed to execute the previous read instruction line.

Prefetch on the ICode bus can be used to read the next sequential instruction line from the flash memory while the current instruction line is being requested by the CPU.

Prefetch is enabled by setting the PRFTEN bit in the Flash access control register (FLASH_ACR). This feature is useful if at least one wait state is needed to access the flash memory.

Figure 9 shows the execution of sequential 16-bit instructions with and without prefetch when 3 WS are needed to access the flash memory.
When the code is not sequential (branch), the instruction may not be present in the currently used instruction line or in the prefetched instruction line. In this case (miss), the penalty in terms of number of cycles is at least equal to the number of wait states.
If a loop is present in the current buffer, no new flash access is performed.

**Instruction cache memory (I-Cache)**

To limit the time lost due to jumps, it is possible to retain 32 lines of 4 x 64 bits in an instruction cache memory. This feature can be enabled by setting the instruction cache enable (ICEN) bit in the *Flash access control register (FLASH_ACR)*. Each time a miss occurs (requested data not present in the currently used instruction line, in the prefetched instruction line or in the instruction cache memory), the line read is copied into the instruction cache memory. If some data contained in the instruction cache memory are requested by the CPU, they are provided without inserting any delay. Once all the instruction cache memory lines have been filled, the LRU (least recently used) policy is used to determine the line to replace in the instruction memory cache. This feature is particularly useful in case of code containing loops.

The Instruction cache memory is enable after system reset.

**Data cache memory (D-Cache)**

Literal pools are fetched from flash memory through the DCode bus during the execution stage of the CPU pipeline. Each DCode bus read access fetches 64 bits which are saved in a current buffer. The CPU pipeline is consequently stalled until the requested literal pool is provided. To limit the time lost due to literal pools, accesses through the AHB databus DCode have priority over accesses through the AHB instruction bus ICode.

If some literal pools are frequently used, the data cache memory can be enabled by setting the data cache enable (DCEN) bit in the *Flash access control register (FLASH_ACR)*. This feature works like the instruction cache memory, but the retained data size is limited to 8 rows of 4*64 bits.

The Data cache memory is enable after system reset.

*Note:*  *The D-Cache is active only when data is requested by the CPU (not by DMA1 and DMA2).*

*Data in option bytes block are not cacheable.*

### 4.3.5 Flash program and erase operations

The STM32G4 series embedded flash memory can be programmed using in-circuit programming or in-application programming.

The *in-circuit programming (ICP)* method is used to update the entire contents of the flash memory, using the JTAG, SWD protocol or the bootloader to load the user application into the microcontroller. ICP offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

In contrast to the ICP method, *in-application programming (IAP)* can use any communication interface supported by the microcontroller (I/Os, USB, CAN, UART, I²C, SPI, etc.) to download programming data into memory. IAP allows the user to reprogram the flash memory while the application is running. Nevertheless, part of the application has to have been previously programmed in the flash memory using ICP.

The contents of the flash memory are not guaranteed if a device reset occurs during a flash memory operation.

The flash erase and programming is only possible in the voltage scaling range 1. The VOS[1:0] bits in the PWR_CR1 must be programmed to 01b.
During a program/erase operation to the flash memory, any attempt to read the flash memory stalls the bus. The read operation proceeds correctly once the program/erase operation has completed.

**Unlocking the flash memory**

After reset, write is not allowed in the *Flash control register (FLASH_CR)* to protect the flash memory against possible unwanted operations due, for example, to electric disturbances. The following sequence is used to unlock this register:

1. Write \( \text{KEY1} = 0x45670123 \) in the *Flash key register (FLASH_KEYR)*
2. Write \( \text{KEY2} = 0xCDEF89AB \) in the FLASH_KEYR register.

Any wrong sequence locks up the FLASH_CR register until the next system reset. In the case of a wrong key sequence, a bus error is detected and a Hard Fault interrupt is generated.

The FLASH_CR register can be locked again by software by setting the LOCK bit in the FLASH_CR register.

*Note:* The FLASH_CR register cannot be written when the BSY bit in the *Flash status register (FLASH_SR)* is set. Any attempt to write to it with the BSY bit set causes the AHB bus to stall until the BSY bit is cleared.

### 4.3.6 Flash main memory erase sequences

The flash memory erase operation can be performed at page level or on the whole flash memory (mass erase). Mass erase does not affect the Information block (system flash, OTP and option bytes).

#### Page erase

To erase a page, follow the procedure below:

1. Check that no flash memory operation is ongoing by checking the BSY bit in the *Flash status register (FLASH_SR)*.
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the PER bit and select the page to erase (PNB).
4. Set the STRT bit in the FLASH_CR register.
5. Wait for the BSY bit to be cleared in the FLASH_SR register.

*Note:* The internal oscillator HSI16 (16 MHz) is enabled automatically when STRT bit is set, and disabled automatically when STRT bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

If the page erase is part of write-protected area (by WRP or PCROP), WRPERR is set and the page erase request is aborted.

#### Mass erase

To perform a mass erase, follow the procedure below:
1. Check that no flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register.
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the MER1 bit in the flash memory control register (FLASH_CR).
4. Set the STRT bit in the FLACH_CR register.
5. Wait for the BSY bit to be cleared in the flash status register (FLASH_SR).

**Note:** The internal oscillator HSI16 (16 MHz) is enabled automatically when STRT bit is set, and disabled automatically when STRT bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

If the Flash memory contains a write-protected area (by WRP or PCROP), WRPERR is set and the mass erase request is aborted.

### 4.3.7 Flash main memory programming sequences

The flash memory is programmed 72 bits at a time (64 bits + 8 bits ECC).

Programming in a previously programmed address is not allowed except if the data to write is full zero, and any attempt sets PROGERR flag in the Flash status register (FLASH_SR).

It is only possible to program double word (2 x 32-bit data).

- Any attempt to write byte or half-word sets SIZERR flag in the FLASH_SR register.
- Any attempt to write a double word which is not aligned with a double word address sets PGAERR flag in the FLASH_SR register.

#### Standard programming

The flash memory programming sequence in standard mode is as follows:

1. Check that no flash main memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the PG bit in the Flash control register (FLASH_CR).
4. Perform the data write operation at the desired memory address, inside main memory block or OTP area. Only double word can be programmed.
   - Write a first word in an address aligned with double word
   - Write the second word
5. Wait until the BSY bit is cleared in the FLASH_SR register.
6. Check that EOP flag is set in the FLASH_SR register (meaning that the programming operation has succeed), and clear it by software.
7. Clear the PG bit in the FLASH_SR register if there no more programming request anymore.

**Note:** When the flash interface has received a good sequence (a double word), programming is automatically launched and BSY bit is set. The internal oscillator HSI16 (16 MHz) is enabled
automatically when PG bit is set, and disabled automatically when PG bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

If the user needs to program only one word, double word must be completed with the erase value 0xFFFF FFFF to launch automatically the programming.

ECC is calculated from the double word to program.

**Fast programming**

This mode allows to program a row (32 double words), and to reduce the page programming time by eliminating the need for verifying the flash locations before they are programmed and to avoid rising and falling time of high voltage for each double word. During fast programming, the CPU clock frequency (HCLK) must be at least 8 MHz.

Only the main memory can be programmed in Fast programming mode.

The flash main memory programming sequence in standard mode is as follows:

1. Perform a mass erase. If not, PGSERR is set.
2. Check that no flash main memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).
3. Check and clear all error programming flag due to a previous programming.
4. Set the FSTPG bit in Flash control register (FLASH_CR).
5. Write the 32 double words to program a row. Only double words can be programmed:
   - Write a first word in an address aligned with double word
   - Write the second word.
6. Wait until the BSY bit is cleared in the FLASH_SR register.
7. Check that EOP flag is set in the FLASH_SR register (meaning that the programming operation has succeed), and clear it by software.
8. Clear the FSTPG bit in the FLASH_SR register if there no more programming request anymore.

**Note:** If the flash is attempted to be written in Fast programming mode while a read operation is ongoing, the programming is aborted without any system notification (no error flag is set).

When the flash interface has received the first double word, programming is automatically launched. The BSY bit is set when the high voltage is applied for the first double word, and it is cleared when the last double word has been programmed or in case of error. The internal oscillator HSI16 (16 MHz) is enabled automatically when FSTPG bit is set, and disabled automatically when FSTPG bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

The 32 double word must be written successively. The high voltage is kept on the flash for all the programming. Maximum time between two double words write requests is the time programming (around 2 x 25us). If a second double word arrives after this time programming, fast programming is interrupted and MISSERR is set.

High voltage cannot exceed 8 ms for a full row between 2 erases. This is guaranteed by the sequence of 32 double words successively written with a clock system greater or equal to 8MHz. An internal time-out counter counts 7ms when Fast programming is set and stops the programming when time-out is over. In this case the FASTERR bit is set.

If an error occurs, high voltage is stopped and next double word to programmed is not programmed. Anyway, all previous double words have been properly programmed.
Programming errors

Several kinds of errors can be detected. In case of error, the flash memory operation (programming or erasing) is aborted.

- **PROGERR**: Programming Error
  
  In standard programming: PROGERR is set if the word to write is not previously erased (except if the value to program is full zero).

- **SIZERR**: Size Programming Error
  
  In standard programming or in fast programming: only double word can be programmed and only 32-bit data can be written. SIZERR is set if a byte or an half-word is written.

- **PGAERR**: Alignment Programming Error
  
  PGAERR is set if one of the following conditions occurs:
  - In standard programming: the first word to be programmed is not aligned with a double word address, or the second word doesn’t belong to the same double word address.
  - In fast programming: the data to program doesn’t belong to the same row than the previous programmed double words, or the address to program is not greater than the previous one.

- **PGSERR**: Programming Sequence Error
  
  PGSERR is set if one of the following conditions occurs:
  - In the standard programming sequence or the fast programming sequence: a data is written when PG and FSTPG are cleared.
  - In the standard programming sequence or the fast programming sequence: MER1, and PER are not cleared when PG or FSTPG is set.
  - In the fast programming sequence: the mass erase is not performed before setting FSTPG bit.
  - In the mass erase sequence: PG, FSTPG, and PER are not cleared when MER1 is set.
  - In the page erase sequence: PG, FSTPG, MER1 are not cleared when PER is set.
  - PGSERR is set also if PROGERR, SIZERR, PGAERR, WRPERR, MISSERR, FASTERR or PGSERR is set due to a previous programming error.

- **WRPERR**: Write Protection Error
  
  WRPERR is set if one of the following conditions occurs:
  - Attempt to program or erase in a write protected area (WRP) or in a PCROP area or in a securable memory area.
  - Attempt to perform an erase when one page or more is protected by WRP or PCROP.
  - The debug features are connected or the boot is executed from SRAM or from System flash when the read protection (RDP) is set to Level 1.
  - Attempt to modify the option bytes when the read protection (RDP) is set to Level 2.

- **MISSERR**: Fast Programming Data Miss Error
  
  In fast programming: all the data must be written successively. MISSERR is set if the previous data programmation is finished and the next data to program is not written yet.

- **FASTERR**: Fast Programming Error
In fast programming: FASTERR is set if one of the following conditions occurs:
- When FSTPG bit is set for more than 7ms which generates a time-out detection.
- When the fast programming has been interrupted by a MISSERR, PGAERR, WRPERR or SIZERR.

If an error occurs during a program or erase operation, one of the following error flags is set in the FLASH_SR register:
- PROGERR, SIZERR, PGAERR, PGSERR, MISSERR (Program error flags),
- WRPERR (Protection error flag)

In this case, if the error interrupt enable bit ERRIE is set in the Flash status register (FLASH_SR), an interrupt is generated and the operation error flag OPERR is set in the FLASH_SR register.

Note: If several successive errors are detected (for example, in case of DMA transfer to the flash memory), the error flags cannot be cleared until the end of the successive write requests.

Programming and caches

If a flash memory write access concerns some data in the data cache, the flash write access modifies the data in the flash memory and the data in the cache.

If an erase operation in flash memory also concerns data in the data or instruction cache, you have to make sure that these data are rewritten before they are accessed during code execution. If this cannot be done safely, it is recommended to flush the caches by setting the DCRST and ICRST bits in the Flash access control register (FLASH_ACR).

Note: The I/D cache should be flushed only when it is disabled (I/DCEN = 0).
4.4 FLASH option bytes

4.4.1 Option bytes description

The option bytes are configured by the end user depending on the application requirements. As a configuration example, the watchdog can be selected in hardware or software mode (refer to Section 5.4.2: Option bytes programming).

A double word is split up as follows in the option bytes:

<table>
<thead>
<tr>
<th>Table 20. Option byte format</th>
</tr>
</thead>
<tbody>
<tr>
<td>63-24</td>
</tr>
<tr>
<td>Complemented option byte 3</td>
</tr>
</tbody>
</table>

The organization of these bytes inside the information block is as shown in Table 31: Option byte organization.

The option bytes can be read from the memory locations listed in Table 31: Option byte organization or from the Option byte registers:

- Flash option register (FLASH_OPTR)
- Flash PCROP1 Start address register (FLASH_PCROP1SR)
- Flash PCROP1 End address register (FLASH_PCROP1ER)
- Flash WRP area A address register (FLASH_WRP1AR)
- Flash WRP area B address register (FLASH_WRP1BR)

<table>
<thead>
<tr>
<th>Table 21. Option byte organization(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
</tr>
<tr>
<td>1FFF7800</td>
</tr>
<tr>
<td>1FFF7808</td>
</tr>
<tr>
<td>1FFF7810</td>
</tr>
<tr>
<td>1FFF7818</td>
</tr>
<tr>
<td>1FFF7820</td>
</tr>
<tr>
<td>1FFF7828</td>
</tr>
</tbody>
</table>

1. Negated values are overlined.
User and read protection option bytes

Flash memory address: 0x1FFF 7800
ST production value: 0xFFEF F8AA

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
</tbody>
</table>
| 30  | **IRH_EN**: Internal reset holder on NRST pin  
|     | 0: IRH disabled  
|     | 1: IRH enabled |
| 29-28| **NRST_MODE[1:0]**: PG10 pad mode  
|      | 00: Reset Input/Output  
|      | 01: Reset Input only  
|      | 10: GPIO  
|      | 11: Reset Input/Output |
| 27  | **nBOOT0**: nBOOT0 option bit  
|     | 0: nBOOT0 = 0  
|     | 1: nBOOT0 = 1 |
| 26  | **nSWBOOT0**: Software BOOT0  
|     | 0: BOOT0 taken from the option bit nBOOT0  
|     | 1: BOOT0 taken from PB8/BOOT0 pin |
| 25  | **CCMSRAM_RST**: CCM SRAM erase when system reset  
|     | 0: CCM SRAM erased when a system reset occurs  
|     | 1: CCM SRAM is not erased when a system reset occurs |
| 24  | **SRAM_PE**: SRAM1 and CCM SRAM parity check enable  
|     | 0: SRAM1 and CCM SRAM parity check enable  
|     | 1: SRAM1 and CCM SRAM parity check disable |
| 23  | **nBOOT1**: Boot configuration  
|     | Together with the BOOT0 pin, this bit selects boot mode from the flash main memory, SRAM1 or the System memory. Refer to Section 2.6: Boot configuration. |
| 22  | **PB4_PUPEN**: PB4 pull-up enable  
|     | 0: USB power delivery dead-battery enabled/NJTRST pull-up deactivated  
|     | 1: USB power delivery dead-battery disabled/NJTRST pull-up activated |

**Note:** Only for Category 4 devices (otherwise Reserved)
Bit 19 WWDG_SW: Window watchdog selection
0: Hardware window watchdog
1: Software window watchdog

Bit 18 IWDG_STDBY: Independent watchdog counter freeze in Standby mode
0: Independent watchdog counter is frozen in Standby mode
1: Independent watchdog counter is running in Standby mode

Bit 17 IWDG_STOP: Independent watchdog counter freeze in Stop mode
0: Independent watchdog counter is frozen in Stop mode
1: Independent watchdog counter is running in Stop mode

Bit 16 IWDG_SW: Independent watchdog selection
0: Hardware independent watchdog
1: Software independent watchdog

Bit 15 Reserved, must be kept at reset value.

Bit 14 nRST_SHDW
0: Reset generated when entering the Shutdown mode
1: No reset generated when entering the Shutdown mode

Bit 13 nRST_STDBY
0: Reset generated when entering the Standby mode
1: No reset generated when entering the Standby mode

Bit 12 nRST_STOP
0: Reset generated when entering the Stop mode
1: No reset generated when entering the Stop mode

Bit 11 Reserved, must be kept at reset value.

Bits 10:8 BOR_LEV: BOR reset Level
These bits contain the VDD supply level threshold that activates/releases the reset.
000: BOR Level 0. Reset level threshold is around 1.7 V
001: BOR Level 1. Reset level threshold is around 2.0 V
010: BOR Level 2. Reset level threshold is around 2.2 V
011: BOR Level 3. Reset level threshold is around 2.5 V
100: BOR Level 4. Reset level threshold is around 2.8 V

Bits 7:0 RDP: Read protection level
0xAA: Level 0, read protection not active
0xCC: Level 2, chip read protection active
Others: Level 1, memories read protection active

**PCROP1 Start address option bytes**

Flash memory address: 0x1FFF 7808
Reset value: 0xFFFF FFFF (ST production value)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

PCROP1_STRT[15:0]

| f | f | f | f | f | f | f | f | f | f | f | f | f | f | f | f |
Embedded flash memory (FLASH) for category 4 devices

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **PCROP1_Strt[15:0]**: PCROP area start offset

PCROP1 contains the first double-word of the PCROP area for bank1.

**PCROP1 End address option bytes**

Flash memory address: 0x1FFF 7810

Reset value: 0x00FF 0000 (ST production value)

Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).

<table>
<thead>
<tr>
<th>PCROP1_END[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
</tr>
</tbody>
</table>

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

**PCROP1.End[15:0]**

Bit 31  **PCROP_RDP**: PCROP area preserved when RDP level decreased

This bit is set only. It is reset after a full mass erase due to a change of RDP from Level 1 to Level 0.

0: PCROP area is not erased when the RDP level is decreased from Level 1 to Level 0.

1: PCROP area is erased when the RDP level is decreased from Level 1 to Level 0 (full mass erase).

Bits 30:16  Reserved, must be kept at reset value.

Bits 15:0  **PCROP1.End[15:0]**: Bank 1 PCROP area end offset

PCROP1.End contains the last double-word of the PCROP area.

**WRP1 Area A address option bytes**

Flash memory address: 0x1FFF 7818

Reset value: 0xFF00 FFFF (ST production value)

Note: All reserved bits are set after first reprogramming (with no possibility to reset them back).

<table>
<thead>
<tr>
<th>WRP1.End[7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
</tr>
</tbody>
</table>

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

**WRP1A.End[7:0]**

Bits 31:24  Reserved, must be kept at reset value.

Bits 23:16  **WRP1A.End[7:0]**: WRP first area “A” end offset

WRP1A.End contains the last page of WRP first area.

Bits 15:8  Reserved, must be kept at reset value.
Embedded flash memory (FLASH) for category 4 devices

Bits 7:0 \textbf{WRP1A\_START}[7:0]: WRP first area “A” start offset
WRP1A\_START contains the first page of WRP first area.

**WRP1 Area B address option bytes**
Flash memory address: 0x1FFF 7820
Reset value: 0xFF00 FFFF (ST production value)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WRP1B_END[7:0]</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:16 \textbf{WRP1B\_END}[7:0]: WRP second area “B” end offset
WRP1B\_END contains the last page of the WRP second area.

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 \textbf{WRP1B\_START}[7:0]: WRP second area start offset
WRP1B\_START contains the last page of the WRP second area.

**Securable memory area option bytes**
Flash memory address: 0x1FFF7828
Reset value: 0xFF00FE00 (ST production value)

\textbf{Note}: All reserved bits are set after first reprogramming (with no possibility to reset them back).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 \textbf{BOOT\_LOCK}: used to force boot from user area
0: Boot based on the pad/option bit configuration
1: Boot forced from main flash memory

Bits 15:9 Reserved, must be kept at reset value.

Bits 8:0 \textbf{SEC\_SIZE1[8:0]}: Securable memory area size
Contains the number of securable flash memory pages
4.4.2 Option bytes programming

After reset, the options related bits in the Flash control register (FLASH_CR) are write-protected. To run any operation on the option bytes page, the option lock bit OPTLOCK in the Flash control register (FLASH_CR) must be cleared. The following sequence is used to unlock this register:

1. Unlock the FLASH_CR with the LOCK clearing sequence (refer to Unlocking the flash memory).
2. Write OPTKEY1 = 0x08192A3B in the Flash option key register (FLASH_OPTKEYR).
3. Write OPTKEY2 = 0x4C5D6E7F in the FLASH_OPTKEYR register.

The user options can be protected against unwanted erase/program operations by setting the OPTLOCK bit by software.

*Note:* If LOCK is set by software, OPTLOCK is automatically set too.

Modifying user options

The option bytes are programmed differently from a main memory user address. To modify the user options value, follow the procedure below:

1. Check that no flash memory operation is on going by checking the BSY bit in the Flash status register (FLASH_SR).
2. Clear OPTLOCK option lock bit with the clearing sequence described above.
3. Write the desired options value in the options registers: Flash option register (FLASH_OPTR), Flash PCROP1 Start address register (FLASH_PCROP1SR), Flash PCROP1 End address register (FLASH_PCROP1ER), Flash WRP area A address register (FLASH_WRP1AR), Flash WRP area B address register (FLASH_WRP1BR).
4. Set the Options Start bit OPTSTRT in the Flash control register (FLASH_CR).
5. Wait for the BSY bit to be cleared.

*Note:* Any modification of the value of one option is automatically performed by erasing both user option bytes pages first and then programming all the option bytes with the values contained in the flash option registers.

Option byte loading

After the BSY bit is cleared, all new options are updated into the flash but they are not applied to the system. They have effect on the system when they are loaded. Option bytes loading (OBL) is performed in two cases:

- when OBL_LAUNCH bit is set in the Flash control register (FLASH_CR).
- after a power reset (BOR reset or exit from Standby/Shutdown modes).

Option byte loader performs a read of the options block and stores the data into internal option registers. These internal registers configure the system and cannot be read with by software. Setting OBL_LAUNCH generates a reset so the option byte loading is performed under system reset.

Each option bit has also its complement in the same double word. During option loading, a verification of the option bit and its complement allows to check the loading has correctly taken place.

During option byte loading, the options are read by double word with ECC. If the word and its complement are matching, the option word/byte is copied into the option register.
If the comparison between the word and its complement fails, a status bit OPTVERR is set. Mismatch values are forced into the option registers:

- For USR OPT option, the value of mismatch is all options at ‘1’, except for BOR.LEV which is “000” (lowest threshold)
- For WRP option, the value of mismatch is the default value “No protection”
- For RDP option, the value of mismatch is the default value “Level 1”
- For PCROP, the value of mismatch is “all memory protected”

On system reset rising, internal option registers are copied into option registers which can be read and written by software (FLASH_OPTR, FLASH_PCROP1SR, FLASH_PCROP1ER, FLASH_WRP1AR, FLASH_WRP1BR). These registers are also used to modify options. If these registers are not modified by user, they reflects the options status of the system. See Section : Modifying user options for more details.

4.5 FLASH memory protection

The flash main memory can be protected against external accesses with the Read protection (RDP). The pages of the flash memory can also be protected against unwanted write due to loss of program counter contexts. The write-protection (WRP) granularity is one page (2 Kbytes). Apart of the flash memory can also be protected against read and write from third parties (PCROP). The PCROP granularity is double word (64-bit).

4.5.1 Read protection (RDP)

The read protection is activated by setting the RDP option byte and then, by applying a system reset to reload the new RDP option byte. The read protection protects to the flash main memory, the option bytes, the backup registers (TAMP_BKPxR in the RTC) and the CCM SRAM.

Note: If the read protection is set while the debugger is still connected (or had been connected since the last power on) through JTAG/SWD, apply a POR (power-on reset) instead of a system reset. If the read protection is programmed through software, don't set the OBL.LAUNCH bit (FLASH_CR register) but perform a POR to reload the option byte. This can be done with a transition Standby (or Shutdown) mode followed by a wakeup.

There are three levels of read protection from no protection (level 0) to maximum protection or no debug (level 2).

The flash memory is protected when the RDP option byte and its complement contain the pair of values shown in Table 32.

<table>
<thead>
<tr>
<th>RDP byte value</th>
<th>RDP complement value</th>
<th>Read protection level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xAA</td>
<td>0x55</td>
<td>Level 0 (production value)</td>
</tr>
<tr>
<td>Any value except 0xAA or 0xCC</td>
<td>Any value (not necessarily complementary) except 0x55 and 0x33</td>
<td>Level 1</td>
</tr>
<tr>
<td>0xCC</td>
<td>0x33</td>
<td>Level 2</td>
</tr>
</tbody>
</table>

The System memory area is read accessible whatever the protection level. It is never accessible for program/erase operation.
Level 0: no protection

Read, program and erase operations into the flash main memory area are possible. The option bytes, the CCM SRAM and the backup registers are also accessible by all operations.

Level 1: Read protection

This is the default protection level when RDP option byte is erased. It is defined as well when RDP value is at any value different from 0xAA and 0xCC, or even if the complement is not correct.

- **User mode**: Code executing in user mode (Boot Flash) can access flash main memory, option bytes, CCM SRAM and backup registers with all operations.
- **Debug, boot RAM and bootloader modes**: In debug mode or when code is running from boot RAM or bootloader, the flash main memory, the backup registers (TAMP_BKxR in the RTC) and the CCM SRAM are totally inaccessible. In these modes, a read or write access to the flash generates a bus error and a Hard Fault interrupt.

**Caution**: In case the Level 1 is configured and no PCROP area is defined, it is mandatory to set PCROP_RDP bit to 1 (full mass erase when the RDP level is decreased from Level 1 to Level 0). In case the Level 1 is configured and a PCROP area is defined, if user code needs to be protected by RDP but not by PCROP, it must not be placed in a page containing a PCROP area.

Level 2: No debug

In this level, the protection level 1 is guaranteed. In addition, the Cortex®-M4 debug port (boundary scan TAP and Cortex®-M4 with FPU TAP), the boot from RAM (boot RAM mode) and the boot from System memory (bootloader mode) are no more available. In user execution mode (boot FLASH mode), all operations are allowed on the flash main memory. On the contrary, only read operations can be performed on the option bytes.

Option bytes cannot be programmed nor erased. Thus, the level 2 cannot be removed at all: it is an irreversible operation. When attempting to modify the options bytes, the protection error flag WRPERR is set in the Flash_SR register and an interrupt can be generated.

**Note**: The debug feature is also disabled under reset.

STMicroelectronics is not able to perform analysis on defective parts on which the level 2 protection has been set.

Changing the Read protection level

It is easy to move from level 0 to level 1 by changing the value of the RDP byte to any value (except 0xCC). By programming the 0xCC value in the RDP byte, it is possible to go to level 2 either directly from level 0 or from level 1. Once in level 2, it is no more possible to modify the Read protection level.

When the RDP is reprogrammed to the value 0xAA to move from Level 1 to Level 0, a mass erase of the flash main memory is performed if PCROP_RDP is set in the Flash PCROP1 End address register (FLASH_PCROP1ER). The backup registers (TAMP_BKxR in the RTC) and the CCM SRAM are also erased. The user options except PCROP protection are set to their previous values copied from FLASH_OPTR, FLASH_WRPxyR (x=1 and y =A or B). PCROP is disable. The OTP area is not affected by mass erase and remains unchanged.
If the bit PCROP_RDP is cleared in the FLASH_PCROP1ER, the full mass erase is replaced by a partial mass erase that is successive page erases, except for the pages protected by PCROP. This is done in order to keep the PCROP code. Only when the flash memory is erased, options are re-programmed with their previous values. This is also true for FLASH_PCROPxSR and FLASH_PCROPxER registers (x=1).

**Note:** Full mass erase or partial mass erase is performed only when Level 1 is active and Level 0 requested. When the protection level is increased (0->1, 1->2, 0->2) there is no mass erase. To validate the protection level change, the option bytes must be re-loaded through the OBL_LAUNCH bit in flash control register.

**Figure 7. Changing the read protection (RDP) level**

![Diagram](image)

**Table 23. Access status versus protection level and execution modes**

<table>
<thead>
<tr>
<th>Area</th>
<th>Protection level</th>
<th>User execution (BootFromFlash)</th>
<th>Debug/ BootFromRam/ BootFromLoader(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read</td>
<td>Write</td>
<td>Erase</td>
</tr>
<tr>
<td>Flash main memory</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>System memory</td>
<td>1</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>System memory</td>
<td>2</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

(1) ST recommends using the BOOT_FROM_RAM flags only in BootFromLoader mode.
(2) The code pages in System memory are protected against mass erase.
(3) The value in Flash main memory is the production value.
Apart of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. The PCROP area has a double word (64-bit) granularity. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0 (refer to Changing the Read protection level).

Each PCROP area is defined by a start page offset and an end page offset related to the physical flash memory address. These offsets are defined in the PCROP address registers

- Flash PCROP1 Start address register (FLASH_PCROP1SR), Flash PCROP1 End address register (FLASH_PCROP1ER).

- The PCROPx (x = 1) area is defined from the address: flash memory base address + [PCROPx_STRT x 0x8] (included) to the address: flash memory base address + [(PCROPx_END+1) x 0x8] (excluded). The minimum PCROP area size is two double-words (128 bits).

For example, to protect by PCROP from the address 0x0806 2F80 (included) to the address 0x0807 0004 (included):

- if boot in flash is selected, FLASH_PCROP1SR and FLASH_PCROP1ER registers must be programmed with:
  - PCROP1_STRT = 0xC5F0.
  - PCROP1_END = 0xE000.
Any read access performed through the D-bus to a PCROP protected area triggers RDERR flag error.

Any PCROP protected address is also write protected and any write access to one of these addresses triggers WRPERR.

Any PCROP area is also erase protected. Consequently, any erase to a page in this zone is impossible (including the page containing the start address and the end address of this zone). A software mass erase cannot be performed if one zone is PCROP protected.

For previous example, due to erase by page, all pages from page 0xC5 to 0xE0 are protected in case of page erase. (All addresses from 0x0806 2800 to 0x0807 07FF can't be erased).

Deactivation of PCROP can only occurs when the RDP is changing from level 1 to level 0. If the user options modification tries to clear PCROP or to decrease the PCROP area, the options programming is launched but PCROP area stays unchanged. On the contrary, it is possible to increase the PCROP area.

When option bit PCROP_RDP is cleared, when the RDP is changing from level 1 to level 0, mass erase is replaced by partial mass erase to keep the PCROP area (refer to Changing the Read protection level). In this case, PCROP1_STRT and PCROP1_END are also not erased.

Note: It is recommended to align PCROP area with page granularity when using PCROP_RDP, or to leave free the rest of the page where PCROP zone starts or ends.

<table>
<thead>
<tr>
<th>PCROPx registers values (x = 1)</th>
<th>PCROP protection area</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCROPx_offset_strt &gt; PCROPx_offset_end</td>
<td>No PCROP area.</td>
</tr>
<tr>
<td>PCROPx_offset_strt &lt; PCROPx_offset_end</td>
<td>The area between PCROPx_offset_strt and PCROPx_offset_end is protected. It is possible to write:</td>
</tr>
<tr>
<td></td>
<td>– PCROPx_offset_strt with a lower value</td>
</tr>
<tr>
<td></td>
<td>– PCROPx_offset_end with a higher value.</td>
</tr>
</tbody>
</table>

1. The minimum PCROP area size is 2xdouble words: PCROPx_offset_strt and PCROPx_offset_end.

4.5.3 Write protection (WRP)

The user area in flash memory can be protected against unwanted write operations. It allows either to specify:
- Two write-protected (WRP) areas can be defined, with page (2 Kbytes) granularity.

Each area is defined by a start page offset and an end page offset related to the physical flash base address. These offsets are defined in the WRP address registers: Flash WRP area A address register (FLASH_WRP1AR), Flash WRP area B address register (FLASH_WRP1BR).

The WRP "y" area (x=1 and y=A,B) is defined from the address: Flash memory Base address + [WRPxy_STRT x 0x800] (included) to the address: Flash memory Base address + [(WRPxy_END+1) x 0x800] (excluded).
For example, to protect by WRP from the address 0x0801 2800 (included) to the address 0x0801 87FF (included):

- if boot in flash is selected, FLASH_WRP1AR register must be programmed with:
  - WRP1A_STRT = 0x25.
  - WRP1A_END = 0x30.

WRP1B_STRT and WRP1B_END in FLASH_WRP1BR can be used instead (area “B” in the flash memory).

When WRP is active, it cannot be erased or programmed. Consequently, a software mass erase cannot be performed if one area is write-protected.

If an erase/program operation to a write-protected part of the flash memory is attempted, the write protection error flag (WRPERR) is set in the FLASH_SR register. This flag is also set for any write access to:

- OTP area
- part of the flash memory that can never be written like the ICP
- PCROP area.

Note: When the memory read protection level is selected (RDP level = 1), it is not possible to program or erase flash memory if the CPU debug features are connected (JTAG or single wire) or boot code is being executed from RAM or System flash, even if WRP is not activated.

Note: To validate the WRP options, the option bytes must be reloaded through the OBL_LAUNCH bit in flash control register.

### Table 25. WRP protection

<table>
<thead>
<tr>
<th>WRP registers values (x=1 y= A/B)</th>
<th>WRP protection area</th>
</tr>
</thead>
<tbody>
<tr>
<td>WRPxy_STRT = WRPxy_END</td>
<td>Page WRPxy is protected.</td>
</tr>
<tr>
<td>WRPxy_STRT &gt; WRPxy_END</td>
<td>No WRP area.</td>
</tr>
<tr>
<td>WRPxy_STRT &lt; WRPxy_END</td>
<td>The pages from WRPxy_STRT to WRPxy_END are protected.</td>
</tr>
</tbody>
</table>

#### 4.5.4 Securable memory area

This is an area of code that can be executed only once at boot, and never again unless a new reset occurs. The main purpose of the securable memory area is to protect a specific part of flash memory against undesired access. This allows implementing software security services such as secure key storage or safe boot. Securable memory area is located in the main flash memory. It is dedicated to executing trusted code. When not secured, the securable memory behaves like the remainder of main flash memory. When secured (the SEC_PROT1 bit of the FLASH_CR register set), any attempt to program or erase in a secure memory area generates a write protection error (WRPERR flag is set) and any attempt to read from it generates a read error (RDERR flag is set).

The size of the securable memory area is defined by the SEC_SIZE1[8:0] bitfield of the FLASH_SEC register. It can be modified only in RDP Level 0. Its content is erased upon changing from RDP Level 1 to Level 0, even if it overlaps with PCROP pages.
The securable memory area is defined from the address: Bank base address (included) to the address: Bank base address + (0x800 * SEC_SIZE1) (excluded).

### 4.5.5 Disabling core debug access

For executing sensitive code or manipulating sensitive data in securable memory area, the debug access to the core can temporarily be disabled.

In RDP level 2, the debugger is disabled by hardware, but in other RDP levels, the debugger can be disabled by software using the bit DBG_SWEN in the FLASH_ACR register.

*Figure 11* gives an example of managing DBG_SWEN and SEC_PROT bits.

**Figure 8. Example of disabling core debug access**

![Diagram of core debug access](MSv42192V1)

### 4.5.6 Forcing boot from flash memory

To increase the security and establish a chain of trust, the BOOT_LOCK option bit of the FLASH_SEC1R/FLASH_SEC2R register allows forcing the system to boot from the main flash memory regardless the other boot options. It is always possible to set the BOOT_LOCK bit. However, it is possible to reset it only when:

- RDP is set to Level 0, or
- RDP is set to Level 1, while Level 0 is requested and a full mass-erase is performed.

### 4.6 FLASH interrupts

**Table 26. Flash interrupt request**

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Event flag/interrupt clearing method</th>
<th>Interrupt enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>End of operation</td>
<td>EOP(1)</td>
<td>Write EOP=1</td>
<td>EOPIE</td>
</tr>
<tr>
<td>Operation error</td>
<td>OPERR(2)</td>
<td>Write OPERR=1</td>
<td>ERRIE</td>
</tr>
<tr>
<td>Read error</td>
<td>RDERR</td>
<td>Write RDERR=1</td>
<td>RDERRIE</td>
</tr>
<tr>
<td>ECC correction</td>
<td>ECC</td>
<td>Write ECC=1</td>
<td>ECCCIE</td>
</tr>
</tbody>
</table>

1. EOP is set only if EOPIE is set.
2. OPERR is set only if ERRIE is set.
## 4.7 FLASH registers

### 4.7.1 Flash access control register (FLASH_ACR)

**Address offset:** 0x00  
**Reset value:** 0x0004 0601  
**Access:** no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit 31:19 Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 18 <strong>DBG_SWN:</strong> Debug software enable</td>
</tr>
<tr>
<td>SW may use this bit to enable/disable the debugger.</td>
</tr>
<tr>
<td>0: Debugger disabled</td>
</tr>
<tr>
<td>1: Debugger enabled</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 17:15 Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 14 <strong>SLEEP_PD:</strong> Flash Power-down mode during Sleep or Low-power sleep mode</td>
</tr>
<tr>
<td>This bit determines whether the flash memory is in Power-down mode or Idle mode when the device is in Sleep or Low-power sleep mode.</td>
</tr>
<tr>
<td>0: Flash in Idle mode during Sleep and Low-power sleep modes</td>
</tr>
<tr>
<td>1: Flash in Power-down mode during Sleep and Low-power sleep modes</td>
</tr>
<tr>
<td><strong>Caution:</strong> The flash must not be put in power-down while a program or an erase operation is on-going.</td>
</tr>
</tbody>
</table>

| Bit 13 **RUN_PD:** Flash Power-down mode during Run or Low-power run mode |
| This bit is write-protected with FLASH_PDKEYR. |
| This bit determines whether the flash memory is in Power-down mode or Idle mode when the device is in Run or Low-power run mode. The flash memory can be put in power-down mode only when the code is executed from RAM. The flash must not be accessed when RUN_PD is set. |
| 0: Flash in Idle mode |
| 1: Flash in Power-down mode |
| **Caution:** The flash must not be put in power-down while a program or an erase operation is on-going. |

| Bit 12 **DCRST:** Data cache reset |
| 0: Data cache is not reset |
| 1: Data cache is reset |
| This bit can be written only when the data cache is disabled. |
4.7.2 Flash Power-down key register (FLASH_PDKEYR)

Address offset: 0x04
Reset value: 0x0000 0000
Access: no wait state, word access

Bits 31:0 PDKEYR[31:0]: Power-down in Run mode flash key
The following values must be written consecutively to unlock the RUN_PD bit in FLASH_ACR:
PDKEY1: 0x0415 2637
PDKEY2: 0xFAFB FCFD
4.7.3  Flash key register (FLASH_KEYR)

Address offset: 0x08
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w w w w w w w w w w w w w w w w</td>
</tr>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

Bits 31:0  **KEYR[31:0]**: Flash key

The following values must be written consecutively to unlock the FLACH_CR register allowing flash programming/erasing operations:
KEY1: 0x4567 0123
KEY2: 0xCDEF 89AB

4.7.4  Flash option key register (FLASH_OPTKEYR)

Address offset: 0x0C
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w w w w w w w w w w w w w w w w</td>
</tr>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

Bits 31:0  **OPTKEYR[31:0]**: Option byte key

The following values must be written consecutively to unlock the FLACH_OPTR register allowing option byte programming/erasing operations:
KEY1: 0x0819 2A3B
KEY2: 0x4C5D 6E7F

4.7.5  Flash status register (FLASH_SR)

Address offset: 0x10
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access
# Embedded flash memory (FLASH) for category 4 devices

<table>
<thead>
<tr>
<th>Bit 31:16</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 31:17</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 16</td>
<td><strong>BSY</strong>: Busy</td>
</tr>
<tr>
<td>This indicates that a flash operation is in progress. This is set on the beginning of a flash operation and reset when the operation finishes or when an error occurs.</td>
<td></td>
</tr>
<tr>
<td>Bit 15</td>
<td><strong>OPTERR</strong>: Option validity error</td>
</tr>
<tr>
<td>Set by hardware when the options read may not be the one configured by the user. If option haven’t been properly loaded, OPTVERR is set again after each system reset.</td>
<td></td>
</tr>
<tr>
<td>Cleared by writing 1.</td>
<td></td>
</tr>
<tr>
<td>Bit 14</td>
<td><strong>RDERR</strong>: PCROP read error</td>
</tr>
<tr>
<td>Set by hardware when an address to be read through the D-bus belongs to a read protected area of the flash (PCROP protection). An interrupt is generated if RDERRIE is set in FLASH_CR.</td>
<td></td>
</tr>
<tr>
<td>Cleared by writing 1.</td>
<td></td>
</tr>
<tr>
<td>Bits 13:10</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 9</td>
<td><strong>FASTERR</strong>: Fast programming error</td>
</tr>
<tr>
<td>Set by hardware when a fast programming sequence (activated by FSTPG) is interrupted due to an error (alignment, size, write protection or data miss). The corresponding status bit (PGAERR, SIZERR, WRPERR or MISSERR) is set at the same time.</td>
<td></td>
</tr>
<tr>
<td>Cleared by writing 1.</td>
<td></td>
</tr>
<tr>
<td>Bit 8</td>
<td><strong>MISSERR</strong>: Fast programming data miss error</td>
</tr>
<tr>
<td>In Fast programming mode, 32 double words must be sent to flash successively, and the new data must be sent to the flash logic control before the current data is fully programmed. MISSERR is set by hardware when the new data is not present in time.</td>
<td></td>
</tr>
<tr>
<td>Cleared by writing 1.</td>
<td></td>
</tr>
<tr>
<td>Bit 7</td>
<td><strong>PGSERR</strong>: Programming sequence error</td>
</tr>
<tr>
<td>Set by hardware when a write access to the flash memory is performed by the code while PG or FSTPG have not been set previously. Set also by hardware when PROGERR, SIZERR, PGAERR, WRPERR, MISSERR or FASTERR is set due to a previous programming error.</td>
<td></td>
</tr>
<tr>
<td>Cleared by writing 1.</td>
<td></td>
</tr>
<tr>
<td>Bit 6</td>
<td><strong>SIZERR</strong>: Size error</td>
</tr>
<tr>
<td>Set by hardware when the size of the access is a byte or half-word during a program or a fast program sequence. Only double word programming is allowed (consequently: word access).</td>
<td></td>
</tr>
<tr>
<td>Cleared by writing 1.</td>
<td></td>
</tr>
</tbody>
</table>
Bit 5 **PGAERR**: Programming alignment error
Set by hardware when the data to program cannot be contained in the same 64-bit flash memory row in case of standard programming, or if there is a change of page during fast programming.
Cleared by writing 1.

Bit 4 **WRPERR**: Write protection error
Set by hardware when an address to be erased/programmed belongs to a write-protected part (by WRP, PCROP or RDP level 1) of the flash memory.
Cleared by writing 1.

Bit 3 **PROGERR**: Programming error
Set by hardware when a double-word address to be programmed contains a value different from '0xFFFF FFFF FFFF FFFF' before programming, except if the data to write is '0x0000 0000 0000 0000'.
Cleared by writing 1.

Bit 2 Reserved, must be kept at reset value.

Bit 1 **OPERR**: Operation error
Set by hardware when a flash memory operation (program / erase) completes unsuccessfully.
This bit is set only if error interrupts are enabled (ERRIE = 1).
Cleared by writing ‘1’.

Bit 0 **EOP**: End of operation
Set by hardware when one or more flash memory operation (programming / erase) has been completed successfully.
This bit is set only if the end of operation interrupts are enabled (EOPIE = 1).
Cleared by writing 1.

### 4.7.6 Flash control register (FLASH_CR)

Address offset: 0x14
Reset value: 0xC000 0000
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

```
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs_w</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rs</td>
<td>rs</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PNB[7:0]</td>
<td>MER1</td>
<td>PER</td>
<td>PG</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Bit 31 **LOCK**: FLASH_CR lock
This bit is set only. When set, the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence.
In case of an unsuccessful unlock operation, this bit remains set until the next system reset.
Bit 30 **OPTLOCK**: Options lock
   This bit is set only. When set, all bits concerning user option in FLASH_CR
   register and so option page are locked. This bit is cleared by hardware after
detecting the unlock sequence. The LOCK bit must be cleared before doing the
unlock sequence for OPTLOCK bit.
   In case of an unsuccessful unlock operation, this bit remains set until the next
reset.

Bit 29 Reserved, must be kept at reset value.

Bit 28 **SEC_PROT1**: Securable memory area protection bit.
   This bit is set to lock the access to the securable memory area. It is set by software
when exiting the securable memory area, and can only be written once.

Bit 27 **OBL_LAUNCH**: Force the option byte loading
   When set to 1, this bit forces the option byte reloading. This bit is cleared only
when the option byte loading is complete. It cannot be written if OPTLOCK is set.
   0: Option byte loading complete
   1: Option byte loading requested

Bit 26 **RDERRIE**: PCROP read error interrupt enable
   This bit enables the interrupt generation when the RDERR bit in the FLASH_SR
   is set to 1.
   0: PCROP read error interrupt disabled
   1: PCROP read error interrupt enabled

Bit 25 **ERRIE**: Error interrupt enable
   This bit enables the interrupt generation when the OPERR bit in the FLASH_SR
   is set to 1.
   0: OPERR error interrupt disabled
   1: OPERR error interrupt enabled

Bit 24 **EOPIE**: End of operation interrupt enable
   This bit enables the interrupt generation when the EOP bit in the FLASH_SR is
   set to 1.
   0: EOP Interrupt disabled
   1: EOP Interrupt enabled

Bits 23:19 Reserved, must be kept at reset value.

Bit 18 **FSTPG**: Fast programming
   0: Fast programming disabled
   1: Fast programming enabled

Bit 17 **OPTSTRT**: Options modification start
   This bit triggers an options operation when set.
   This bit is set only by software, and is cleared when the BSY bit is cleared in
FLASH_SR.

Bit 16 **START**: Start
   This bit triggers an erase operation when set. If MER1, MER2 and PER bits are
reset and the STRT bit is set, an unpredictable behavior may occur without
generating any error flag. This condition should be forbidden.
   This bit is set only by software, and is cleared when the BSY bit is cleared in
FLASH_SR.

Bits 15:11 Reserved, must be kept at reset value.
4.7.7 Flash ECC register (FLASH_ECCR)

Address offset: 0x18
Reset value: 0x0000 0000
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>ECCD: ECC detection</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Set by hardware when two ECC errors have been detected (only if ECCC/ECCD are previously cleared). When this bit is set, a NMI is generated. Cleared by writing 1.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 30</th>
<th>ECCC: ECC correction</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Set by hardware when one ECC error has been detected and corrected (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared). An interrupt is generated if ECCCIE is set. Cleared by writing 1.</td>
</tr>
</tbody>
</table>

| Bits 29:25 | Reserved, must be kept at reset value. |
| Bit 24 | ECCCIE: ECC correction interrupt enable |
| 0: ECCC interrupt disabled |
| 1: ECCC interrupt enabled. This bit enables the interrupt generation when the ECCC bit in the FLASH_ECCR register is set. |
| Bit 23 | Reserved, must be kept at reset value. |
### 4.7.8 Flash option register (FLASH_OPTR)

**Address offset:** 0x20  
**Reset value:** 0xFXXX XXXX. Register bits are loaded with values from flash memory at OBL.  
**Access:** no wait state when no flash memory operation is on going, word, half-word and byte access

- **Bit 22** SYSF_ECC: System flash ECC fail  
  This bit indicates that the ECC error correction or double ECC error detection is located in the System flash.
- **Bits 21:19** Reserved, must be kept at reset value.
- **Bits 18:0** ADDR_ECC[18:0]: ECC fail address  
  This bit indicates which address in the flash memory is concerned by the ECC error correction or by the double ECC error detection.

#### Bit 22 SYSF_ECC: System flash ECC fail
This bit indicates that the ECC error correction or double ECC error detection is located in the System flash.

#### Bits 21:19 Reserved, must be kept at reset value.

#### Bits 18:0 ADDR_ECC[18:0]: ECC fail address
This bit indicates which address in the flash memory is concerned by the ECC error correction or by the double ECC error detection.

#### 4.7.8 Flash option register (FLASH_OPTR)

**Address offset:** 0x20  
**Reset value:** 0xFXXX XXXX. Register bits are loaded with values from flash memory at OBL.  
**Access:** no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>IRHEN: Internal reset holder enable bit</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>0: Internal resets are propagated as simple pulse on NRST pin</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>1: Internal resets drives NRST pin low until it is seen as low level</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>nBOOT0: nBOOT0 option bit</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>0: nBOOT0 = 0</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>1: nBOOT0 = 1</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>nSWBOOT0: Software BOOT0</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>0: BOOT0 taken from the option bit nBOOT0</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>1: BOOT0 taken from PB8/BOOT0 pin</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>CCM_SRAM_RST: CCM SRAM Erase when system reset</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>0: CCM SRAM erased when a system reset occurs</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>1: CCM SRAM is not erased when a system reset occurs</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>Bit 31 Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>Bit 30 IRHEN: Internal reset holder enable bit</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>0: Internal resets are propagated as simple pulse on NRST pin</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>1: Internal resets drives NRST pin low until it is seen as low level</td>
<td></td>
</tr>
</tbody>
</table>
Bit 24 **SRAM_PE**: SRAM1 and CCM SRAM parity check enable
- 0: SRAM1 and CCM SRAM parity check enable
- 1: SRAM1 and CCM SRAM parity check disable

Bit 23 **nBOOT1**: Boot configuration
Together with the BOOT0 pin, this bit selects boot mode from the flash main memory, SRAM1 or the System memory. Refer to Section 2.6: Boot configuration.

Bit 22 **PB4_PUPEN**: PB4 pull-up enable
- 0: USB power delivery dead-battery enabled/ NJTRST pull-up deactivated
- 1: USB power delivery dead-battery disabled/ NJTRST pull-up activated

*Note: Only for Category 4 devices (otherwise Reserved)*

Bits: 21:20 Reserved, must be reset value.

Bit 19 **WWDG_SW**: Window watchdog selection
- 0: Hardware window watchdog
- 1: Software window watchdog

Bit 18 **IWDG_STDBY**: Independent watchdog counter freeze in Standby mode
- 0: Independent watchdog counter is frozen in Standby mode
- 1: Independent watchdog counter is running in Standby mode

Bit 17 **IWDG_STOP**: Independent watchdog counter freeze in Stop mode
- 0: Independent watchdog counter is frozen in Stop mode
- 1: Independent watchdog counter is running in Stop mode

Bit 16 **IWDG_SW**: Independent watchdog selection
- 0: Hardware independent watchdog
- 1: Software independent watchdog

Bit 15 Reserved, must be reset value.

Bit 14 **nRST_SHDW**
- 0: Reset generated when entering the Shutdown mode
- 1: No reset generated when entering the Shutdown mode

Bit 13 **nRST_STDBY**
- 0: Reset generated when entering the Standby mode
- 1: No reset generate when entering the Standby mode

Bit 12 **nRST_STOP**
- 0: Reset generated when entering the Stop mode
- 1: No reset generated when entering the Stop mode
4.7.9 Flash PCROP1 Start address register (FLASH_PCROP1SR)
Address offset: 0x24
Reset value: 0xFFFF XXXX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word access.

- **Bits 31:16** Reserved, must be kept at reset value.
- **Bits 15:0** PCROP1_STRT[15:0]: PCROP area start offset
  PCROP1_STRT contains the first double-word of the PCROP area.

4.7.10 Flash PCROP1 End address register (FLASH_PCROP1ER)
Address offset: 0x28
Reset value: 0xAAAA XXXX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word, half-word access.
PCROP1_RDP bit can be accessed with byte access.
4.7.11 Flash WRP area A address register (FLASH_WRP1AR)

Address offset: 0x2C

Reset value: 0x00XX 00XX

Register bits are loaded with values from flash memory at OBL.

Access: no wait state when no flash memory operation is on going, word, half-word and byte access

Bit 31 **PCROP_RDP:** PCROP area preserved when RDP level decreased
This bit is set only. It is reset after a full mass erase due to a change of RDP from Level 1 to Level 0.
0: PCROP area is not erased when the RDP level is decreased from Level 1 to Level 0.
1: PCROP area is erased when the RDP level is decreased from Level 1 to Level 0 (full mass erase).

Bits 30:16 Reserved, must be kept at reset value.

Bits 15:0 **WRP1A_END[15:0]:** WRP first area “A” end offset
WRP1A_END contains the last page of WRP first area.

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 **WRP1A_START[7:0]:** WRP first area “A” start offset
WRP1A_START contains the first page of WRP first area.
4.7.12 Flash WRP area B address register (FLASH_WRP1BR)

Address offset: 0x30
Reset value: 0x00XX 00XX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:16 **WRP1B_END[7:0]**: WRP second area "B" end offset
WRP1B_END contains the last page of the WRP second area.

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 **WRP1B_STRT[7:0]**: WRP second area "B" start offset
WRP1B_STRT contains the last page of the WRP second area.

4.7.13 Flash securable area register (FLASH_SEC1R)

Address offset: 0x70
Reset value: 0xFFFX FXXX
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 **BOOT_LOCK**: used to force boot from user flash area
0: Boot based on the pad/option bit configuration
1: Boot forced from main flash memory

Bits 15:9 Reserved, must be kept at reset value.
Bits 8:0  **SEC_SIZE1[8:0]**: sets the number of pages used in the securable area.
Securable area starts at 0x0800 0000 and its size is SEC_SIZE1 * page size.
This field can be changed in level0 only.
Any attempt to modify in level1 silently fails, and does not change register value.
## 4.7.14 FLASH register map

Table 27. Flash interface - register map and reset values

| Offset | Register         | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00   | FLASH_ACR        |    |    |    |    |    |    | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x04   | FLASH_PDKKEYR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x08   | FLASH_KEYR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0C   | FLASH_OPTKEYR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x10   | FLASH_SR         |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x14   | FLASH_CR         |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x18   | FLASH_ECCR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x20   | FLASH_OPTR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x24   | FLASH_PCMOP15R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x28   | FLASH_PCMOP1ER    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x2C   | FLASH_WRP1AR      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Reset values shown are in hexadecimal format.

Note: XXX represents a reserved bit or a bit that is not available or is not implemented.

- **Offset** indicates the memory location of each register.
- **Register** lists the names of the registers.
- **Reset value** column shows the hexadecimal reset value of each register.

**Table notes:**
- **LATENCY [3:0]** is a 4-bit field representing the latency of the flash operation.
- **ADDR_ECC[18:0]** is a 18-bit field for ECC address.
- **RDP[7:0]** is a 8-bit field for read depth parameter.
- **PCROP1_STRT[15:0]** is a 16-bit field for the start address of the PCROP1 region.
- **PCROP1_END[15:0]** is a 16-bit field for the end address of the PCROP1 region.
- **WRP1A_END[7:0]** is a 8-bit field for the end address of the WRP1A region.
- **WRP1A_STRT[7:0]** is a 8-bit field for the start address of the WRP1A region.
Refer to *Section 2.2 on page 81* for the register boundary addresses.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x30</td>
<td>FLASH_WRP1B[7:0]</td>
<td>0x70</td>
<td>FLASH_SEC1R</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>X X X X X X X</td>
<td></td>
<td>X</td>
<td>X X X X X X X X</td>
<td></td>
</tr>
</tbody>
</table>

Refer to *Section 2.2 on page 81* for the register boundary addresses.
5 Embedded flash memory (FLASH) for category 2 devices

5.1 Introduction

The flash memory interface manages CPU AHB ICode and DCode accesses to the flash memory. It implements the erase and program flash memory operations and the read and write protection mechanisms.

The flash memory interface accelerates code execution with a system of instruction prefetch and cache lines.

5.2 FLASH main features

- Up to 128 Kbytes of flash memory (single bank).
- Flash memory read operations with 64 bits data width
- Page erase and mass erase

Flash memory interface features:

- Flash memory read operations
- Flash memory program/erase operations
- Read protection activated by option (RDP)
- 2 Write protection areas selected by option
- Proprietary code read protection areas defined by option
- Securable memory areas defined by option
- Prefetch on ICODE
- Instruction Cache: 32 cache lines of 4 x 64 bits on ICode (1 KB RAM)
- Data Cache: 8 cache lines of 4 x 64 bits on DCode (256B RAM)
- Error Code Correction ECC: 8 bits per 64-bit double-word
  - $8 + 64 = 72$ bits, 2 bits detection, 1 bit correction
- Option byte loader
- Low-power mode
5.3 FLASH functional description

5.3.1 Flash memory organization

The flash memory has the following main features:

- Capacity up to 128 Kbytes (read width of 64-bit)
- 128 KB organized in one single bank for main memory
- Page size of 2 Kbytes
- 72 bits wide data read (64 bits plus 8 ECC bits)
- Page and mass erase
- Each page is composed of 8 rows of 256 bytes
- An Information block containing:
  - System memory from which the device boots in System memory boot mode. The area is reserved for use by STMicroelectronics and contains the bootloader that is used to reprogram the flash memory through one of the following interfaces: USART, SPI, I2C, USB. It is programmed by STMicroelectronics when the device is manufactured, and protected against spurious write/erase operations. For further details, please refer to the AN2606 available from [www.st.com](http://www.st.com).
  - 1 Kbyte (128 double word) OTP (one-time programmable) bytes for user data. The OTP data cannot be erased and can be written only once. If only one bit is at 0, the entire double word cannot be written anymore, even with the value 0x0000 0000 0000 0000.
  - Option bytes for user configuration.

The memory organization is based on a main area and an information block as shown in Table 28.

<table>
<thead>
<tr>
<th>Flash area</th>
<th>Flash memory addresses</th>
<th>Size (bytes)</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Main memory</strong> 64/128 Kbytes(1)</td>
<td>0x0800 0000 - 0x0800 07FF</td>
<td>2 K</td>
<td>Page 0</td>
</tr>
<tr>
<td></td>
<td>0x0800 0800 - 0x0800 0FFF</td>
<td>2 K</td>
<td>Page 1</td>
</tr>
<tr>
<td></td>
<td>0x0800 1000 - 0x0800 17FF</td>
<td>2 K</td>
<td>Page 2</td>
</tr>
<tr>
<td></td>
<td>0x0800 1800 - 0x0800 1FFF</td>
<td>2 K</td>
<td>Page 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0x0801 F800 - 0x0801 FFFF</td>
<td>2 K</td>
<td>Page 63</td>
</tr>
<tr>
<td><strong>Information block</strong></td>
<td>0x1FFF 0000 - 0x1FFF 6FFF</td>
<td>28 K</td>
<td>System memory</td>
</tr>
<tr>
<td></td>
<td>0x1FFF 7000 - 0x1FFF 73FF</td>
<td>1 K</td>
<td>OTP area</td>
</tr>
<tr>
<td></td>
<td>0x1FFF 7800 - 0x1FFF 782F</td>
<td>48</td>
<td>Option bytes</td>
</tr>
</tbody>
</table>

1. For 64-Kbyte devices: from page 0 to page 31.
5.3.2 Error code correction (ECC)

Data in flash memory are 72-bit words: 8 bits are added per double word (64 bits). The ECC mechanism supports:

- One error detection and correction
- Two errors detection

When one error is detected and corrected, the flag ECCC (ECC correction) is set in Flash ECC register (FLASH_ECCR). If ECCCIE is set, an interrupt is generated.

When two errors are detected, a flag ECCD (ECC detection) is set in FLASH_ECCR register. In this case, a NMI is generated.

When an ECC error is detected, the address of the failing double word is saved in ADDR_ECC[20:0] in the FLASH_ECCR register. ADDR_ECC[2:0] are always cleared.

When ECC or ECCD is set, ADDR_ECC is not updated if a new ECC error occurs. FLASH_ECCR is updated only when ECC flags are cleared.

Note: For a virgin data: 0xFF FFFF FFFF FFFF FFF F, one error is detected and corrected but two errors detection is not supported.

When an ECC error is reported, a new read at the failing address may not generate an ECC error if the data is still present in the current buffer, even if ECCC and ECCD are cleared.

5.3.3 Read access latency

To correctly read data from flash memory, the number of wait states (LATENCY) must be correctly programmed in the Flash access control register (FLASH_ACR) according to the frequency of the CPU clock (HCLK) and the internal voltage range of the device VCORE. Refer to Section 6.1.5: Dynamic voltage scaling management. Table 29 shows the correspondence between wait states and CPU clock frequency.

<table>
<thead>
<tr>
<th>Wait states (WS) (LATENCY)</th>
<th>HCLK (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VCORE Range 1 boost mode</td>
</tr>
<tr>
<td>0 WS (1 CPU cycles)</td>
<td>≤ 34</td>
</tr>
<tr>
<td>1 WS (2 CPU cycles)</td>
<td>≤ 68</td>
</tr>
<tr>
<td>2 WS (3 CPU cycles)</td>
<td>≤ 102</td>
</tr>
<tr>
<td>3 WS (4 CPU cycles)</td>
<td>≤ 136</td>
</tr>
<tr>
<td>4 WS (5 CPU cycles)</td>
<td>≤ 170</td>
</tr>
</tbody>
</table>

After reset, the CPU clock frequency is 16 MHz and 1 wait state (WS) is configured in the FLASH_ACR register.

When changing the CPU frequency, the following software sequences must be applied in order to tune the number of wait states needed to access the flash memory:
Increasing the CPU frequency:

1. Program the new number of wait states to the LATENCY bits in the Flash access control register (FLASH_ACR).
2. Check that the new number of wait states is taken into account to access the flash memory by reading the FLASH_ACR register.
3. Analyze the change of CPU frequency change caused either by:
   - changing clock source defined by SW bits in RCC_CFGFR register
   - or by CPU clock prescaler defined by HPRE bits in RCC_CFGFR

If some of above two steps decreases the CPU frequency, firstly perform this step and then the rest. Otherwise modify The CPU clock source by writing the SW bits in the RCC_CFGFR register and then (if needed) modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGFR.

4. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGFR register.

Decreasing the CPU frequency:

1. Modify the CPU clock source by writing the SW bits in the RCC_CFGFR register.
2. If needed, modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGFR.
3. Analyze the change of CPU frequency change caused either by:
   - changing clock source defined by SW bits in RCC_CFGFR register
   - or by CPU clock prescaler defined by HPRE bits in RCC_CFGFR

If some of above two steps increases the CPU frequency, firstly perform another step and then this step. Otherwise modify The CPU clock source by writing the SW bits in the RCC_CFGFR register and then (if needed) modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGFR.

4. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGFR register.

5. Program the new number of wait states to the LATENCY bits in Flash access control register (FLASH_ACR).
6. Check that the new number of wait states is used to access the flash memory by reading the FLASH_ACR register.

5.3.4 Adaptive real-time memory accelerator (ART Accelerator)

The proprietary Adaptive real-time (ART) memory accelerator is optimized for STM32 industry-standard Arm® Cortex®-M4 with FPU processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 with FPU over flash memory technologies, which normally requires the processor to wait for the flash memory at higher operating frequencies.

To release the processor full performance, the accelerator implements an instruction prefetch queue and branch cache which increases program execution speed from the 64-bit flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from flash memory at a CPU frequency up to 170 MHz.
Instruction prefetch

The Cortex®-M4 fetches the instruction over the ICode bus and the literal pool (constant/data) over the DCode bus. The prefetch block aims at increasing the efficiency of ICode bus accesses.

Each flash memory read operation provides 64 bits from either two instructions of 32 bits or four instructions of 16 bits depending on the launched program. This 64-bit current instruction line is saved in a current buffer, and in case of sequential code, at least two CPU cycles are needed to execute the previous read instruction line.

Prefetch on the ICode bus can be used to read the next sequential instruction line from the flash memory while the current instruction line is being requested by the CPU.

Prefetch is enabled by setting the PRFTEN bit in the Flash access control register (FLASH_ACR). This feature is useful if at least one wait state is needed to access the flash memory.

*Figure 9* shows the execution of sequential 16-bit instructions with and without prefetch when 3 WS are needed to access the flash memory.
When the code is not sequential (branch), the instruction may not be present in the currently used instruction line or in the prefetched instruction line. In this case (miss), the penalty in terms of number of cycles is at least equal to the number of wait states.
If a loop is present in the current buffer, no new flash access is performed.

**Instruction cache memory (I-Cache)**

To limit the time lost due to jumps, it is possible to retain 32 lines of 4 x 64 bits in an instruction cache memory. This feature can be enabled by setting the instruction cache enable (ICEN) bit in the *Flash access control register (FLASH_ACR)*. Each time a miss occurs (requested data not present in the currently used instruction line, in the prefetched instruction line or in the instruction cache memory), the line read is copied into the instruction cache memory. If some data contained in the instruction cache memory are requested by the CPU, they are provided without inserting any delay. Once all the instruction cache memory lines have been filled, the LRU (least recently used) policy is used to determine the line to replace in the instruction memory cache. This feature is particularly useful in case of code containing loops.

The Instruction cache memory is enable after system reset.

**Data cache memory (D-Cache)**

Literal pools are fetched from flash memory through the DCode bus during the execution stage of the CPU pipeline. Each DCode bus read access fetches 64 bits which are saved in a current buffer. The CPU pipeline is consequently stalled until the requested literal pool is provided. To limit the time lost due to literal pools, accesses through the AHB databus DCode have priority over accesses through the AHB instruction bus ICode.

If some literal pools are frequently used, the data cache memory can be enabled by setting the data cache enable (DCEN) bit in the *Flash access control register (FLASH_ACR)*. This feature works like the instruction cache memory, but the retained data size is limited to 8 rows of 4*64 bits.

The Data cache memory is enable after system reset.

*Note:* The D-Cache is active only when data is requested by the CPU (not by DMA1 and DMA2). Data in option bytes block are not cacheable.

### 5.3.5 Flash program and erase operations

The STM32G4 series embedded flash memory can be programmed using in-circuit programming or in-application programming.

The **in-circuit programming (ICP)** method is used to update the entire contents of the flash memory, using the JTAG, SWD protocol or the bootloader to load the user application into the microcontroller. ICP offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

In contrast to the ICP method, **in-application programming (IAP)** can use any communication interface supported by the microcontroller (I/Os, USB, CAN, UART, I²C, SPI, etc.) to download programming data into memory. IAP allows the user to reprogram the flash memory while the application is running. Nevertheless, part of the application has to have been previously programmed in the flash memory using ICP.

The contents of the flash memory are not guaranteed if a device reset occurs during a flash memory operation.

The flash erase and programming is only possible in the voltage scaling range 1. The VOS[1:0] bits in the PWR_CR1 must be programmed to 01b.
During a program/erase operation to the flash memory, any attempt to read the flash memory stalls the bus. The read operation proceeds correctly once the program/erase operation has completed.

**Unlocking the flash memory**

After reset, write is not allowed in the *Flash control register (FLASH_CR)* to protect the flash memory against possible unwanted operations due, for example, to electric disturbances. The following sequence is used to unlock this register:

1. Write KEY1 = 0x45670123 in the *Flash key register (FLASH_KEYR)*
2. Write KEY2 = 0xCDEF89AB in the FLASH_KEYR register.

Any wrong sequence locks up the FLASH_CR register until the next system reset. In the case of a wrong key sequence, a bus error is detected and a Hard Fault interrupt is generated.

The FLASH_CR register can be locked again by software by setting the LOCK bit in the FLASH_CR register.

*Note:* The FLASH_CR register cannot be written when the BSY bit in the *Flash status register (FLASH_SR)* is set. Any attempt to write to it with the BSY bit set causes the AHB bus to stall until the BSY bit is cleared.

**5.3.6 Flash main memory erase sequences**

The flash memory erase operation can be performed at page level or on the whole memory (mass erase). Mass erase does not affect the Information block (system flash, OTP and option bytes).

**Page erase**

To erase a page, follow the procedure below:

1. Check that no flash memory operation is ongoing by checking the BSY bit in the *Flash status register (FLASH_SR).*
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the PER bit and select the page to erase (PNB).
4. Set the STRT bit in the FLASH_CR register.
5. Wait for the BSY bit to be cleared in the FLASH_SR register.

*Note:* The internal oscillator HSI16 (16 MHz) is enabled automatically when STRT bit is set, and disabled automatically when STRT bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

If the page erase is part of write-protected area (by WRP or PCROP), WRPERR is set and the page erase request is aborted.

**Mass erase**

To perform a mass erase, follow the procedure below:
1. Check that no flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register.
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the MER1 bit in the Flash control register (FLASH_CR).
4. Set the STRT bit in the FLASH_CR register.
5. Wait for the BSY bit to be cleared in the Flash status register (FLASH_SR).

Note: The internal oscillator HSI16 (16 MHz) is enabled automatically when STRT bit is set, and disabled automatically when STRT bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

If the flash memory contains a write-protected area (by WRP or PCROP), WRPERR is set and the mass erase request is aborted.

5.3.7 Flash main memory programming sequences

The flash memory is programmed 72 bits at a time (64 bits + 8 bits ECC).

Programming in a previously programmed address is not allowed except if the data to write is full zero, and any attempt sets PROGERR flag in the Flash status register (FLASH_SR).

It is only possible to program double word (2 x 32-bit data).
- Any attempt to write byte or half-word sets SIZERR flag in the FLASH_SR register.
- Any attempt to write a double word which is not aligned with a double word address sets PGAERR flag in the FLASH_SR register.

Standard programming

The flash memory programming sequence in standard mode is as follows:
1. Check that no flash main memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).
2. Check and clear all error programming flags due to a previous programming. If not, PGSERR is set.
3. Set the PG bit in the Flash control register (FLASH_CR).
4. Perform the data write operation at the desired memory address, inside main memory block or OTP area. Only double word can be programmed.
   - Write a first word in an address aligned with double word
   - Write the second word
5. Wait until the BSY bit is cleared in the FLASH_SR register.
6. Check that EOP flag is set in the FLASH_SR register (meaning that the programming operation has succeed), and clear it by software.
7. Clear the PG bit in the FLASH_SR register if there no more programming request anymore.

Note: When the flash interface has received a good sequence (a double word), programming is automatically launched and BSY bit is set. The internal oscillator HSI16 (16 MHz) is enabled
automatically when PG bit is set, and disabled automatically when PG bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

If the user needs to program only one word, double word must be completed with the erase value 0xFFFF FFFF to launch automatically the programming.

ECC is calculated from the double word to program.

**Fast programming**

This mode allows to program a row (32 double words), and to reduce the page programming time by eliminating the need for verifying the flash locations before they are programmed and to avoid rising and falling time of high voltage for each double word.

During fast programming, the CPU clock frequency (HCLK) must be at least 8 MHz.

Only the main memory can be programmed in Fast programming mode.

The flash main memory programming sequence in standard mode is as follows:

1. Perform a mass erase. If not, PGSERR is set.
2. Check that no flash main memory operation is ongoing by checking the BSY bit in the Flash status register (FLASH_SR).
3. Check and clear all error programming flag due to a previous programming.
4. Set the FSTPG bit in Flash control register (FLASH_CR).
5. Write the 32 double words to program a row. Only double words can be programmed:
   - Write a first word in an address aligned with double word
   - Write the second word.
6. Wait until the BSY bit is cleared in the FLASH_SR register.
7. Check that EOP flag is set in the FLASH_SR register (meaning that the programming operation has succeed), and clear it by software.
8. Clear the FSTPG bit in the FLASH_SR register if there no more programming request anymore.

**Note:** If the flash is attempted to be written in Fast programming mode while a read operation is ongoing, the programming is aborted without any system notification (no error flag is set).

When the flash interface has received the first double word, programming is automatically launched. The BSY bit is set when the high voltage is applied for the first double word, and it is cleared when the last double word has been programmed or in case of error. The internal oscillator HSI16 (16 MHz) is enabled automatically when FSTPG bit is set, and disabled automatically when FSTPG bit is cleared, except if the HSI16 is previously enabled with HSION in RCC_CR register.

The 32 double word must be written successively. The high voltage is kept on the flash for all the programming. Maximum time between two double words write requests is the time programming (around 2 x 25us). If a second double word arrives after this time programming, fast programming is interrupted and MISSERR is set.

High voltage cannot exceed 8 ms for a full row between two erases. This is guaranteed by the sequence of 32 double words successively written with a clock system greater or equal to 8 MHz. An internal time-out counter counts 7 ms when Fast programming is set and stops the programming when time-out is over. In this case the FASTERR bit is set.

If an error occurs, high voltage is stopped and next double word to programmed is not programmed. Anyway, all previous double words have been properly programmed.
Programming errors

Several kinds of errors can be detected. In case of error, the flash operation (programming or erasing) is aborted.

- **PROGERR**: Programming error
  - In standard programming: PROGERR is set if the word to write is not previously erased (except if the value to program is full zero).

- **SIZERR**: Size programming error
  - In standard programming or in fast programming: only double word can be programmed and only 32-bit data can be written. SIZERR is set if a byte or an half-word is written.

- **PGAERR**: Alignment programming error
  - PGAERR is set if one of the following conditions occurs:
    - In standard programming: the first word to be programmed is not aligned with a double word address, or the second word doesn’t belong to the same double word address.
    - In fast programming: the data to program doesn’t belong to the same row than the previous programmed double words, or the address to program is not greater than the previous one.

- **PGSERR**: Programming sequence error
  - PGSERR is set if one of the following conditions occurs:
    - In the standard programming sequence or the fast programming sequence: a data is written when PG and FSTPG are cleared.
    - In the standard programming sequence or the fast programming sequence: MER1, and PER are not cleared when PG or FSTPG is set.
    - In the fast programming sequence: the mass erase is not performed before setting FSTPG bit.
    - In the mass erase sequence: PG, FSTPG, and PER are not cleared when MER1 is set.
    - In the page erase sequence: PG, FSTPG, MER1 are not cleared when PER is set.
    - PGSERR is set also if PROGERR, SIZERR, PGAERR, WRPERR, MISSERR, FASTERR or PGSERR is set due to a previous programming error.

- **WRPERR**: Write protection error
  - WRPERR is set if one of the following conditions occurs:
    - Attempt to program or erase in a write protected area (WRP) or in a PCROP area or in a securable memory area.
    - Attempt to perform an erase when one page or more is protected by WRP or PCROP.
    - The debug features are connected or the boot is executed from SRAM or from System flash when the read protection (RDP) is set to Level 1.
    - Attempt to modify the option bytes when the read protection (RDP) is set to Level 2.

- **MISSERR**: Fast programming data miss error
  - In fast programming: all the data must be written successively. MISSERR is set if the previous data programmation is finished and the next data to program is not written yet.

- **FASTERR**: Fast programming error
In fast programming: FASTERR is set if one of the following conditions occurs:
- When FSTPG bit is set for more than 7ms which generates a time-out detection.
- When the fast programming has been interrupted by a MISSERR, PGAERR, WRPERR or SIZERR.

If an error occurs during a program or erase operation, one of the following error flags is set in the FLASH_SR register:
- PROGERR, SIZERR, PGAERR, PGSERR, MISSERR (Program error flags),
- WRPERR (Protection error flag)

In this case, if the error interrupt enable bit ERRIE is set in the Flash status register (FLASH_SR), an interrupt is generated and the operation error flag OPERR is set in the FLASH_SR register.

**Note:** If several successive errors are detected (for example, in case of DMA transfer to the flash memory), the error flags cannot be cleared until the end of the successive write requests.

**Programming and caches**

If a flash memory write access concerns some data in the data cache, the write access modifies the data in the flash memory and the data in the cache.

If an erase operation also concerns data in the data or instruction cache, you have to make sure that these data are rewritten before they are accessed during code execution. If this cannot be done safely, it is recommended to flush the caches by setting the DCRST and ICRST bits in the Flash access control register (FLASH_ACR).

**Note:** The I/D cache should be flushed only when it is disabled (I/DCEN = 0).
5.4 FLASH option bytes

5.4.1 Option bytes description

The option bytes are configured by the end user depending on the application requirements. As a configuration example, the watchdog can be selected in hardware or software mode (refer to Section 5.4.2: Option bytes programming).

A double word is split up as follows in the option bytes:

<table>
<thead>
<tr>
<th>Address</th>
<th>[63:56]</th>
<th>[55:48]</th>
<th>[47:40]</th>
<th>[39:32]</th>
<th>[31:24]</th>
<th>[23:16]</th>
<th>[15:8]</th>
<th>[7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1FFF7800</td>
<td>USER OPT</td>
<td>RDP</td>
<td>USER OPT</td>
<td>RDP</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFF7808</td>
<td>Unused</td>
<td>Unused</td>
<td>PCROP1_STRT[13:0]</td>
<td>Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFF7810</td>
<td>PCROP_RDP and Unused</td>
<td>Unused and PCROP1_END[13:0]</td>
<td>PCROP_RDP and Unused</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1FFF7818</td>
<td>Unused</td>
<td>WRP1A_END [5:0]</td>
<td>Unused</td>
<td>WRP1A_END [5:0]</td>
<td>Unused</td>
<td>WRP1A_END [5:0]</td>
<td>Unused</td>
<td>WRP1A_END [5:0]</td>
</tr>
<tr>
<td>1FFF7820</td>
<td>Unused</td>
<td>WRP1B_END [5:0]</td>
<td>Unused</td>
<td>WRP1B_END [5:0]</td>
<td>Unused</td>
<td>WRP1B_END [5:0]</td>
<td>Unused</td>
<td>WRP1B_END [5:0]</td>
</tr>
<tr>
<td>1FFF7828</td>
<td>Unused</td>
<td>BOOT_LOCK</td>
<td>Unused</td>
<td>SEC_SIZE1</td>
<td>Unused</td>
<td>BOOT_LOCK</td>
<td>Unused</td>
<td>SEC_SIZE1</td>
</tr>
</tbody>
</table>

1. Negated values are overlined.

User and read protection option bytes

Flash memory address: 0x1FFF 7800
ST production value: 0xFFEF F8AA
Embedded flash memory (FLASH) for category 2 devices

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>IRH_EN</td>
<td>Internal reset holder on NRST pin</td>
</tr>
<tr>
<td>30</td>
<td>Bit 30 IRH_EN</td>
<td>0: IRH disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: IRH enabled</td>
</tr>
<tr>
<td>29-28</td>
<td>NRST_MODE</td>
<td>PG10 pad mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: Reset Input/Output</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: Reset Input only</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: GPIO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: Reset Input/Output</td>
</tr>
<tr>
<td>27</td>
<td>nBOOT0</td>
<td>nBOOT0 option bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: nBOOT0 = 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: nBOOT0 = 1</td>
</tr>
<tr>
<td>26</td>
<td>nSWBOOT0</td>
<td>Software BOOT0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: BOOT0 taken from the option bit nBOOT0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: BOOT0 taken from PB8/BOOT0 pin</td>
</tr>
<tr>
<td>25</td>
<td>CCMSRAM_RST</td>
<td>CCM SRAM erase when system reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: CCM SRAM erased when a system reset occurs</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: CCM SRAM is not erased when a system reset occurs</td>
</tr>
<tr>
<td>24</td>
<td>SRAM_PE</td>
<td>SRAM1 and CCM SRAM parity check enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: SRAM1 and CCM SRAM parity check enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: SRAM1 and CCM SRAM parity check disable</td>
</tr>
<tr>
<td>23</td>
<td>nBOOT1</td>
<td>Boot configuration</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Together with the BOOT0 pin, this bit selects boot mode from the Flash main memory, SRAM1 or the System memory. Refer to Section 2.6: Boot configuration.</td>
</tr>
<tr>
<td>22-20</td>
<td>Reserved</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>19</td>
<td>WWGD_SW</td>
<td>Window watchdog selection</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Hardware window watchdog</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Software window watchdog</td>
</tr>
<tr>
<td>18</td>
<td>IWDG_STDBY</td>
<td>Independent watchdog counter freeze in Standby mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Independent watchdog counter is frozen in Standby mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Independent watchdog counter is running in Standby mode</td>
</tr>
<tr>
<td>17</td>
<td>IWDG_STOP</td>
<td>Independent watchdog counter freeze in Stop mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Independent watchdog counter is frozen in Stop mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Independent watchdog counter is running in Stop mode</td>
</tr>
</tbody>
</table>

Bit 31 Reserved, must be kept at reset value.

Bit 30 **IRH_EN**: Internal reset holder on NRST pin

0: IRH disabled

1: IRH enabled

Bits 29:28 **NRST_MODE**: PG10 pad mode

00: Reset Input/Output

01: Reset Input only

10: GPIO

11: Reset Input/Output

Bit 27 **nBOOT0**: nBOOT0 option bit

0: nBOOT0 = 0

1: nBOOT0 = 1

Bit 26 **nSWBOOT0**: Software BOOT0

0: BOOT0 taken from the option bit nBOOT0

1: BOOT0 taken from PB8/BOOT0 pin

Bit 25 **CCMSRAM_RST**: CCM SRAM erase when system reset

0: CCM SRAM erased when a system reset occurs

1: CCM SRAM is not erased when a system reset occurs

Bit 24 **SRAM_PE**: SRAM1 and CCM SRAM parity check enable

0: SRAM1 and CCM SRAM parity check enable

1: SRAM1 and CCM SRAM parity check disable

Bit 23 **nBOOT1**: Boot configuration

Together with the BOOT0 pin, this bit selects boot mode from the Flash main memory, SRAM1 or the System memory. Refer to Section 2.6: Boot configuration.

Bits 22:20 Reserved, must be kept at reset value.

Bit 19 **WWGD_SW**: Window watchdog selection

0: Hardware window watchdog

1: Software window watchdog

Bit 18 **IWDG_STDBY**: Independent watchdog counter freeze in Standby mode

0: Independent watchdog counter is frozen in Standby mode

1: Independent watchdog counter is running in Standby mode

Bit 17 **IWDG_STOP**: Independent watchdog counter freeze in Stop mode

0: Independent watchdog counter is frozen in Stop mode

1: Independent watchdog counter is running in Stop mode
Bit 16 **IWDG_SW**: Independent watchdog selection
- 0: Hardware independent watchdog
- 1: Software independent watchdog

Bit 15 Reserved, must be kept at reset value.

Bit 14 **nRST_SHDW**
- 0: Reset generated when entering the Shutdown mode
- 1: No reset generated when entering the Shutdown mode

Bit 13 **nRST_STDBY**
- 0: Reset generated when entering the Standby mode
- 1: No reset generated when entering the Standby mode

Bit 12 **nRST_STOP**
- 0: Reset generated when entering the Stop mode
- 1: No reset generated when entering the Stop mode

Bit 11 Reserved, must be kept at reset value.

Bits 10:8 **BOR_LEV**: BOR reset Level
- These bits contain the VDD supply level threshold that activates/releases the reset.
  - 000: BOR Level 0. Reset level threshold is around 1.7 V
  - 001: BOR Level 1. Reset level threshold is around 2.0 V
  - 010: BOR Level 2. Reset level threshold is around 2.2 V
  - 011: BOR Level 3. Reset level threshold is around 2.5 V
  - 100: BOR Level 4. Reset level threshold is around 2.8 V

Bits 7:0 **RDP**: Read protection level
- 0xAA: Level 0, read protection not active
- 0xCC: Level 2, chip read protection active
- Others: Level 1, memories read protection active

**PCROP1 Start address option bytes**

Flash memory address: 0x1FFF 7808
Reset value: 0xFFFF FFFF (ST production value)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**PCROP1_STRT[13:0]**

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:14 Reserved, must be kept at reset value.

Bits 13:0 **PCROP1_STRT[13:0]**: PCROP area start offset
- PCROP1_STRT contains the first double-word of the PCROP area for bank1.
**PCROP1 End address option bytes**

Flash memory address: 0x1FFF 7810  
Reset value: 0x00FF 0000 (ST production value)

*Note:* All reserved bits are set after first reprogramming (with no possibility to reset them back).

| Bit 31 | PCROP_RDP: PCROP area preserved when RDP level decreased  
|--------|----------------------------------------------------------|
| Bit 15 | 0: PCROP area is not erased when the RDP level is decreased from Level 1 to Level 0.  
| Bit 14 | 1: PCROP area is erased when the RDP level is decreased from Level 1 to Level 0 (full mass erase).  
| Bits 30:14 | Reserved, must be kept at reset value.  
| Bits 21:16 | WRP1A_END[5:0]: WRP first area “A” end offset  
| Bit 15 | WRP1A_END contains the last page of WRP first area.  
| Bits 14:6 | Reserved, must be kept at reset value.  
| Bit 5 | WRP1A_STRT[5:0]: WRP first area “A” start offset  
| Bit 5 | WRP1A_STRT contains the first page of WRP first area.  

**WRP1 Area A address option bytes**

Flash memory address: 0x1FFF 7818  
Reset value: 0xFF00 FFFF (ST production value)

*Note:* All reserved bits are set after first reprogramming (with no possibility to reset them back).

| Bit 31 | Reserved, must be kept at reset value.  
| Bit 21:16 | WRP1A_END[5:0]: WRP first area “A” end offset  
| Bit 15:6 | Reserved, must be kept at reset value.  
| Bit 5:0 | WRP1A_STRT[5:0]: WRP first area “A” start offset  
| Bit 5:0 | WRP1A_STRT contains the first page of WRP first area.  

---
**WRP1 Area B address option bytes**

Flash memory address: 0x1FFF 7820

Reset value: 0xFF00 FFFF (ST production value)

*Note:* All reserved bits are set after first reprogramming (with no possibility to reset them back).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:22: Reserved, must be kept at reset value.

Bits 21:16 **WRP1B END[5:0]:** WRP second area “B” end offset

WRP1B END contains the last page of the WRP second area.

Bits 15:6: Reserved, must be kept at reset value.

Bits 5:0 **WRP1B STRT[5:0]:** WRP second area start offset

WRP1B STRT contains the last page of the WRP second area.

**Securable memory area option bytes**

Flash memory address: 0x1FFF7828

Reset value: 0xFF00FF00 (ST production value)

*Note:* All reserved bits are set after first reprogramming (with no possibility to reset them back).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:17: Reserved, must be kept at reset value.

Bit 16 **BOOT_LOCK:** used to force boot from user flash area

0: Boot based on the pad/option bit configuration

1: Boot forced from Main flash memory

Bits 15:7: Reserved, must be kept at reset value.

Bits 6:0 **SEC_SIZE1[6:0]:** Securable memory area size

Contains the number of securable flash memory pages
5.4.2 Option bytes programming

After reset, the options related bits in the Flash control register (FLASH_CR) are write-protected. To run any operation on the option bytes page, the option lock bit OPTLOCK in the Flash control register (FLASH_CR) must be cleared. The following sequence is used to unlock this register:

1. Unlock the FLASH_CR with the LOCK clearing sequence (refer to Unlocking the flash memory).
2. Write OPTKEY1 = 0x08192A3B in the Flash option key register (FLASH_OPTKEYR).
3. Write OPTKEY2 = 0x4C5D6E7F in the FLASH_OPTKEYR register.

The user options can be protected against unwanted erase/program operations by setting the OPTLOCK bit by software.

Note: If LOCK is set by software, OPTLOCK is automatically set too.

Modifying user options

The option bytes are programmed differently from a main memory user address. To modify the user options value, follow the procedure below:

1. Check that no flash memory operation is on going by checking the BSY bit in the Flash status register (FLASH_SR).
2. Clear OPTLOCK option lock bit with the clearing sequence described above.
3. Write the desired options value in the options registers: Flash option register (FLASH_OPR), Flash PCROP1 Start address register (FLASH_PCROP1SR), Flash PCROP1 End address register (FLASH_PCROP1ER), Flash WRP area A address register (FLASH_WRP1AR), Flash WRP area B address register (FLASH_WRP1BR).
4. Set the Options Start bit OPTSTRT in the Flash control register (FLASH_CR).
5. Wait for the BSY bit to be cleared.

Note: Any modification of the value of one option is automatically performed by erasing both user option bytes pages first and then programming all the option bytes with the values contained in the flash option registers.

Option byte loading

After the BSY bit is cleared, all new options are updated into the flash but they are not applied to the system. They have effect on the system when they are loaded. Option bytes loading (OBL) is performed in two cases:

– when OBL_LAUNCH bit is set in the Flash control register (FLASH_CR).
– after a power reset (BOR reset or exit from Standby/Shutdown modes).

Option byte loader performs a read of the options block and stores the data into internal option registers. These internal registers configure the system and cannot be read with by software. Setting OBL_LAUNCH generates a reset so the option byte loading is performed under system reset.

Each option bit has also its complement in the same double word. During option loading, a verification of the option bit and its complement allows to check the loading has correctly taken place.

During option byte loading, the options are read by double word with ECC. If the word and its complement are matching, the option word/byte is copied into the option register.
If the comparison between the word and its complement fails, a status bit OPTVERR is set. Mismatch values are forced into the option registers:

- For USR OPT option, the value of mismatch is all options at ‘1’, except for BOR_LEV which is “000” (lowest threshold)
- For WRP option, the value of mismatch is the default value “No protection”
- For RDP option, the value of mismatch is the default value “Level 1”
- For PCROP, the value of mismatch is “all memory protected”

On system reset rising, internal option registers are copied into option registers which can be read and written by software (FLASH_OPTR, FLASH_PCIEP1SR, FLASH_PCIEP1ER, FLASH_WRP1AR, FLASH_WRP1BR). These registers are also used to modify options. If these registers are not modified by user, they reflects the options states of the system. See Section: Modifying user options for more details.

5.5 FLASH memory protection

The flash main memory can be protected against external accesses with the Read protection (RDP). The pages can also be protected against unwanted write due to loss of program counter contexts. The write-protection (WRP) granularity is one page (2 Kbytes). Apart of the flash memory can also be protected against read and write from third parties (PCROP). The PCROP granularity is double word (64-bit).

5.5.1 Read protection (RDP)

The read protection is activated by setting the RDP option byte and then, by applying a system reset to reload the new RDP option byte. The read protection protects to the flash main memory, the option bytes, the backup registers (TAMP_BKPxR in the RTC) and the CCM SRAM.

Note: If the read protection is set while the debugger is still connected (or had been connected since the last power on) through JTAG/SWD, apply a POR (power-on reset) instead of a system reset. If the read protection is programmed through software, don’t set the OBL_LAUNCH bit (FLASH_CR register) but perform a POR to reload the option byte. This can be done with a transition Standby (or Shutdown) mode followed by a wakeup.

There are three levels of read protection from no protection (level 0) to maximum protection or no debug (level 2).

The flash memory is protected when the RDP option byte and its complement contain the pair of values shown in Table 32.

<table>
<thead>
<tr>
<th>RDP byte value</th>
<th>RDP complement value</th>
<th>Read protection level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xAA</td>
<td>0x55</td>
<td>Level 0 (production value)</td>
</tr>
<tr>
<td>Any value except 0xAA or 0xCC</td>
<td>Any value (not necessarily complementary) except 0x55 and 0x33</td>
<td>Level 1</td>
</tr>
<tr>
<td>0xCC</td>
<td>0x33</td>
<td>Level 2</td>
</tr>
</tbody>
</table>

The System memory area is read accessible whatever the protection level. It is never accessible for program/erase operation.
Level 0: no protection

Read, program and erase operations into the flash main memory area are possible. The option bytes, the CCM SRAM and the backup registers are also accessible by all operations.

Level 1: Read protection

This is the default protection level when RDP option byte is erased. It is defined as well when RDP value is at any value different from 0xAA and 0xCC, or even if the complement is not correct.

- **User mode**: Code executing in user mode (Boot Flash) can access flash main memory, option bytes, CCM SRAM and backup registers with all operations.

- **Debug, boot RAM and bootloader modes**: In debug mode or when code is running from boot RAM or bootloader, the flash main memory, the backup registers (TAMP_BKpXR in the RTC) and the CCM SRAM are totally inaccessible. In these modes, a read or write access to the flash generates a bus error and a Hard Fault interrupt.

**Caution**: In case the Level 1 is configured and no PCROP area is defined, it is mandatory to set PCROP_RDP bit to 1 (full mass erase when the RDP level is decreased from Level 1 to Level 0). In case the Level 1 is configured and a PCROP area is defined, if user code needs to be protected by RDP but not by PCROP, it must not be placed in a page containing a PCROP area.

Level 2: No debug

In this level, the protection level 1 is guaranteed. In addition, the Cortex®-M4 debug port, the boot from RAM (boot RAM mode) and the boot from System memory (bootloader mode) are no more available. In user execution mode (boot FLASH mode), all operations are allowed on the main memory. On the contrary, only read operations can be performed on the option bytes.

Option bytes cannot be programmed nor erased. Thus, the level 2 cannot be removed at all: it is an irreversible operation. When attempting to modify the options bytes, the protection error flag WRPERR is set in the Flash_SR register and an interrupt can be generated.

**Note**: The debug feature is also disabled under reset.

STMicroelectronics is not able to perform analysis on defective parts on which the level 2 protection has been set.

Changing the Read protection level

It is easy to move from level 0 to level 1 by changing the value of the RDP byte to any value (except 0xCC). By programming the 0xCC value in the RDP byte, it is possible to go to level 2 either directly from level 0 or from level 1. Once in level 2, it is no more possible to modify the Read protection level.

When the RDP is reprogrammed to the value 0xAA to move from Level 1 to Level 0, a mass erase of the flash main memory is performed if PCROP_RDP is set in the Flash PCROP1 End address register (FLASH_PCROP1ER). The backup registers (TAMP_BKpXR in the RTC) and the CCM SRAM are also erased. The user options except PCROP protection are set to their previous values copied from FLASH_OPTR, FLASH_WRPxyR (x=1 and y=A or B). PCROP is disable. The OTP area is not affected by mass erase and remains unchanged.
If the bit PCROP_RDP is cleared in the FLASH_PCROP1ER, the full mass erase is replaced by a partial mass erase that is successive page erases, except for the pages protected by PCROP. This is done in order to keep the PCROP code. Only when the flash memory is erased, options are re-programmed with their previous values. This is also true for FLASH_PCROPxSR and FLASH_PCROPxER registers (x=1).

**Note:** Full mass erase or partial mass erase is performed only when Level 1 is active and Level 0 requested. When the protection level is increased (0->1, 1->2, 0->2) there is no mass erase. To validate the protection level change, the option bytes must be reloaded through the OBL_LAUNCH bit in Flash control register.

**Figure 10. Changing the read protection (RDP) level**

---

**Table 33. Access status versus protection level and execution modes**

<table>
<thead>
<tr>
<th>Area</th>
<th>Protection level</th>
<th>User execution (BootFromFlash)</th>
<th>Debug/ BootFromRam/ BootFromLoader⁽¹⁾</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read</td>
<td>Write</td>
<td>Erase</td>
</tr>
<tr>
<td>Flash main memory</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>System memory</td>
<td>1</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
Embedded flash memory (FLASH) for category 2 devices

5.5.2 Proprietary code readout protection (PCROP)

Apart of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. The PCROP area has a double word (64-bit) granularity. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0 (refer to Changing the Read protection level).

Each PCROP area is defined by a start page offset and an end page offset related to the physical flash address. These offsets are defined in the PCROP address registers Flash PCROP1 Start address register (FLASH_PCROP1SR), Flash PCROP1 End address register (FLASH_PCROP1ER).

- The PCROPx (x = 1) area is defined from the address: Flash memory base address + [PCROPx_STRT x 0x8] (included) to the address: Flash memory base address + [(PCROPx_END+1) x 0x8] (excluded). The minimum PCROP area size is two double-words (128 bits).

For example, to protect by PCROP from the address 0x0800 2F80 (included) to the address 0x0801 0004 (included):
- if boot in flash is selected, FLASH_PCROP1SR and FLASH_PCROP1ER registers must be programmed with:
  - PCROP1_STRT = 0x05F0.
  - PCROP1_END = 0x2000.
Any read access performed through the D-bus to a PCROP protected area triggers RDERR flag error.

Any PCROP protected address is also write protected and any write access to one of these addresses triggers WRPERR.

Any PCROP area is also erase protected. Consequently, any erase to a page in this zone is impossible (including the page containing the start address and the end address of this zone). Moreover, a software mass erase cannot be performed if one zone is PCROP protected.

For previous example, due to erase by page, all pages from page 0xC5 to 0xE0 are protected in case of page erase. (All addresses from 0x0806 2800 to 0x0807 07FF can’t be erased).

Deactivation of PCROP can only occurs when the RDP is changing from level 1 to level 0. If the user options modification tries to clear PCROP or to decrease the PCROP area, the options programming is launched but PCROP area stays unchanged. On the contrary, it is possible to increase the PCROP area.

When option bit PCROP_RDP is cleared, when the RDP is changing from level 1 to level 0, Full mass erase is replaced by partial mass erase in order to keep the PCROP area (refer to Changing the Read protection level). In this case, PCROP1_STRT and PCROP1_END are also not erased.

**Note:** It is recommended to align PCROP area with page granularity when using PCROP_RDP, or to leave free the rest of the page where PCROP zone starts or ends.

<table>
<thead>
<tr>
<th>PCROPx registers values (x = 1)</th>
<th>PCROP protection area</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCROPx_offset_strt &gt; PCROPx_offset_end</td>
<td>No PCROP area.</td>
</tr>
<tr>
<td>PCROPx_offset_strt &lt; PCROPx_offset_end</td>
<td>The area between PCROPx_offset_strt and PCROPx_offset_end is protected.</td>
</tr>
<tr>
<td></td>
<td>it is possible to write:</td>
</tr>
<tr>
<td></td>
<td>– PCROPx_offset_strt with a lower value</td>
</tr>
<tr>
<td></td>
<td>– PCROPx_offset_end with a higher value.</td>
</tr>
</tbody>
</table>

1. The minimum PCROP area size is 2xdouble words: PCROPx_offset_strt and PCROPx_offset_end.

### 5.5.3 Write protection (WRP)

The user area can be protected against unwanted write operations. It allows either to specify:

- Two write-protected (WRP) areas can be defined, with page (2 Kbytes) granularity.

Each area is defined by a start page offset and an end page offset related to the physical Flash base address. These offsets are defined in the WRP address registers: Flash WRP area A address register (FLASH_WRP1AR), Flash WRP area B address register (FLASH_WRP1BR).

The WRP "y" area (x=1 and y=A,B) is defined from the address: Flash memory Base address + [WRPxy_STRT x 0x800] (included) to the address: Flash memory Base address + [(WRPxy_END+1) x 0x800] (excluded).
For example, to protect by WRP from the address 0x0801 2800 (included) to the address 0x0801 87FF (included):

- if boot in flash is selected, FLASH_WRP1AR register must be programmed with:
  - WRP1A_STRT = 0x25.
  - WRP1A_END = 0x30.

WRP1B_STRT and WRP1B_END in FLASH_WRP1BR can be used instead (area “B” in Flash memory).

When WRP is active, it cannot be erased or programmed. Consequently, a software mass erase cannot be performed if one area is write-protected.

If an erase/program operation to a write-protected part of the flash memory is attempted, the write protection error flag (WRPERR) is set in the FLASH_SR register. This flag is also set for any write access to:

- OTP area
- part of the flash memory that can never be written like the ICP
- PCROP area.

**Note:** When the memory read protection level is selected (RDP level = 1), it is not possible to program or erase flash memory if the CPU debug features are connected (JTAG or single wire) or boot code is being executed from RAM or System flash, even if WRP is not activated.

**Note:** To validate the WRP options, the option bytes must be reloaded through the OBL_LAUNCH bit in Flash control register.

### Table 35. WRP protection

<table>
<thead>
<tr>
<th>WRP registers values (x=1 y= A/B)</th>
<th>WRP protection area</th>
</tr>
</thead>
<tbody>
<tr>
<td>WRPxy_STRT = WRPxy_END</td>
<td>Page WRPxy is protected.</td>
</tr>
<tr>
<td>WRPxy_STRT &gt; WRPxy_END</td>
<td>No WRP area.</td>
</tr>
<tr>
<td>WRPxy_STRT &lt; WRPxy_END</td>
<td>The pages from WRPxy_STRT to WRPxy_END are protected.</td>
</tr>
</tbody>
</table>

### 5.5.4 Securable memory area

This is an area of code that can be executed only once at boot, and never again unless a new reset occurs. The main purpose of the securable memory area is to protect a specific part of the memory against undesired access. This allows implementing software security services such as secure key storage or safe boot. Securable memory area is located in the main memory. It is dedicated to executing trusted code. When not secured, the securable memory behaves like the remainder of the main memory. When secured (the SEC_PROT1 bit of the FLASH_CR register set), any attempt to program or erase in a secure memory area generates a write protection error (WRPERR flag is set) and any attempt to read from it generates a read error (RDERR flag is set).

The size of the securable memory area is defined by the SEC_SIZE1[6:0] bitfield of the FLASH_SEC register. It can be modified only in RDP Level 0. Its content is erased upon changing from RDP Level 1 to Level 0, even if it overlaps with PCROP pages.
The securable memory area is defined from the address: Bank base address (included) to the address: Bank base address + (0x800 * SEC_SIZE1) (excluded).

5.5.5 Disabling core debug access

For executing sensitive code or manipulating sensitive data in securable memory area, the debug access to the core can temporarily be disabled.

In RDP level 2, the debugger is disabled by hardware, but in other RDP levels, the debugger can be disabled by software using the bit DBG_SWEN in the FLASH_ACR register.

*Figure 11* gives an example of managing DBG_SWEN and SEC_PROT bits.

![Figure 11. Example of disabling core debug access](image)

5.5.6 Forcing boot from flash memory

To increase the security and establish a chain of trust, the BOOT_LOCK option bit of the FLASH_SEC1R/FLASH_SEC2R register allows forcing the system to boot from the Main flash memory regardless the other boot options. It is always possible to set the BOOT_LOCK bit. However, it is possible to reset it only when:

- RDP is set to Level 0, or
- RDP is set to Level 1, while Level 0 is requested and a full mass-erase is performed.
## 5.6 FLASH interrupts

Table 36. Flash interrupt request

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Event flag/interrupt clearing method</th>
<th>Interrupt enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>End of operation</td>
<td>EOP(^{(1)})</td>
<td>Write EOP=1</td>
<td>EOPIE</td>
</tr>
<tr>
<td>Operation error</td>
<td>OPERR(^{(2)})</td>
<td>Write OPERR=1</td>
<td>ERRIE</td>
</tr>
<tr>
<td>Read error</td>
<td>RDERR</td>
<td>Write RDERR=1</td>
<td>RDERRIE</td>
</tr>
<tr>
<td>ECC correction</td>
<td>ECCC</td>
<td>Write ECCC=1</td>
<td>ECCIE</td>
</tr>
</tbody>
</table>

1. EOP is set only if EOPIE is set.
2. OPERR is set only if ERRIE is set.
5.7  FLASH registers

5.7.1  Flash access control register (FLASH_ACR)

Address offset: 0x00
Reset value: 0x0004 0601
Access: no wait state, word, half-word and byte access

|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 31  | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

Bits 31:19  Reserved, must be kept at reset value.

Bit 18  **DBG_SWEN**: Debug software enable

SW may use this bit to enable/disable the debugger.

0: Debugger disabled
1: Debugger enabled

Bits 17:15  Reserved, must be kept at reset value.

Bit 14  **SLEEP_PD**: Flash Power-down mode during Sleep or Low-power sleep mode

This bit determines whether the flash memory is in Power-down mode or Idle mode when the device is in Sleep or Low-power sleep mode.

0: Flash in Idle mode during Sleep and Low-power sleep modes
1: Flash in Power-down mode during Sleep and Low-power sleep modes

**Caution**: The flash must not be put in power-down while a program or an erase operation is on-going.

Bit 13  **RUN_PD**: Flash Power-down mode during Run or Low-power run mode

This bit is write-protected with FLASH_PDKEYR.

This bit determines whether the flash memory is in Power-down mode or Idle mode when the device is in Run or Low-power run mode. The flash memory can be put in power-down mode only when the code is executed from RAM. The flash must not be accessed when RUN_PD is set.

0: Flash in Idle mode
1: Flash in Power-down mode

**Caution**: The flash must not be put in power-down while a program or an erase operation is on-going.

Bit 12  **DCRST**: Data cache reset

0: Data cache is not reset
1: Data cache is reset

This bit can be written only when the data cache is disabled.
5.7.2  Flash Power-down key register (FLASH_PDKEYR)

Address offset: 0x04
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>Bit 31:0 PDKEYR[31:0]: Power-down in Run mode flash key</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</td>
</tr>
<tr>
<td>w  w  w  w  w  w  w  w  w  w  w  w  w  w  w  w</td>
</tr>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

Bits 31:0 PDKEYR[31:0]: Power-down in Run mode flash key
The following values must be written consecutively to unlock the RUN_PD bit in FLASH_ACR:
PDKEY1: 0x0415 2637
PDKEY2: 0xFAFB FCFD
### 5.7.3 Flash key register (FLASH_KEYR)

- **Address offset:** 0x08
- **Reset value:** 0x0000 0000
- **Access:** no wait state, word access

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 31| 30| 29| 28| 27| 26| 25| 24| 23| 22| 21| 20| 19| 18| 17| 16|   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| w | w | w | w | w | w | w | w | w | w | w | w | w | w | w |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 15| 14| 13| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  2|  1|  0|   |   |   |   |   |   |   |   |   |   |   |   |   |   |

**Bits 31:0** \(\text{KEYR}[31:0]\): Flash key

- The following values must be written consecutively to unlock the \(\text{FLACH\_CR}\) register allowing flash programming/erasing operations:
  - \(\text{KEY1}: 0x4567 0123\)
  - \(\text{KEY2}: 0xCDEF 89AB\)

### 5.7.4 Flash option key register (FLASH_OPTKEYR)

- **Address offset:** 0x0C
- **Reset value:** 0x0000 0000
- **Access:** no wait state, word access

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 31| 30| 29| 28| 27| 26| 25| 24| 23| 22| 21| 20| 19| 18| 17| 16|   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| w | w | w | w | w | w | w | w | w | w | w | w | w | w | w |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 15| 14| 13| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  2|  1|  0|   |   |   |   |   |   |   |   |   |   |   |   |   |   |

**Bits 31:0** \(\text{OPTKEYR}[31:0]\): Option byte key

- The following values must be written consecutively to unlock the \(\text{FLACH\_OPTR}\) register allowing option byte programming/erasing operations:
  - \(\text{KEY1}: 0x0819 2A3B\)
  - \(\text{KEY2}: 0x4C5D 6E7F\)

### 5.7.5 Flash status register (FLASH_SR)

- **Address offset:** 0x10
- **Reset value:** 0x0000 0000
- **Access:** no wait state, word, half-word and byte access
Bits 31:17  Reserved, must be kept at reset value.

Bit 16  **BSY**: Busy

This indicates that a flash operation is in progress. This is set on the beginning of a flash operation and reset when the operation finishes or when an error occurs.

Bit 15  **OPTVERR**: Option validity error

Set by hardware when the options read may not be the one configured by the user. If option haven’t been properly loaded, OPTVERR is set again after each system reset.

Cleared by writing 1.

Bit 14  **RDERR**: PCROP read error

Set by hardware when an address to be read through the D-bus belongs to a read protected area of the flash (PCROP protection). An interrupt is generated if RDERRIE is set in FLASH_CR.

Cleared by writing 1.

Bits 13:10  Reserved, must be kept at reset value.

Bit 9  **FASTERR**: Fast programming error

Set by hardware when a fast programming sequence (activated by FSTPG) is interrupted due to an error (alignment, size, write protection or data miss). The corresponding status bit (PGAERR, SIZERR, WRPERR or MISSERR) is set at the same time.

Cleared by writing 1.

Bit 8  **MISSERR**: Fast programming data miss error

In Fast programming mode, 32 double words must be sent to flash successively, and the new data must be sent to the flash logic control before the current data is fully programmed. MISSERR is set by hardware when the new data is not present in time.

Cleared by writing 1.

Bit 7  **PGSERR**: Programming sequence error

Set by hardware when a write access to the flash memory is performed by the code while PG or FSTPG have not been set previously. Set also by hardware when PROGERR, SIZERR, PGAERR, WRPERR, MISSERR or FASTERR is set due to a previous programming error.

Cleared by writing 1.

Bit 6  **SIZERR**: Size error

Set by hardware when the size of the access is a byte or half-word during a program or a fast program sequence. Only double word programming is allowed (consequently: word access).

Cleared by writing 1.
Bit 5 **PGAERR**: Programming alignment error
Set by hardware when the data to program cannot be contained in the same 64-bit flash memory row in case of standard programming, or if there is a change of page during fast programming.
Cleared by writing 1.

Bit 4 **WRPERR**: Write protection error
Set by hardware when an address to be erased/programmed belongs to a write-protected part (by WRP, PCROP or RDP level 1) of the flash memory.
Cleared by writing 1.

Bit 3 **PROGERR**: Programming error
Set by hardware when a double-word address to be programmed contains a value different from '0xFFFF FFFF FFFF FFFF' before programming, except if the data to write is '0x0000 0000 0000 0000'.
Cleared by writing 1.

Bit 2 Reserved, must be kept at reset value.

Bit 1 **OPERR**: Operation error
Set by hardware when a flash memory operation (program / erase) completes unsuccessfully.
This bit is set only if error interrupts are enabled (ERRIE = 1).
Cleared by writing ‘1’.

Bit 0 **EOP**: End of operation
Set by hardware when one or more flash memory operation (programming / erase) has been completed successfully.
This bit is set only if the end of operation interrupts are enabled (EOPIE = 1).
Cleared by writing 1.

### 5.7.6 Flash control register (FLASH_CR)
Address offset: 0x14
Reset value: 0xC000 0000
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rc_w</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **LOCK**: FLASH_CR lock
This bit is set only. When set, the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence.
In case of an unsuccessful unlock operation, this bit remains set until the next system reset.
Bit 30 **OPTLOCK**: Options lock
This bit is set only. When set, all bits concerning user option in FLASH_CR register and so option page are locked. This bit is cleared by hardware after detecting the unlock sequence. The LOCK bit must be cleared before doing the unlock sequence for OPTLOCK bit.
In case of an unsuccessful unlock operation, this bit remains set until the next reset.

Bit 29 Reserved, must be kept at reset value.

Bit 28 **SEC_PROT1**: Securable memory area protection bit.
This bit is set to lock the access to the securable memory area. It is set by software when exiting the securable memory area, and can only be written once.

Bit 27 **OBL_LAUNCH**: Force the option byte loading
When set to 1, this bit forces the option byte reloading. This bit is cleared only when the option byte loading is complete. It cannot be written if OPTLOCK is set.
0: Option byte loading complete
1: Option byte loading requested

Bit 26 **RDERRIE**: PCROP read error interrupt enable
This bit enables the interrupt generation when the RDERR bit in the FLASH_SR is set to 1.
0: PCROP read error interrupt disabled
1: PCROP read error interrupt enabled

Bit 25 **ERRIE**: Error interrupt enable
This bit enables the interrupt generation when the OPERR bit in the FLASH_SR is set to 1.
0: OPERR error interrupt disabled
1: OPERR error interrupt enabled

Bit 24 **EOPIE**: End of operation interrupt enable
This bit enables the interrupt generation when the EOP bit in the FLASH_SR is set to 1.
0: EOP Interrupt disabled
1: EOP Interrupt enabled

Bits 23:19 Reserved, must be kept at reset value.

Bit 18 **FSTPG**: Fast programming
0: Fast programming disabled
1: Fast programming enabled

Bit 17 **OPTSTRRT**: Options modification start
This bit triggers an options operation when set.
This bit is set only by software, and is cleared when the BSY bit is cleared in FLASH_SR.

Bit 16 **START**: Start
This bit triggers an erase operation when set. If MER1, MER2 and PER bits are reset and the STRT bit is set, an unpredictable behavior may occur without generating any error flag. This condition should be forbidden.
This bit is set only by software, and is cleared when the BSY bit is cleared in FLASH_SR.

Bits 15:9 Reserved, must be kept at reset value.
5.7.7 Flash ECC register (FLASH_ECCR)

Address offset: 0x18

Reset value: 0x0000 0000

Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECCD</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ECCC</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ECCIE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYSF_ECC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Res</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDR_ECC[18:16]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **ECCD**: ECC detection
Set by hardware when two ECC errors have been detected (only if ECCC/ECCD are previously cleared). When this bit is set, a NMI is generated.
Cleared by writing 1.

Bit 30 **ECCC**: ECC correction
Set by hardware when one ECC error has been detected and corrected (only if ECCC/ECCC2/ECCD/ECCD2 are previously cleared). An interrupt is generated if ECCCIE is set.
Cleared by writing 1.

Bits 29:25 Reserved, must be kept at reset value.

Bit 24 **ECCCIE**: ECC correction interrupt enable
0: ECCC interrupt disabled
1: ECCC interrupt enabled.
This bit enables the interrupt generation when the ECC bit in the FLASH_ECCR register is set.

Bit 23 Reserved, must be kept at reset value.
### 5.7.8 Flash option register (FLASH_OPTR)

Address offset: 0x20

Reset value: 0xFXXX XXXX. Register bits are loaded with values from flash memory at OBL.

Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Res</td>
<td>IRHEN</td>
<td>NRST_MODE</td>
<td>nBOOT0</td>
<td>nSTOP0</td>
<td>CCM</td>
<td>SRAM_RST</td>
<td>PE nBOOT1</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>WWDBG SW</td>
<td>IWDBG STDBY</td>
<td>IWDBG STOP</td>
<td>IWDBG SW</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Res</td>
<td>nRST_SHDW</td>
<td>nRST_STDBY</td>
<td>nRST_STOP</td>
<td>Res</td>
<td>BOR_LEV[2:0]</td>
<td>RDP[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Bit 22** `SYSF_ECC`: System flash ECC fail
  - This bit indicates that the ECC error correction or double ECC error detection is located in the System flash.

- **Bits 21:19** Reserved, must be kept at reset value.

- **Bits 18:0** `ADDR_ECC`: ECC fail address
  - This bit indicates, which address in the flash memory is concerned by the ECC error correction or by the double ECC error detection.

- **Bit 31** Reserved, must be kept at reset value.

- **Bit 30** `IRHEN`: Internal reset holder enable bit
  - 0: Internal resets are propagated as simple pulse on NRST pin
  - 1: Internal resets drives NRST pin low until it is seen as low level

- **Bits 29:28** `NRST_MODE[1:0]`:
  - 00: Reserved
  - 01: Reset Input only: a low level on the NRST pin generates system reset, internal RESET not propagated to the NSRT pin
  - 10: GPIO: standard GPIO pad functionality, only internal RESET possible
  - 11: Bidirectional reset: NRST pin configured in reset input/output mode (legacy mode)

- **Bit 27** `nBOOT0`: nBOOT0 option bit
  - 0: nBOOT0 = 0
  - 1: nBOOT0 = 1

- **Bit 26** `nSWBOOT0`: Software BOOT0
  - 0: BOOT0 taken from the option bit nBOOT0
  - 1: BOOT0 taken from PB8/BOOT0 pin

- **Bit 25** `CCMSRAM_RST`: CCM SRAM Erase when system reset
  - 0: CCM SRAM erased when a system reset occurs
  - 1: CCM SRAM is not erased when a system reset occurs
Bit 24 **SRAM_PE**: SRAM1 and CCM SRAM parity check enable
   0: SRAM1 and CCM SRAM parity check enable
   1: SRAM1 and CCM SRAM parity check disable

Bit 23 **nBOOT1**: Boot configuration
   Together with the BOOT0 pin, this bit selects boot mode from the flash main memory, SRAM1 or the System memory. Refer to Section 2.6: Boot configuration.

Bits: 22:20 Reserved, must be reset value.

Bit 19 **WWDG_SW**: Window watchdog selection
   0: Hardware window watchdog
   1: Software window watchdog

Bit 18 **IWDG_STDBY**: Independent watchdog counter freeze in Standby mode
   0: Independent watchdog counter is frozen in Standby mode
   1: Independent watchdog counter is running in Standby mode

Bit 17 **IWDG_STOP**: Independent watchdog counter freeze in Stop mode
   0: Independent watchdog counter is frozen in Stop mode
   1: Independent watchdog counter is running in Stop mode

Bit 16 **IWDG_SW**: Independent watchdog selection
   0: Hardware independent watchdog
   1: Software independent watchdog

Bit 15 Reserved, must be reset value.

Bit 14 **nRST_SHDW**
   0: Reset generated when entering the Shutdown mode
   1: No reset generated when entering the Shutdown mode

Bit 13 **nRST_STDBY**
   0: Reset generated when entering the Standby mode
   1: No reset generated when entering the Standby mode

Bit 12 **nRST_STOP**
   0: Reset generated when entering the Stop mode
   1: No reset generated when entering the Stop mode

Bit 11 Reserved, must be reset value.

Bits10:8 **BOR_LEV**: BOR reset Level
   These bits contain the VDD supply level threshold that activates/releases the reset.
   000: BOR Level 0. Reset level threshold is around 1.7 V
   001: BOR Level 1. Reset level threshold is around 2.0 V
   010: BOR Level 2. Reset level threshold is around 2.2 V
   011: BOR Level 3. Reset level threshold is around 2.5 V
   100: BOR Level 4. Reset level threshold is around 2.8 V

Bits 7:0 **RDP**: Read protection level
   0xAA: Level 0, read protection not active
   0xCC: Level 2, chip read protection active
   Others: Level 1, memories read protection active

*Note: Take care about PCROP_RDP configuration in Level 1. Refer to Level 1: Read protection for more details.*
5.7.9  Flash PCROP1 Start address register (FLASH_PCROP1SR)

Address offset: 0x24
Reset value: 0xFFFF XXXX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word access.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

PCROP1_STRT[14:0]

Bits 31:15  Reserved, must be kept at reset value.
Bits 14:0  PCROP1_STRT[14:0]: PCROP area start offset
           PCROP1_STRT contains the first double-word of the PCROP area.

5.7.10 Flash PCROP1 End address register (FLASH_PCROP1ER)

Address offset: 0x28
Reset value: 0x0000 XXXX
Register bits are loaded with values from flash memory at OBL.
Access: no wait state when no flash memory operation is on going, word, half-word access.
PCROP_RDP bit can be accessed with byte access.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCROP1_END[14:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  PCROP_RDP: PCROP area preserved when RDP level decreased
        This bit is set only. It is reset after a full mass erase due to a change of RDP
        from Level 1 to Level 0.
        0: PCROP area is not erased when the RDP level is decreased from Level 1 to
        Level 0.
        1: PCROP area is erased when the RDP level is decreased from Level 1 to
        Level 0 (full mass erase).

Bits 30:15  Reserved, must be kept at reset value.
Bits 14:0  PCROP1_END[14:0]: PCROP area end offset
           PCROP1_END contains the last double-word of the PCROP area.
### Flash WRP area A address register (FLASH_WRP1AR)

Address offset: 0x2C  
Reset value: 0x00XX 00XX  
Register bits are loaded with values from flash memory at OBL.  
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:22 Reserved, must be kept at reset value.

Bits 21:16 **WRP1A_END[5:0]**: WRP first area “A” end offset  
WRP1A_END contains the last page of WRP first area.

Bits 15:6 Reserved, must be kept at reset value.

Bits 5:0 **WRP1A_STRT[5:0]**: WRP first area “A” start offset  
WRP1A_STRT contains the first page of WRP first area.

### Flash WRP area B address register (FLASH_WRP1BR)

Address offset: 0x30  
Reset value: 0x00XX 00XX  
Register bits are loaded with values from flash memory at OBL.  
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:22 Reserved, must be kept at reset value.

Bits 21:16 **WRP1B_END[5:0]**: WRP second area “B” end offset  
WRP1B_END contains the last page of the WRP second area.

Bits 15:6 Reserved, must be kept at reset value.

Bits 5:0 **WRP1B_STRT[5:0]**: WRP second area “B” start offset  
WRP1B_STRT contains the last page of the WRP second area.
5.7.13 Flash securable area register (FLASH_SEC1R)

Address offset: 0x70
Reset value: 0xFFFFFFFF
Access: no wait state when no flash memory operation is on going, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 BOOT_LOCK: used to force boot from user Flash area
0: Boot based on the pad/option bit configuration
1: Boot forced from main flash memory

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:0 SEC_SIZE1[6:0]: sets the number of pages used in the securable area.
Secure area starts at 0x0800 0000 and its size is SEC_SIZE1 * page size.
This field can be changed in level0 only.
Any attempt to modify in level1 silently fails, and does not change register value.
# 5.7.14 FLASH register map

## Table 37. Flash interface - Register map and reset values

| Offset | Register          | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|-------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00   | FLASH_ACR         |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x04   | FLASH_PDKLEYR     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | PDKEYR[31:0]      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x08   | FLASH_KEYR        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | KEYR[31:0]        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0C   | FLASH_OPTKEYR     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | OPTKEYR[31:0]     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x10   | FLASH_SR          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x14   | FLASH_CR          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x18   | FLASH_ECCR        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | ECCD              | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|        | ECCC              | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|        | ADDR_ECC[18:0]    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x20   | FLASH_OPTR        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  |
| 0x24   | FLASH_PCR015R     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  | X  |
| 0x28   | FLASH_PCR016R     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | X  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x2C   | FLASH_WRP1AR      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | WRP1A_END[6:0]    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | WRP1A_STRT[6:0]   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
Refer to *Section 2.2 on page 81* for the register boundary addresses.
6  Power control (PWR)

6.1  Power supplies

The STM32G4 series devices require a 1.71 V to 3.6 V operating supply voltage (VDD). Analog peripherals are supplied through independent power domain VDDA.

- **VDD** = 1.71 V to 3.6 V
  
  VDD is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.

- **VDDA** = 1.62 V (ADC/ COMP) / 1.71 V (DAC 1MSPS / DAC 15MSPS) / 2 V (OPAMP) / 2.4 V (VREFBUF)

  VDDA is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The VDDA voltage level is independent from the VDD voltage. VDDA should be preferably connected to VDD when these peripherals are not used.

  During power up and power down, the following power sequence is required:
  
  - When VDD is below 1 V, then VDDA supply must remain below VDD + 300 mV
  - When VDD is above 1 V, all power supplies became independent.

  During power down phase, VDD can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power down transient phase.

- **VBAT** = 1.55 V to 3.6 V

  VBAT is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when VDD is not present. VBAT is internally bonded to VDD for small packages without dedicated pin.

- **VREF-, VREF+**

  VREF+ is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.

  When VDDA < 2 V, VREF+ must be equal to VDDA.

  When VDDA ≥ 2 V, VREF+ must be between 2 V and VDDA.

  VREF+ can be grounded when ADC and DAC are not active.

  The internal voltage reference buffer supports three output voltages, which are configured with VRS bit in the VREFBUF_CSR register:

  - VREF+ around 2.048 V. This requires VDDA equal to or higher than 2.4 V.
  - VREF+ around 2.5 V. This requires VDDA equal to or higher than 2.8 V.
  - VREF+ around 2.9 V. This requires VDDA equal to or higher than 3.135 V.

  VREF+ pin is not available on all packages. When not available on the package, it is bonded to VDDA. When the VREF+ is double-bonded with VDDA in a package, the internal voltage reference buffer (VREFBUF) is not available and must be kept disable (refer to related device datasheet for packages pinout description).

  VREF- is internally double bonded with VSSA.
An embedded linear voltage regulator is used to supply the internal digital power $V_{\text{CORE}}$. $V_{\text{CORE}}$ is the power supply for digital peripherals SRAM1, SRAM2 and CCM SRAM. The Flash is supplied by $V_{\text{CORE}}$ and $V_{\text{DD}}$.

#### 6.1.1 Independent analog peripherals supply

To improve ADC and DAC conversion accuracy and to extend the supply flexibility, the analog peripherals have an independent power supply which can be separately filtered and shielded from noise on the PCB.
- The analog peripherals voltage supply input is available on a separate $V_{\text{DDA}}$ pin.
- An isolated supply ground connection is provided on $V_{\text{SSA}}$ pin.

The $V_{\text{DDA}}$ supply voltage can be different from $V_{\text{DD}}$. The presence of $V_{\text{DDA}}$ must be checked before enabling any of the analog peripherals supplied by $V_{\text{DDA}}$ (A/D converter, D/A converter, comparators, operational amplifiers, voltage reference buffer).

The $V_{\text{DDA}}$ supply can be monitored by the Peripheral Voltage Monitoring, and compared with thresholds. Refer to Section 6.2.3: Peripheral Voltage Monitoring (PVM) for more details.

When a single supply is used, $V_{\text{DDA}}$ can be externally connected to $V_{\text{DD}}$ through the external filtering circuit in order to ensure a noise-free $V_{\text{DDA}}$ reference voltage.
ADC and DAC reference voltage

To ensure a better accuracy on low-voltage inputs and outputs, the user can connect to $V_{REF+}$ a separate reference voltage lower than $V_{DDA}$. $V_{REF+}$ is the highest voltage, represented by the full scale value, for an analog input (ADC) or output (DAC) signal.

$V_{REF+}$ can be provided either by an external reference or by an internal buffered voltage reference ($V_{REFBUF}$).

The internal buffered voltage reference ($V_{REFBUF}$) is enabled by setting the ENVR bit in the Section 23.4.1: $V_{REFBUF}$ control and status register ($V_{REFBUF}$_CSR). The internal buffered voltage reference ($V_{REFBUF}$) is set to 2.048 V, 2.5 V or 2.9 V according the VRS[1:0] bits setting. The internal buffered voltage reference can also provide the voltage to external components through $V_{REF+}$ pin. Refer to the device datasheet and to Section 23: Voltage reference buffer ($V_{REFBUF}$) for further information.

6.1.2 USB transceivers supply

The USB transceivers are supplied from $V_{DD}$ power supply pin. $V_{DD}$ range for USB usage is from 3.0 V to 3.6 V.

6.1.3 Battery backup domain

To retain the content of the Backup registers and supply the RTC function when $V_{DD}$ is turned off, the VBAT pin can be connected to an optional backup voltage supplied by a battery or by another source.

The VBAT pin powers the RTC unit, the LSE oscillator and the PC13 to PC15 I/Os, allowing the RTC to operate even when the main power supply is turned off. The switch to the VBAT supply is controlled by the power-down reset embedded in the Reset block.

---

**Warning:** During $t_{RSTTEMPO}$ (temporization at $V_{DD}$ startup) or after a PDR has been detected, the power switch between VBAT and $V_{DD}$ remains connected to VBAT. During the startup phase, if $V_{DD}$ is established in less than $t_{RSTTEMPO}$ (refer to the datasheet for the value of $t_{RSTTEMPO}$) and $V_{DD} > V_{BAT} + 0.6$ V, a current may be injected into VBAT through an internal diode connected between $V_{DD}$ and the power switch (VBAT).

If the power supply/battery connected to the VBAT pin cannot support this current injection, it is strongly recommended to connect an external low-drop diode between this power supply and the VBAT pin.

---

If no external battery is used in the application, it is recommended to connect VBAT externally to $V_{DD}$ with a 100 nF external ceramic decoupling capacitor.

When the backup domain is supplied by $V_{DD}$ (analog switch connected to $V_{DD}$), the following pins are available:

- PC13, PC14 and PC15, which can be used as GPIO pins
- PC13, PC14 and PC15, which can be configured by RTC or LSE (refer to Section 35.3:
RTC functional description

- PA0/RTC_TAMP2 and PE6/RTC_TAMP3 when they are configured by the RTC as tamper pins

Note: As the analog switch can transfer only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is restricted: the speed must be limited to 2 MHz with a maximum load of 30 pF, and these I/Os must not be used as a current source (e.g. to drive a LED).

When the backup domain is supplied by V_{BAT} (analog switch connected to V_{BAT} because V_{DD} is not present), the following functions are available:

- PC13, PC14 and PC15 can be controlled only by RTC or LSE (refer to Section 35.3: RTC functional description)

Backup domain access

After a system reset, the backup domain (RTC registers and backup registers) is protected against possible unwanted write accesses. To enable access to the backup domain, proceed as follows:

1. Enable the power interface clock by setting the PWREN bits in the APB1 peripheral clock enable register 1 (RCC_APB1ENR1)
2. Set the DBP bit in the Power control register 1 (PWR_CR1) to enable access to the backup domain
3. Select the RTC clock source in the RTC domain control register (RCC_BDCR).

VBAT battery charging

When VDD is present, it is possible to charge the external battery on V_{BAT} through an internal resistance.

The V_{BAT} charging is done either through a 5 kOhm resistor or through a 1.5 kOhm resistor depending on the VBRS bit value in the PWR_CR4 register.

The battery charging is enabled by setting VBE bit in the PWR_CR4 register. It is automatically disabled in V_{BAT} mode.

6.1.4 Voltage regulator

Two embedded linear voltage regulators supply all the digital circuitries, except for the Standby circuitry and the backup domain. The main regulator output voltage (V_{CORE}) can be programmed by software to two different power ranges (Range 1 and Range 2) in order to optimize the consumption depending on the system's maximum operating frequency (refer to Section 7.2.8: Clock source frequency versus voltage scaling and to Section 3.3.3: Read access latency).

The voltage regulators are always enabled after a reset. Depending on the application modes, the V_{CORE} supply is provided either by the main regulator (MR) or by the low-power regulator (LPR).

- In Run, Sleep and Stop 0 modes, both regulators are enabled and the main regulator...
(MR) supplies full power to the \( V_{\text{CORE}} \) domain (core, memories and digital peripherals).

- In low-power run and low-power sleep modes, the main regulator is off and the low-power regulator (LPR) supplies low power to the \( V_{\text{CORE}} \) domain, preserving the contents of the registers, SRAM1, SRAM2 and CCM SRAM.

- In Stop 1 modes, the main regulator is off and the low-power regulator (LPR) supplies low power to the \( V_{\text{CORE}} \) domain, preserving the contents of the registers, SRAM1, SRAM2 and CCM SRAM.

- In Standby mode with SRAM2 content preserved (RRS bit is set in the PWR_CR3 register), the main regulator (MR) is off and the low-power regulator (LPR) provides the supply to SRAM2 only. The core, digital peripherals (except Standby circuitry and backup domain) SRAM1 and CCM SRAM are powered off.

- In Standby mode, both regulators are powered off. The contents of the registers, SRAM1, SRAM2 and CCM SRAM is lost except for the Standby circuitry and the backup domain.

- In Shutdown mode, both regulators are powered off. When exiting from Shutdown mode, a power-on reset is generated. Consequently, the contents of the registers, SRAM1, SRAM2 and CCM SRAM is lost, except for the backup domain.

### 6.1.5 Dynamic voltage scaling management

The dynamic voltage scaling is a power management technique which consists in increasing or decreasing the voltage used for the digital peripherals \( (V_{\text{CORE}}) \), according to the application performance and power consumption needs.

Dynamic voltage scaling to increase \( V_{\text{CORE}} \) is known as overvolting. It allows to improve the device performance.

Dynamic voltage scaling to decrease \( V_{\text{CORE}} \) is known as undervolting. It is performed to save power, particularly in laptop and other mobile devices where the energy comes from a battery and is thus limited.

- Range 1: High-performance range.

In range 1, the main regulator operates in two modes following the R1MODE bit in the PWR_CR5 register:

- Main regulator range 1 normal mode: provides a typical output voltage at 1.2 V. It is used when the system clock frequency is up to 150 MHz. The Flash access time for read access is minimum, write and erase operations are possible.

- Main regulator range 1 boost mode: provides a typical output voltage at 1.28 V. It is used when the system clock frequency is up to 170 MHz. The Flash access time for read access is minimum, write and erase operations are possible. To optimize the power consumption it is recommended to select the range1 boost mode when the system clock frequency is greater than 150 MHz. See Table 38.

<table>
<thead>
<tr>
<th>System frequency</th>
<th>SYSCLK ≤ 150 MHz</th>
<th>SYSCLK ≤ 170 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1MODE bit configuration</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- Range 2: Low-power range.
The main regulator provides a typical output voltage at 1.0 V. The system clock frequency can be up to 26 MHz. The Flash access time for a read access is increased as compared to Range 1; write and erase operations are not possible.

Voltage scaling is selected through the VOS bit in the Section 6.4.1: Power control register 1 (PWR_CR1) register.

The sequence to go from Range 1 (Normal/Boost) to Range 2 is:
1. In case of switching from Range 1 boost mode to Range 2, the system clock must be divided by 2 using the AHB prescaler before switching to a lower system frequency for at least 1us and then reconfigure the AHB prescaler.
2. Reduce the system frequency to a value lower than 26 MHz.
3. Adjust number of wait states according new frequency target in Range 2 (LATENCY bits in the FLASH_ACR).
4. Program the VOS bits to “10” in the PWR_CR1 register.

The sequence to go from Range 2 to Range 1 (normal/boost mode) is:
1. Program the VOS bits to “01” in the PWR_CR1 register.
2. Wait until the VOSF flag is cleared in the PWR_SR2 register.
3. Adjust number of wait states according new frequency target in Range 1 (LATENCY bits in the FLASH_ACR).
4. Increase the system frequency by following below procedure:
   • If the system frequency is 26 MHz < SYSCLK ≤ 150 MHz:
     – Select the Range 1 normal mode by setting R1MODE bit in the PWR_CR5 register.
     – Configure and switch to PLL for a new system frequency.
   • If the system frequency is SYSCLK > 150 MHz:
     – The system clock must be divided by 2 using the AHB prescaler before switching to a higher system frequency.
     – Select the Range 1 boost mode by clearing the R1MODE bit is in the PWR_CR5 register.
     – Configure and switch to PLL for a new system frequency.
     – Wait for at least 1us and then reconfigure the AHB prescaler to get the needed HCLK clock frequency.

The sequence to switch from Range1 normal mode to Range1 boost mode is:
1. The system clock must be divided by 2 using the AHB prescaler before switching to a higher system frequency.
2. Clear the R1MODE bit is in the PWR_CR5 register.
3. Adjust the number of wait states according to the new frequency target in range1 boost mode
4. Configure and switch to new system frequency.
5. Wait for at least 1us and then reconfigure the AHB prescaler to get the needed HCLK clock frequency.

The sequence to switch from Range1 boost mode to Range1 normal mode is:
1. Set the R1MODE bit in the PWR_CR5 register.
2. Adjust the number of wait states according to the new frequency target in Range1 default mode.
3. Configure and switch to the new system frequency.

6.2 Power supply supervisor

6.2.1 Power-on reset (POR) / power-down reset (PDR) / brown-out reset (BOR)

The device has an integrated power-on reset (POR) / power-down reset (PDR), coupled with a brown-out reset (BOR) circuitry. The BOR is active in all power modes except Shutdown mode, and cannot be disabled.

Five BOR thresholds can be selected through option bytes.

During power-on, the BOR keeps the device under reset until the supply voltage $V_{DD}$ reaches the specified $V_{BORx}$ threshold. When $V_{DD}$ drops below the selected threshold, a device reset is generated. When $V_{DD}$ is above the $V_{BORx}$ upper limit, the device reset is released and the system can start.

For more details on the brown-out reset thresholds, refer to the electrical characteristics section in the datasheet.
1. The reset temporization \( t_{\text{RSTTEMPO}} \) is present only for the BOR lowest threshold \( (V_{\text{BOR0}}) \).

### 6.2.2 Programmable voltage detector (PVD)

You can use the PVD to monitor the \( V_{\text{DD}} \) power supply by comparing it to a threshold selected by the \( \text{PLS}[2:0] \) bits in the *Power control register 2 (PWR_CR2)*.

The PVD is enabled by setting the PVDE bit.

A PVDO flag is available, in the *Power status register 2 (PWR_SR2)*, to indicate if \( V_{\text{DD}} \) is higher or lower than the PVD threshold. This event is internally connected to the EXTI line16 and can generate an interrupt if enabled through the EXTI registers. The PVD output interrupt can be generated when \( V_{\text{DD}} \) drops below the PVD threshold and/or when \( V_{\text{DD}} \) rises above the PVD threshold depending on EXTI line16 rising/falling edge configuration. As an example, the service routine could perform emergency shutdown tasks.
6.2.3 Peripheral Voltage Monitoring (PVM)

Only \( V_{DD} \) is monitored by default, as it is the only supply required for all system-related functions. The \( V_{DDA} \) can be independent from \( V_{DD} \) and can be monitored with two peripheral voltage monitoring (PVM).

Each of the PVMx (\( x=1, 2 \)) is a comparator between a fixed threshold \( VPVMx \) and the \( V_{DDA} \) power supply. \( PVMOx \) flags indicate if the independent power supply is higher or lower than the PVMx threshold: \( PVMOx \) flag is cleared when the supply voltage is above the PVMx threshold, and is set when the supply voltage is below the PVMx threshold.

Each PVM output is connected to an EXTI line and can generate an interrupt if enabled through the EXTI registers. The PVMx output interrupt is generated when the independent power supply drops below the PVMx threshold and/or when it rises above the PVMx threshold, depending on EXTI line rising/falling edge configuration.

Each PVM can remain active in Stop 0 and Stop 1 modes, and the PVM interrupt can wake up from the Stop mode.

<table>
<thead>
<tr>
<th>PVM</th>
<th>Power supply</th>
<th>PVM threshold</th>
<th>EXTI line</th>
</tr>
</thead>
<tbody>
<tr>
<td>PVM1</td>
<td>( V_{DDA} )</td>
<td>( V_{PVM1} ) (around 1.65 V)</td>
<td>40</td>
</tr>
<tr>
<td>PVM2</td>
<td>( V_{DDA} )</td>
<td>( V_{PVM2} ) (around 1.8 V)</td>
<td>41</td>
</tr>
</tbody>
</table>

The independent analog supply \( V_{DDA} \) is not considered as present by default, and a logical and electrical isolation is applied to ignore any information coming from the peripherals supplied by this dedicated supply.

- If \( V_{DDA} \) is shorted externally to \( V_{DD} \), the application should assume it is available without enabling any Peripheral Voltage Monitoring.
- If \( V_{DDA} \) is independent from \( V_{DD} \), the Peripheral Voltage Monitoring (PVM) can be enabled to confirm whether the supply is present or not.
6.3 Low-power modes

By default, the microcontroller is in Run mode after a system or a power Reset. Several low-power modes are available to save power when the CPU does not need to be kept running, for example when waiting for an external event. It is up to the user to select the mode that gives the best compromise between low-power consumption, short startup time and available wakeup sources.

The device features seven low-power modes:

- **Sleep mode:** CPU clock off, all peripherals including Cortex®-M4 with FPU core peripherals such as NVIC, SysTick, etc. can run and wake up the CPU when an interrupt or an event occurs. Refer to Section 6.3.4: Sleep mode.

- **Low-power run mode:** This mode is achieved when the CPU clock frequency is reduced below 2 MHz. The code is executed from the SRAM or the Flash memory. The regulator is in low-power mode to minimize the regulator's operating current. Refer to Section 6.3.2: Low-power run mode (LP run).

- **Low-power sleep mode:** This mode is entered from the Low-power run mode: Cortex®-M4 with FPU is off. Refer to Section 6.3.5: Low-power sleep mode (LP sleep).

- **Stop 0 and Stop 1 modes:** SRAM and all registers content are retained. All clocks in the VCORE domain are stopped, the PLL, the HSI16 and the HSE are disabled. The LSI and the LSE can be kept running.
  
  The RTC and TAMP can remain active (Stop mode with RTC, Stop mode without RTC).
  
  Some peripherals with the wakeup capability can enable the HSI16 RC during the Stop mode to detect their wakeup condition.

  In Stop 0 mode, the main regulator remain ON, which allows the fastest wakeup time but with higher consumption. The active peripherals and the wakeup sources are the same as in Stop 1 mode.

  The system clock, when exiting from Stop 0 or Stop 1 mode, is the HSI16 clock. If the device is configured to wake up in low-power run mode, the HPRE bits in RCC_CFGR register must be configured prior to entering Stop mode to provide a frequency not greater than 2 MHz.

  Refer to Section 6.3.6: Stop 0 mode for details on Stop 0 mode.

- **Standby mode:** VCORE domain is powered off. However, it is possible to preserve the SRAM contents:
  
  – Standby mode with SRAM2 retention when the bit RRS is set in PWR_CR3 register. In this case, SRAM2 is supplied by the low-power regulator.

  – Standby mode when the bit RRS is cleared in PWR_CR3 register. In this case the main regulator and the low-power regulator are powered off.

  All clocks in the VCORE domain are stopped, the PLL, the HSI16 and the HSE oscillator are disabled. The LSI and the LSE can be kept running.

  The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

  The system clock, when exiting Standby modes, is the HSI16 oscillator clock.

  Refer to Section 6.3.8: Standby mode.

- **Shutdown mode:** VCORE domain is powered off. All clocks in the VCORE domain are stopped, the PLL, the HSI16, the LSI and the HSE are disabled. The LSE can be kept running.

  The system clock, when exiting the Shutdown mode, is HSI16 oscillator clock.

  In this mode, the supply voltage monitoring is disabled and the product behavior is not guaranteed in case of a power voltage drop. Refer to Section 6.3.9: Shutdown mode.
In addition, the power consumption in Run mode can be reduced by one of the following means:

- Slowing down the system clocks
- Gating the clocks to the APB and AHB peripherals when they are unused.

**Figure 15. Low-power modes possible transitions**
### Table 40. Low-power mode summary

<table>
<thead>
<tr>
<th>Mode name</th>
<th>Entry</th>
<th>Wakeup source(1)</th>
<th>Wakeup system clock</th>
<th>Effect on clocks</th>
<th>Voltage regulators</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep (Sleep-now or</td>
<td>WFI or Return from ISR</td>
<td>Any interrupt</td>
<td>Same as before</td>
<td>CPU clock OFF no effect on other clocks or analog clock sources</td>
<td>LPR</td>
</tr>
<tr>
<td>Sleep-on-exit)</td>
<td></td>
<td></td>
<td>entering Sleep</td>
<td></td>
<td>MR</td>
</tr>
<tr>
<td></td>
<td>WFE</td>
<td>Wakeup event</td>
<td>mode</td>
<td></td>
<td>OFF</td>
</tr>
<tr>
<td>Low-power run</td>
<td>Set LPR bit</td>
<td>Clear LPR bit</td>
<td>Same as Low-power</td>
<td>None</td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>run clock</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Low-power sleep</td>
<td>Set LPR bit + WFI or Return</td>
<td>Any interrupt</td>
<td>Same as before</td>
<td>CPU clock OFF no effect on other clocks or analog clock sources</td>
<td>LPR</td>
</tr>
<tr>
<td></td>
<td>from ISR</td>
<td></td>
<td>entering Low-power</td>
<td></td>
<td>MR</td>
</tr>
<tr>
<td></td>
<td>Set LPR bit + WFE</td>
<td>Wakeup event</td>
<td>sleep mode</td>
<td></td>
<td>OFF</td>
</tr>
<tr>
<td>Stop 0</td>
<td>LPMS=&quot;000&quot; + SLEEPDEEP bit</td>
<td>Any EXTI line</td>
<td>All clocks OFF</td>
<td></td>
<td>ON</td>
</tr>
<tr>
<td></td>
<td>+ WFI or Return from ISR</td>
<td>(configured in</td>
<td>except LSI and LSE</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>the EXTI registers)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Stop 1</td>
<td>LPMS=&quot;001&quot; + SLEEPDEEP bit</td>
<td>Specific</td>
<td>All clocks OFF</td>
<td></td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td>+ WFI or Return from ISR</td>
<td>peripherals</td>
<td>except LSI and LSE</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>events</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standby with</td>
<td>LPMS=&quot;011&quot; + Set RRS bit +</td>
<td>WKUP pin edge,</td>
<td></td>
<td></td>
<td>OFF</td>
</tr>
<tr>
<td>Standby with</td>
<td>SLEEPDEEP bit + WFI or Return</td>
<td>RTC event, TAM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM2</td>
<td>from ISR</td>
<td>P event, IWDG</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standby</td>
<td>LPMS=&quot;011&quot; + Clear RRS bit +</td>
<td></td>
<td></td>
<td></td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td>SLEEPDEEP bit + WFI or Return</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>from ISR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Shutdown</td>
<td>LPMS=&quot;1--&quot; + SLEEPDEEP bit</td>
<td>WKUP pin edge,</td>
<td></td>
<td></td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td>+ WFI or Return from ISR</td>
<td>RTC event, TAM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>P event, external</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>reset on NRST pin</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. Refer to Table 41: Functionalities depending on the working mode.
### Table 41. Functionalities depending on the working mode\(^{(1)}\)

<table>
<thead>
<tr>
<th>Peripheral</th>
<th>Run</th>
<th>Sleep</th>
<th>Low-power run</th>
<th>Low-power-run</th>
<th>Stop 0/1</th>
<th>Standby</th>
<th>Shutdown</th>
<th>VBAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>Y</td>
<td></td>
<td>Y</td>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Flash memory</td>
<td>O(^{(2)})</td>
<td>O(^{(2)})</td>
<td>O(^{(2)})</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>SRAM1</td>
<td>Y</td>
<td>Y(^{(3)})</td>
<td>Y</td>
<td>Y(^{(3)})</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>SRAM2</td>
<td>Y</td>
<td>Y(^{(3)})</td>
<td>Y</td>
<td>Y(^{(3)})</td>
<td>Y</td>
<td>O(^{(4)})</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CCM SRAM</td>
<td>Y</td>
<td>Y(^{(3)})</td>
<td>Y</td>
<td>Y(^{(3)})</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>FSMC</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>QUADSPI</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Backup Registers</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>Brown-out reset (BOR)</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>Programmable Voltage Detector (PVD)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Peripheral Voltage Monitor (PVM)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>DMA</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Oscillator HSI16</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>(5)</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Oscillator HSI48</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>High Speed External (HSE)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Low Speed Internal (LSI)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Low Speed External (LSE)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Clock Security System (CSS)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Clock Security System on LSE</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>RTC / Auto wakeup</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Number of RTC Tamper pins</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>USB</td>
<td>O(^{(8)})</td>
<td>O(^{(8)})</td>
<td>-</td>
<td>-</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>USARTx (x=1,2,3,4,5)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O(^{(6)})</td>
<td>O(^{(6)})</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Low-power UART (LPUART1)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O(^{(6)})</td>
<td>O(^{(6)})</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>I2Cx (x=1,2,3,4)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O(^{(7)})</td>
<td>O(^{(7)})</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
### Table 41. Functionalities depending on the working mode<sup>(1)</sup> (continued)

<table>
<thead>
<tr>
<th>Peripheral</th>
<th>Run</th>
<th>Sleep</th>
<th>Low-power run</th>
<th>Stop 0/1</th>
<th>Standby</th>
<th>Shutdown</th>
<th>VBAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPIx (1,2,3,4)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>FDCANx (1,2,3)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>SAI1</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>ADCx (x=1,2,3,4,5)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>DACx (x=1,2,3,4)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VREFBUF</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>OPAMPx (x=1,2,3,4,5,6)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>-</td>
</tr>
<tr>
<td>COMPx (x=1,2,3,4,5,6,7)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Temperature sensor</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Timers (TIMx)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>High resolution timer 1 (HRTIM1)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Low-power timer 1 (LPTIM1)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Independent watchdog (IWDG)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Window watchdog (WWDG)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>SysTick timer</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Random number generator (RNG)</td>
<td>O&lt;sup&gt;(8)&lt;/sup&gt;</td>
<td>O&lt;sup&gt;(8)&lt;/sup&gt;</td>
<td>O&lt;sup&gt;(8)&lt;/sup&gt;</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>AES hardware accelerator</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>CRC calculation unit</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>GPIOs</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>Filter Mathematical Accelerator (FMAC)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>CORDIC co-processor (CORDIC)</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
</tbody>
</table>

1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). - = Not available, wakeup highlighted in gray.
2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
3. The SRAM clock can be gated on or off.
4. SRAM2 content is preserved when the bit RRS is set in PWR_CR3 register.
Debug mode

By default, the debug connection is lost if the application puts the MCU in Stop 0, Stop1, Standby or Shutdown mode while the debug features are used. This is due to the fact that the Cortex®-M4 with FPU core is no longer clocked.

However, by setting some configuration bits in the DBGMCU_CR register, the software can be debugged even when using the low-power modes extensively. For more details, refer to Section 47.16.1: Debug support for low-power modes.

6.3.1 Run mode

Slowing down system clocks

In Run mode, the speed of the system clocks (SYSCLK, HCLK, PCLK) can be reduced by programming the prescaler registers. These prescalers can also be used to slow down the peripherals before entering the Sleep mode.

For more details, refer to Section 7.4.3: Clock configuration register (RCC_CFGR).

Peripheral clock gating

In Run mode, the HCLK and PCLK for individual peripherals and memories can be stopped at any time to reduce the power consumption.

To further reduce the power consumption in Sleep mode, the peripheral clocks can be disabled prior to executing the WFI or WFE instructions.

The peripheral clock gating is controlled by the RCC_AHBxENR and RCC_APBxENR registers.

Disabling the peripherals clocks in Sleep mode can be performed automatically by resetting the corresponding bit in the RCC_AHBxSMENR and RCC_APBxSMENR registers.

6.3.2 Low-power run mode (LP run)

To further reduce the consumption when the system is in Run mode, the regulator can be configured in low-power mode. In this mode, the CPU frequency should not exceed 2 MHz.

Please refer to the product datasheet for more details on voltage regulator and peripherals operating conditions.
I/O states in Low-power run mode

In Low-power run mode, all I/O pins keep the same state as in Run mode.

**Entering the Low-power run mode**

To enter the Low-power run mode, proceed as follows:
1. Optional: Jump into the SRAM and power-down the Flash by setting the RUN_PD bit in the *Flash access control register (FLASH_ACR)*.
2. Decrease the CPU clock frequency below 2 MHz.
3. Force the regulator in low-power mode by setting the LPR bit in the PWR_CR1 register.

Refer to *Table 42: Low-power run* on how to enter the Low-power run mode.

**Exiting the Low-power run mode**

To exit the Low-power run mode, proceed as follows:
1. Force the regulator in main mode by clearing the LPR bit in the PWR_CR1 register.
2. Wait until REGLPF bit is cleared in the PWR_SR2 register.
3. Increase the CPU clock frequency.

Refer to *Table 42: Low-power run* on how to exit the Low-power run mode.

<table>
<thead>
<tr>
<th>Low-power run mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode entry</td>
<td>Decrease the CPU clock frequency below 2 MHz LPR = 1</td>
</tr>
<tr>
<td>Mode exit</td>
<td>LPR = 0 Wait until REGLPF = 0 Increase the CPU clock frequency</td>
</tr>
<tr>
<td>Wakeup latency</td>
<td>Regulator wakeup time from low-power mode</td>
</tr>
</tbody>
</table>

**6.3.3 Low power modes**

**Entering low power mode**

Low power modes are entered by the MCU by executing the WFI (Wait For Interrupt), or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit in the Cortex®-M4 with FPU System Control register is set on Return from ISR.

Entering Low-power mode through WFI or WFE is executed only if no interrupt is pending or no event is pending.

**Exiting low power mode**

From Sleep modes, and Stop modes the MCU exit low power mode depending on the way the low power mode was entered:
- If the WFI instruction or Return from ISR was used to enter the low power mode, any peripheral interrupt acknowledged by the NVIC can wake up the device.
- If the WFE instruction is used to enter the low power mode, the MCU exits the low power mode as soon as an event occurs. The wakeup event can be generated either
Power control (PWR)

by:
- NVIC IRQ interrupt.

When SEVONPEND = 0 in the Cortex®-M4 with FPU System Control register. By enabling an interrupt in the peripheral control register and in the NVIC. When the MCU resumes from WFE, the peripheral interrupt pending bit and the NVIC peripheral IRQ channel pending bit (in the NVIC interrupt clear pending register) have to be cleared.

Only NVIC interrupts with sufficient priority wakeup and interrupt the MCU.

- When SEVONPEND = 1 in the Cortex®-M4 with FPU System Control register.

By enabling an interrupt in the peripheral control register and optionally in the NVIC. When the MCU resumes from WFE, the peripheral interrupt pending bit and when enabled the NVIC peripheral IRQ channel pending bit (in the NVIC interrupt clear pending register) have to be cleared.

All NVIC interrupts wakeup the MCU, even the disabled ones. Only enabled NVIC interrupts with sufficient priority wakeup and interrupt the MCU.

- Event

  Configuring a EXTI line in event mode. When the CPU resumes from WFE, it is not necessary to clear the EXTI peripheral interrupt pending bit or the NVIC IRQ channel pending bit as the pending bits corresponding to the event line is not set.

It may be necessary to clear the interrupt flag in the peripheral.

From Standby modes, and Shutdown modes the MCU exit low power mode through an external reset (NRST pin), an IWDG reset, a rising edge on one of the enabled WKUPx pins or a RTC event occurs (see Figure 529: RTC block diagrams).

After waking up from Standby or Shutdown mode, program execution restarts in the same way as after a Reset (boot pin sampling, option bytes loading, reset vector is fetched, etc.).

6.3.4 Sleep mode

I/O states in Sleep mode

In Sleep mode, all I/O pins keep the same state as in Run mode.

Entering the Sleep mode

The Sleep mode is entered according Section : Entering low power mode, when the SLEEPDEEP bit in the Cortex®-M4 with FPU System Control register is clear.

Refer to Table 43: Sleep for details on how to enter the Sleep mode.

Exiting the Sleep mode

The Sleep mode is exit according Section : Exiting low power mode.

Refer to Table 43: Sleep for more details on how to exit the Sleep mode.
6.3.5 Low-power sleep mode (LP sleep)

Please refer to the product datasheet for more details on voltage regulator and peripherals operating conditions.

I/O states in Low-power sleep mode

In Low-power sleep mode, all I/O pins keep the same state as in Run mode.

Entering the Low-power sleep mode

The Low-power sleep mode is entered from low-power run mode according Section: Entering low power mode, when the SLEEPDEEP bit in the Cortex®-M4 with FPU System Control register is clear.

Refer to Table 44: Low-power sleep for details on how to enter the Low-power sleep mode.

Exiting the Low-power sleep mode

The low-power Sleep mode is exit according Section: Exiting low power mode. When exiting the Low-power sleep mode by issuing an interrupt or an event, the MCU is in Low-power run mode.

Refer to Table 44: Low-power sleep for details on how to exit the Low-power sleep mode.

<table>
<thead>
<tr>
<th>Table 43. Sleep</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep-now mode</td>
</tr>
<tr>
<td>Mode entry</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Mode exit</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Wakeup latency</td>
</tr>
</tbody>
</table>
6.3.6 Stop 0 mode

The Stop 0 mode is based on the Cortex®-M4 with FPU deepsleep mode combined with the peripheral clock gating. The voltage regulator is configured in main regulator mode. In Stop 0 mode, all clocks in the V CORE domain are stopped; the PLL, the HSI16 and the HSE oscillators are disabled. Some peripherals with the wakeup capability (I2Cx (x=1,2,3,4), U(S)ARTx(x=1,2...5) and LPUART) can switch on the HSI16 to receive a frame, and switch off the HSI16 after receiving the frame if it is not a wakeup frame. In this case, the HSI16 clock is propagated only to the peripheral requesting it.

SRAM1, SRAM2, CCM SRAM and register contents are preserved.

The BOR is always available in Stop 0 mode. The consumption is increased when thresholds higher than \( V_{BOR0} \) are used.

I/O states in Stop 0 mode

In the Stop 0 mode, all I/O pins keep the same state as in the Run mode.

Entering the Stop 0 mode

The Stop 0 mode is entered according to Section : Entering low power mode, when the SLEEPDEEP bit in the Cortex®-M4 with FPU System Control register is set.

Table 44. Low-power sleep

<table>
<thead>
<tr>
<th>Low-power sleep-now mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode entry</td>
<td>Low-power sleep mode is entered from the Low-power run mode. WFI (Wait for Interrupt) or WFE (Wait for Event) while: – SLEEPDEEP = 0 – No interrupt (for WFI) or event (for WFE) is pending Refer to the Cortex®-M4 with FPU System Control register.</td>
</tr>
<tr>
<td>Mode exit</td>
<td>If WFI or Return from ISR was used for entry Interrupt: refer to Table 97: STM32G4 series vector table If WFE was used for entry and SEVONPEND = 0: Wakeup event: refer to Section 15.3.2: Wake-up event management If WFE was used for entry and SEVONPEND = 1: Interrupt even when disabled in NVIC: refer to Table 97: STM32G4 series vector table Wakeup event: refer to Section 15.3.2: Wake-up event management After exiting the Low-power sleep mode, the MCU is in Low-power run mode.</td>
</tr>
<tr>
<td>Wakeup latency</td>
<td>None</td>
</tr>
</tbody>
</table>

Wakeup latency: None
Refer to *Table 45: Stop 0 mode* for details on how to enter the Stop 0 mode.

If Flash memory programming is ongoing, the Stop 0 mode entry is delayed until the memory access is finished.

If an access to the APB domain is ongoing, the Stop 0 mode entry is delayed until the APB access is finished.

In Stop 0 mode, the following features can be selected by programming individual control bits:

- Independent watchdog (IWDG): the IWDG is started by writing to its Key register or by hardware option. Once started, it cannot be stopped except by a Reset. See *Section 42.3: IWDG functional description*.
- Real-time clock (RTC): this is configured by the RTCE bit in the *RTC domain control register (RCC_BDCR)*.
- Internal RC oscillator (LSI): this is configured by the LSION bit in the *Control/status register (RCC_CSR)*.
- External 32.768 kHz oscillator (LSE): this is configured by the LSEON bit in the *RTC domain control register (RCC_BDCR)*.

Several peripherals can be used in Stop 0 mode and can add consumption if they are enabled and clocked by LSI or LSE, or when they request the HSI16 clock: LPTIM1, I2Cx (x=1,2,3,4) U(S)ARTx (x=1,2...5), LPUART.

The DACx (x=1,2,3,4), the OPAMPs and the comparators can be used in Stop 0 mode, the PVM and the PVD as well. If they are not needed, they must be disabled by software to save their power consumptions.

The ADCx (x=1,2,3,4,5), temperature sensor and VREFBUF buffer can consume power during the Stop 0 mode, unless they are disabled before entering this mode.

**Exiting the Stop 0 mode**

The Stop 0 mode is exit according *Entering low power mode*.

Refer to *Table 45: Stop 0 mode* for details on how to exit Stop 0 mode.

When exiting Stop 0 mode by issuing an interrupt or a wakeup event, the HSI16 oscillator is selected as system clock. If the device is configured to wake up in Low-power run mode, the HPRE bits in RCC_CFGR register must be configured prior to entering Stop 0 mode to provide a frequency not greater than 2 MHz.

When the voltage regulator operates in low-power mode, an additional startup delay is incurred when waking up from Stop 0 mode with HSI16. By keeping the internal regulator ON during Stop 0 mode, the consumption is higher although the startup time is reduced.

When exiting the Stop 0 mode, the MCU is either in Run mode (Range 1 or Range 2 depending on VOS bit in PWR_CR1) or in Low-power run mode if the bit LPR is set in the Power control register 1 (PWR_CR1).
6.3.7 Stop 1 mode

The Stop 1 mode is the same as Stop 0 mode except that the main regulator is OFF, and only the low-power regulator is ON. Stop 1 mode can be entered from Run mode and from Low-power run mode.

Refer to Table 46: Stop 1 mode for details on how to enter and exit Stop 1 mode.
6.3.8 Standby mode

The Standby mode allows to achieve the lowest power consumption with BOR. It is based on the Cortex®-M4 with FPU deepsleep mode, with the voltage regulators disabled (except when SRAM2 content is preserved). The PLL, the HSI16, and the HSE oscillators are also switched off.

SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry (see Figure 12). SRAM2 content can be preserved if the bit RRS is set in the PWR.CR3 register. In this case the Low-power regulator is ON and provides the supply to SRAM2 only.

The BOR is always available in Standby mode. The consumption is increased when thresholds higher than $V_{\text{BOR0}}$ are used.

<table>
<thead>
<tr>
<th>Stop 1 mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode entry</td>
<td></td>
</tr>
<tr>
<td></td>
<td>WiFi (Wait for Interrupt) or WFE (Wait for Event) while:</td>
</tr>
<tr>
<td></td>
<td>– SLEEPDEEP bit is set in Cortex®-M4 with FPU System Control register</td>
</tr>
<tr>
<td></td>
<td>– No interrupt (for WiFi) or event (for WFE) is pending</td>
</tr>
<tr>
<td></td>
<td>– LPMS = &quot;001&quot; in PWR.CR1</td>
</tr>
<tr>
<td></td>
<td>On Return from ISR while:</td>
</tr>
<tr>
<td></td>
<td>– SLEEPDEEP bit is set in Cortex®-M4 with FPU System Control register</td>
</tr>
<tr>
<td></td>
<td>– SLEEPONEXIT = 1</td>
</tr>
<tr>
<td></td>
<td>– No interrupt is pending</td>
</tr>
<tr>
<td></td>
<td>– LPMS = &quot;001&quot; in PWR.CR1</td>
</tr>
<tr>
<td>Note:</td>
<td>To enter Stop 1 mode, all EXTI Line pending bits (in Section 15.5.6: Pending register 1 (EXTI.PR1)), and the peripheral flags generating wakeup interrupts must be cleared. Otherwise, the Stop 1 mode entry procedure is ignored and program execution continues.</td>
</tr>
<tr>
<td>Mode exit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>If WIFI or Return from ISR was used for entry</td>
</tr>
<tr>
<td></td>
<td>Any EXTI Line configured in Interrupt mode (the corresponding EXTI Interrupt vector must be enabled in the NVIC). The interrupt source can be external interrupts or peripherals with wakeup capability. Refer to Table 97: STM32G4 series vector table.</td>
</tr>
<tr>
<td></td>
<td>If WFE was used for entry and SEVONPEND = 0:</td>
</tr>
<tr>
<td></td>
<td>Any EXTI Line configured in event mode. Refer to Section 15.3.2: Wake-up event management.</td>
</tr>
<tr>
<td></td>
<td>If WFE was used for entry and SEVONPEND = 1:</td>
</tr>
<tr>
<td></td>
<td>Any EXTI Line configured in Interrupt mode (even if the corresponding EXTI Interrupt vector is disabled in the NVIC). The interrupt source can be external interrupts or peripherals with wakeup capability. Refer to Table 97: STM32G4 series vector table.</td>
</tr>
<tr>
<td></td>
<td>Wakeup event: refer to Section 15.3.2: Wake-up event management</td>
</tr>
<tr>
<td>Wakeup latency</td>
<td>Longest wakeup time between: HSI16 wakeup time and regulator wakeup time from Low-power mode + Flash wakeup time from Stop 1 mode.</td>
</tr>
</tbody>
</table>
I/O states in Standby mode

In the Standby mode, the I/Os can be configured either with a pull-up (refer to PWR_PUCRx registers (x=A,B,C,D,E,F,G)), or with a pull-down (refer to PWR_PDCRx registers (x=A,B,C,D,E,F,G)), or can be kept in analog state.

The RTC outputs on PC13 are functional in Standby mode. PC14 and PC15 used for LSE are also functional. 5 wakeup pins (WKUPx, x=1,2...5) and the 3 RTC tampers are available.

Entering Standby mode

The Standby mode is entered according Section : Entering low power mode, when the SLEEPDEEP bit in the Cortex®-M4 with FPU System Control register is set.

Refer to Table 47: Standby mode for details on how to enter Standby mode.

In Standby mode, the following features can be selected by programming individual control bits:

• Independent watchdog (IWDG): the IWDG is started by writing to its Key register or by hardware option. Once started it cannot be stopped except by a reset. See Section 42.3: IWDG functional description in Section 42: Independent watchdog (IWDG).
• real-time clock (RTC): this is configured by the RTCEN bit in the Backup domain control register (RCC_BDCR)
• Internal RC oscillator (LSI): this is configured by the LSION bit in the Control/status register (RCC_CSR).
• External 32.768 kHz oscillator (LSE): this is configured by the LSEON bit in the Backup domain control register (RCC_BDCR)

Exiting Standby mode

The Standby mode is exit according Section : Entering low power mode. The SBF status flag in the Power control register 3 (PWR_CR3) indicates that the MCU was in Standby mode. All registers are reset after wakeup from Standby except for Power control register 3 (PWR_CR3).

Refer to Table 47: Standby mode for more details on how to exit Standby mode.
### Table 47. Standby mode

<table>
<thead>
<tr>
<th>Standby mode</th>
<th>Description</th>
</tr>
</thead>
</table>
| **Mode entry** | WiFi (Wait for Interrupt) or WFE (Wait for Event) while:  
– SLEEPDEEP bit is set in Cortex®-M4 with FPU System Control register  
– No interrupt (for WiFi) or event (for WFE) is pending  
– LPMS = “011” in PWR_CR1  
– WUFx bits are cleared in power status register 1 (PWR_SR1)  

| **Mode exit** | On return from ISR while:  
– SLEEPDEEP bit is set in Cortex®-M4 with FPU System Control register  
– SLEEPONEXIT = 1  
– No interrupt is pending  
– LPMS = “011” in PWR_CR1 and  
– WUFx bits are cleared in power status register 1 (PWR_SR1)  
– The RTC flag corresponding to the chosen wakeup source (RTC Alarm A, RTC Alarm B, RTC wakeup, tamper or timestamp flags) is cleared  

| **Wakeup latency** | Reset phase |
6.3.9 Shutdown mode

The Shutdown mode allows to achieve the lowest power consumption. It is based on the deepsleep mode, with the voltage regulator disabled. The VCORE domain is consequently powered off. The PLL, the HSI16, the LSI and the HSE oscillators are also switched off.

SRAM1, SRAM2, CCM SRAM and register contents are lost except for registers in the Backup domain. The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

I/O states in Shutdown mode

In the Shutdown mode, the I/Os can be configured either with a pull-up (refer to PWR_PUCRx registers (x=A,B,C,D,E,F,G), or with a pull-down (refer to PWR_PDCRx registers (x=A,B,C,D,E,F,G)), or can be kept in analog state. However this configuration is lost when exiting the Shutdown mode due to the power-on reset.

The RTC outputs on PC13 are functional in Shutdown mode. PC14 and PC15 used for LSE are also functional. 5 wakeup pins (WKUPx, x=1,2...5) and the 3 RTC tampers are available.

Entering Shutdown mode

The Shutdown mode is entered according to Entering low power mode, when the SLEEPDEEP bit in the Cortex®-M4 with FPU System Control register is set.

Refer to Table 48: Shutdown mode for details on how to enter Shutdown mode.

In Shutdown mode, the following features can be selected by programming individual control bits:

- real-time clock (RTC): this is configured by the RTCEN bit in the Backup domain control register (RCC_BDCR). Caution: in case of VDD power-down the RTC content is lost.
- external 32.768 kHz oscillator (LSE): this is configured by the LSEON bit in the Backup domain control register (RCC_BDCR)

Exiting Shutdown mode

The Shutdown mode is exit according to Section: Exiting low power mode. A power-on reset occurs when exiting from Shutdown mode. All registers (except for the ones in the Backup domain) are reset after wakeup from Shutdown.

Refer to Table 48: Shutdown mode for more details on how to exit Shutdown mode.
6.3.10 Auto-wakeup from low-power mode

The RTC can be used to wakeup the MCU from low-power mode without depending on an external interrupt (Auto-wakeup mode). The RTC provides a programmable time base for waking up from Stop (0 or 1) or Standby mode at regular intervals. For this purpose, two of the three alternative RTC clock sources can be selected by programming the RTCSEL[1:0] bits in the RTC domain control register (RCC_BDCR):

- Low-power 32.768 kHz external crystal oscillator (LSE OSC)
  This clock source provides a precise time base with very low-power consumption.
- Low-power internal RC Oscillator (LSI)
  This clock source has the advantage of saving the cost of the 32.768 kHz crystal. This internal RC Oscillator is designed to add minimum power consumption.

To wakeup from Stop mode with an RTC alarm event, it is necessary to:

- Configure the EXTI Line 17 to be sensitive to rising edge
- Configure the RTC to generate the RTC alarm

To wakeup from Standby mode, there is no need to configure the EXTI Line 17.

To wakeup from Stop mode with an RTC wakeup event, it is necessary to:

- Configure the EXTI Line 20 to be sensitive to rising edge
- Configure the RTC to generate the RTC alarm

To wakeup from Standby mode, there is no need to configure the EXTI Line 20.
6.4 **PWR registers**

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

6.4.1 **Power control register 1 (PWR_CR1)**

Address offset: 0x00  
Reset value: 0x0000 0200  
This register is reset after wakeup from Standby mode.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:15  Reserved, must be kept at reset value.

- **Bit 14 LPR**: Low-power run  
  When this bit is set, the regulator is switched from main mode (MR) to low-power mode (LPR).

Bits 13:11  Reserved, must be kept at reset value.

- **Bits 10:9 VOS[1:0]**: Voltage scaling range selection  
  - 00: Cannot be written (forbidden by hardware)  
  - 01: Range 1  
  - 10: Range 2  
  - 11: Cannot be written (forbidden by hardware)

- **Bit 8 DBP**: Disable backup domain write protection  
  In reset state, the RTC and backup registers are protected against parasitic write access. 
  This bit must be set to enable write access to these registers.  
  - 0: Access to RTC and Backup registers disabled  
  - 1: Access to RTC and Backup registers enabled

Bits 7:3  Reserved, must be kept at reset value.

- **Bits 2:0 LPMS[2:0]**: Low-power mode selection  
  These bits select the low-power mode entered when CPU enters the deepsleep mode.  
  - 000: Stop 0 mode  
  - 001: Stop 1 mode  
  - 010: Reserved  
  - 011: Standby mode  
  - 1xx: Shutdown mode

*Note: In Standby mode, SRAM2 can be preserved or not, depending on RRS bit configuration in PWR_CR3.*
6.4.2 Power control register 2 (PWR_CR2)

Address offset: 0x04
Reset value: 0x0000 0000

This register is reset when exiting Standby mode.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:8</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>7</td>
<td><strong>PVME2</strong>: Peripheral voltage monitoring 2 enable: $V_{DDA}$ vs. DAC 1MSPS /DAC 15MSPS min voltage.</td>
</tr>
<tr>
<td></td>
<td>0: PVME2 ($V_{DDA}$ monitoring vs. 1.8 V threshold) disable.</td>
</tr>
<tr>
<td></td>
<td>1: PVME2 ($V_{DDA}$ monitoring vs. 1.8 V threshold) enable.</td>
</tr>
<tr>
<td>6</td>
<td><strong>PVME1</strong>: Peripheral voltage monitoring 1 enable: $V_{DDA}$ vs. ADC/COMP min voltage 1.62V</td>
</tr>
<tr>
<td></td>
<td>0: PVME1 ($V_{DDA}$ monitoring vs. 1.62V threshold) disable.</td>
</tr>
<tr>
<td></td>
<td>1: PVME1 ($V_{DDA}$ monitoring vs. 1.62V threshold) enable.</td>
</tr>
<tr>
<td>5:4</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>3:1</td>
<td><strong>PLS[2:0]</strong>: Programmable voltage detector level selection.</td>
</tr>
<tr>
<td></td>
<td>These bits select the PVD falling threshold:</td>
</tr>
<tr>
<td></td>
<td>000: $V_{PVDD}$ PVD threshold 0</td>
</tr>
<tr>
<td></td>
<td>001: $V_{PVDD}$ PVD threshold 1</td>
</tr>
<tr>
<td></td>
<td>010: $V_{PVDD}$ PVD threshold 2</td>
</tr>
<tr>
<td></td>
<td>011: $V_{PVDD}$ PVD threshold 3</td>
</tr>
<tr>
<td></td>
<td>100: $V_{PVDD}$ PVD threshold 4</td>
</tr>
<tr>
<td></td>
<td>101: $V_{PVDD}$ PVD threshold 5</td>
</tr>
<tr>
<td></td>
<td>110: $V_{PVDD}$ PVD threshold 6</td>
</tr>
<tr>
<td></td>
<td>111: External input analog voltage PVD_IN (compared internally to $V_{REFINT}$)</td>
</tr>
<tr>
<td></td>
<td><em>Note</em>: These bits are write-protected when the PVDL bit is set in the SYSCFG_CFRGR2 register. The protection can be reset only by a system reset.</td>
</tr>
<tr>
<td>0</td>
<td><strong>PVDE</strong>: Programmable voltage detector enable</td>
</tr>
<tr>
<td></td>
<td>0: Programmable voltage detector disable.</td>
</tr>
<tr>
<td></td>
<td>1: Programmable voltage detector enable.</td>
</tr>
<tr>
<td></td>
<td><em>Note</em>: This bit is write-protected when the PVDL bit is set in the SYSCFG_CFRGR2 register. The protection can be reset only by a system reset.</td>
</tr>
</tbody>
</table>

6.4.3 Power control register 3 (PWR_CR3)

Address offset: 0x08
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with the PWRRST bit in the RCC_APB1RSTR1 register.
Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bit 15 **EIWUL**: Enable internal wakeup line
0: Internal wakeup line disable.
1: Internal wakeup line enable.

Bit 14 **UCPD1_DBDIS**: USB Type-C and Power Delivery Dead Battery disable.

- After exiting reset, the USB Type-C "dead battery" behavior is enabled, which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it in all cases, either to stop this pull-down or to hand over control to the UCPD1 (which should therefore be initialized before doing the disable).
  - 0: Enable USB Type-C dead battery pull-down behavior on UCPD1_CC1 and UCPD1_CC2 pins.
  - 1: Disable USB Type-C dead battery pull-down behavior on UCPD1_CC1 and UCPD1_CC2 pins.

Bit 13 **UCPD1_STDBY**: UCPD1_STDBY USB Type-C and Power Delivery standby mode.

- 0: Write ‘0’ immediately after standby exit when using UCPD1, (and before writing any UCPD1 registers).
- 1: Write ‘1’ just before entering standby when using UCPD1.

Bits 12:11 Reserved, must be kept at reset value.

Bit 10 **APC**: Apply pull-up and pull-down configuration

- When this bit is set, the I/O pull-up and pull-down configurations defined in the PWR_PUCRx and PWR_PDCRx registers are applied. When this bit is cleared, the PWR_PUCRx and PWR_PDCRx registers are not applied to the I/Os.

Bit 9 Reserved, must be kept at reset value.

Bit 8 **RRS**: SRAM2 retention in Standby mode

- 0: SRAM2 is powered off in Standby mode (SRAM2 content is lost).
- 1: SRAM2 is powered by the low-power regulator in Standby mode (SRAM2 content is kept).

Bits 7:5 Reserved, must be kept at reset value.

Bit 4 **EWUP5**: Enable Wakeup pin WKUP5

- When this bit is set, the external wakeup pin WKUP5 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP5 bit in the PWR_CR4 register.

Bit 3 **EWUP4**: Enable Wakeup pin WKUP4

- When this bit is set, the external wakeup pin WKUP4 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP4 bit in the PWR_CR4 register.
6.4.4 Power control register 4 (PWR_CR4)

Address offset: 0x0C
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with the PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:10 Reserved, must be kept at reset value.

Bit 9 **VBR5**: V_BAT battery charging resistor selection
0: Charge V_BAT through a 5 kOhms resistor
1: Charge V_BAT through a 1.5 kOhms resistor

Bit 8 **VBE**: V_BAT battery charging enable
0: V_BAT battery charging disable
1: V_BAT battery charging enable

Bits 7:5 Reserved, must be kept at reset value.

Bit 4 **WP5**: Wakeup pin WKUP5 polarity
This bit defines the polarity used for an event detection on external wake-up pin, WKUP5
0: Detection on high level (rising edge)
1: Detection on low level (falling edge)

Bit 3 **WP4**: Wakeup pin WKUP4 polarity
This bit defines the polarity used for an event detection on external wake-up pin, WKUP4
0: Detection on high level (rising edge)
1: Detection on low level (falling edge)
6.4.5 Power status register 1 (PWR_SR1)

Address offset: 0x10
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with the PWRRST bit in the RCC_APB1RSTR1 register.

Access: 2 additional APB cycles are needed to read this register vs. a standard APB read.

| Bit 31:16 Reserved, must be kept at reset value. |
|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Bit 15 WUI: Wakeup flag internal |
| This bit is set when a wakeup is detected on the internal wakeup line. It is cleared when all internal wakeup sources are cleared. |

| Bits 14:9 Reserved, must be kept at reset value. |
|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Bit 8 SBF: Standby flag |
| This bit is set by hardware when the device enters the Standby mode and is cleared by setting the CSBF bit in the PWR_SCR register, or by a power-on reset. It is not cleared by the system reset. |
| 0: The device did not enter the Standby mode |
| 1: The device entered the Standby mode |

| Bits 7:5 Reserved, must be kept at reset value. |
|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Bit 4 WUUF5: Wakeup flag 5 |
| This bit is set when a wakeup event is detected on wakeup pin, WKUP5. It is cleared by writing ‘1’ in the CWUUF5 bit of the PWR_SCR register. |
6.4.6 Power status register 2 (PWR_SR2)

Address offset: 0x14
Reset value: 0x0000 0000

This register is partially reset when exiting Standby/Shutdown modes.

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>PVMO2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PVMO1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PVDO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOSF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REGLPF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REGLPS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLASH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>_RDY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bit 15 **PVMO2**: Peripheral voltage monitoring output: VDDA vs. 1.8 V
0: VDDA voltage is above PVM2 threshold (around 1.8 V).
1: VDDA voltage is below PVM2 threshold (around 1.8 V).

*Note: PVMO2 is cleared when PVM2 is disabled (PVME2 = 0). After enabling PVM2, the PVM2 output is valid after the PVM2 wakeup time.*

Bit 14 **PVMO1**: Peripheral voltage monitoring output: VDDA vs. 1.62 V
0: VDDA voltage is above PVM1 threshold (around 1.62 V).
1: VDDA voltage is below PVM1 threshold (around 1.62 V).

*Note: PVMO1 is cleared when PVM1 is disabled (PVME1 = 0). After enabling PVM1, the PVM1 output is valid after the PVM1 wakeup time.*

Bits 13:12 Reserved, must be kept at reset value.

Bit 11 **PVDO**: Programmable voltage detector output
0: VDD is above the selected PVD threshold
1: VDD is below the selected PVD threshold
Bit 10  **VOSF**: Voltage scaling flag
A delay is required for the internal regulator to be ready after the voltage scaling has been changed. VOSF indicates that the regulator reached the voltage level defined with VOS bits of the PWR_CR1 register.
0: The regulator is ready in the selected voltage range
1: The regulator output voltage is changing to the required voltage level

Bit 9  **REGLPF**: Low-power regulator flag
This bit is set by hardware when the MCU is in Low-power run mode. When the MCU exits the Low-power run mode, this bit remains at 1 until the regulator is ready in main mode. A polling on this bit must be done before increasing the product frequency.
This bit is cleared by hardware when the regulator is ready.
0: The regulator is ready in main mode (MR)
1: The regulator is in low-power mode (LPR)

Bit 8  **REGLPS**: Low-power regulator started
This bit provides the information whether the low-power regulator is ready after a power-on reset or a Standby/Shutdown. If the Standby mode is entered while REGLPS bit is still cleared, the wakeup from Standby mode time may be increased.
0: The low-power regulator is not ready
1: The low-power regulator is ready

Bit 7  **FLASH_RDY**: Flash ready flag
This bit is set by hardware to indicate when the Flash memory is ready to be accessed after wakeup from power-down. To place the Flash memory in power-down, set either FPD_LPRUN, FPD_LPSLP or FPD_STP bits.
0: Flash memory in power-down
1: Flash memory ready to be accessed

*Note: If the system boots from SRAM, the user application must wait till FLASH_RDY bit is set, prior to jumping to Flash memory.*

Bits 6:0  Reserved, must be kept at reset value.

### 6.4.7  Power status clear register (PWR_SCR)

Address offset: 0x18
Reset value: 0x0000 0000
Access: 3 additional APB cycles are needed to write this register vs. a standard APB write.

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:9  Reserved, must be kept at reset value.

Bit 8  **CSBF**: Clear standby flag
Setting this bit clears the SBF flag in the PWR_SR1 register.

Bits 7:5  Reserved, must be kept at reset value.
6.4.8 Power Port A pull-up control register (PWR_PUCRA)

Address offset: 0x20.

Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

<table>
<thead>
<tr>
<th>Bit 4</th>
<th>CWUF5: Clear wakeup flag 5</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Setting this bit clears the WUF5 flag in the PWR_SR1 register.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 3</th>
<th>CWUF4: Clear wakeup flag 4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Setting this bit clears the WUF4 flag in the PWR_SR1 register.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 2</th>
<th>CWUF3: Clear wakeup flag 3</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Setting this bit clears the WUF3 flag in the PWR_SR1 register.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 1</th>
<th>CWUF2: Clear wakeup flag 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Setting this bit clears the WUF2 flag in the PWR_SR1 register.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 0</th>
<th>CWUF1: Clear wakeup flag 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Setting this bit clears the WUF1 flag in the PWR_SR1 register.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>PU15: Port A pull-up bit 15</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>When set, this bit activates the pull-up on PA[15] when APC bit is set in PWR_CR3 register.</td>
</tr>
<tr>
<td></td>
<td>The pull-up is not activated if the corresponding PD15 bit is also set.</td>
</tr>
</tbody>
</table>

| Bit 14 | Reserved, must be kept at reset value. |

<table>
<thead>
<tr>
<th>Bits 13:0</th>
<th>PUY: Port A pull-up bit y (y = 13 to 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.</td>
</tr>
<tr>
<td></td>
<td>The pull-up is not activated if the corresponding PDy bit is also set.</td>
</tr>
</tbody>
</table>

6.4.9 Power Port A pull-down control register (PWR_PDCRA)

Address offset: 0x24.

Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).
6.4.10 Power Port B pull-up control register (PWR_PUCRB)

Address offset: 0x28.
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **PUy**: Port B pull-up bit y (y = 15 to 0)
When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register.
The pull-up is not activated if the corresponding PDy bit is also set.

6.4.11 Power Port B pull-down control register (PWR_PDCRB)

Address offset: 0x2C.
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Bits 31:15 Reserved, must be kept at reset value.

Bit 14 **PD14**: Port A pull-down bit 14
When set, this bit activates the pull-down on PA[14] when APC bit is set in PWR_CR3 register.

Bit 13 Reserved, must be kept at reset value.

Bits 12:0 **PDy**: Port A pull-down bit y (y = 12 to 0)
When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

6.4.12 Power Port C pull-up control register (PWR_PUCRC)

Address offset: 0x30.
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

6.4.13 Power Port C pull-down control register (PWR_PDCRC)

Address offset: 0x34.
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.
Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

| PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9  | PD8  | PD7  | PD6  | PD5  | PD4  | PD3  | PD2  | PD1  | PD0  |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   | rw   |

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **PDy**: Port C pull-down bit y (y = 15 to 0)
When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.

### 6.4.14 Power Port D pull-up control register (PWR_PUCRD)

Address offset: 0x38.

Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PU15</th>
<th>PU14</th>
<th>PU13</th>
<th>PU12</th>
<th>PU11</th>
<th>PU10</th>
<th>PU9</th>
<th>PU8</th>
<th>PU7</th>
<th>PU6</th>
<th>PU5</th>
<th>PU4</th>
<th>PU3</th>
<th>PU2</th>
<th>PU1</th>
<th>PU0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **PUy**: Port D pull-up bit y (y = 15 to 0)
When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register.
The pull-up is not activated if the corresponding PDy bit is also set.

### 6.4.15 Power Port D pull-down control register (PWR_PDCRD)

Address offset: 0x3C.

Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).
6.4.16  Power Port E pull-up control register (PWR_PUCRE)

Address offset: 0x40.

Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  PUy: Port E pull-up bit y (y = 15 to 0)

When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register.

6.4.17  Power Port E pull-down control register (PWR_PDCRE)

Address offset: 0x44.

Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).
6.4.18 Power Port F pull-up control register (PWR_PUCRF)

Address offset: 0x48.
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PD15</th>
<th>PD14</th>
<th>PD13</th>
<th>PD12</th>
<th>PD11</th>
<th>PD10</th>
<th>PD9</th>
<th>PD8</th>
<th>PD7</th>
<th>PD6</th>
<th>PD5</th>
<th>PD4</th>
<th>PD3</th>
<th>PD2</th>
<th>PD1</th>
<th>PD0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **PDy**: Port E pull-down bit y (y = 15 to 0)
When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.

6.4.19 Power Port F pull-down control register (PWR_PDCRF)

Address offset: 0x4C.
Reset value: 0x0000 0000

This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.

Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PU15</th>
<th>PU14</th>
<th>PU13</th>
<th>PU12</th>
<th>PU11</th>
<th>PU10</th>
<th>PU9</th>
<th>PU8</th>
<th>PU7</th>
<th>PU6</th>
<th>PU5</th>
<th>PU4</th>
<th>PU3</th>
<th>PU2</th>
<th>PU1</th>
<th>PU0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **PUy**: Port F pull-up bit y (y = 15 to 0)
When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register.
The pull-up is not activated if the corresponding PDy bit is also set.
Power control (PWR) RM0440

6.4.20 Power Port G pull-up control register (PWR_PUCRG)

Address offset: 0x50.
Reset value: 0x0000 0000
This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.
Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **PDy**: Port F pull-down bit y (y = 15 to 0)
When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.

6.4.21 Power Port G pull-down control register (PWR_PDCRG)

Address offset: 0x54.
Reset value: 0x0000 0000
This register is not reset when exiting Standby modes and with PWRRST bit in the RCC_APB1RSTR1 register.
Access: Additional APB cycles are needed to access this register vs. a standard APB access (3 for a write and 2 for a read).
6.4.22 Power control register (PWR_CR5)

Address offset: 0x80.

Reset value: 0x0000 0100

This register is reset only by power on reset.

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 R1MODE: Main regular range 1 mode
This bit is only valid for the main regulator in range 1 and has no effect on range 2. It is recommended to reset this bit when the system frequency is greater than 150 MHz. Refer to Table 38: Range 1 boost mode configuration.
0: Main regulator in range 1 boost mode.
1: Main regulator in range 1 normal mode.

Bits 7:0 Reserved, must be kept at reset value.
## 6.4.23 PWR register map and reset value table

### Table 49. PWR register map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>PWR_CR1</td>
<td>0x04</td>
<td>PWR_CR2</td>
<td>0x08</td>
<td>PWR_CR3</td>
<td>0x0C</td>
<td>PWR_CR4</td>
<td>0x10</td>
<td>PWR_SR1</td>
<td>0x14</td>
<td>PWR_SR2</td>
<td>0x18</td>
<td>PWR_SCR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
</tr>
<tr>
<td>0x20</td>
<td>PWR_PUCRA</td>
<td>0x24</td>
<td>PWR_PDCRA</td>
<td>0x28</td>
<td>PWR_PUCRB</td>
<td>0x2C</td>
<td>PWR_PDCRB</td>
<td>0x30</td>
<td>PWR_PUCRC</td>
<td>0x34</td>
<td>PWR_PDCRC</td>
<td>0x38</td>
<td>PWR_PUCRD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>PWR_CR1</td>
<td>0x04</td>
<td>PWR_CR2</td>
<td>0x08</td>
<td>PWR_CR3</td>
<td>0x0C</td>
<td>PWR_CR4</td>
<td>0x10</td>
<td>PWR_SR1</td>
<td>0x14</td>
<td>PWR_SR2</td>
<td>0x18</td>
<td>PWR_SCR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
</tr>
<tr>
<td>0x20</td>
<td>PWR_PUCRA</td>
<td>0x24</td>
<td>PWR_PDCRA</td>
<td>0x28</td>
<td>PWR_PUCRB</td>
<td>0x2C</td>
<td>PWR_PDCRB</td>
<td>0x30</td>
<td>PWR_PUCRC</td>
<td>0x34</td>
<td>PWR_PDCRC</td>
<td>0x38</td>
<td>PWR_PUCRD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
</tr>
</tbody>
</table>

### Table 49. PWR register map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>PWR_CR1</td>
<td>0x04</td>
<td>PWR_CR2</td>
<td>0x08</td>
<td>PWR_CR3</td>
<td>0x0C</td>
<td>PWR_CR4</td>
<td>0x10</td>
<td>PWR_SR1</td>
<td>0x14</td>
<td>PWR_SR2</td>
<td>0x18</td>
<td>PWR_SCR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
</tr>
<tr>
<td>0x20</td>
<td>PWR_PUCRA</td>
<td>0x24</td>
<td>PWR_PDCRA</td>
<td>0x28</td>
<td>PWR_PUCRB</td>
<td>0x2C</td>
<td>PWR_PDCRB</td>
<td>0x30</td>
<td>PWR_PUCRC</td>
<td>0x34</td>
<td>PWR_PDCRC</td>
<td>0x38</td>
<td>PWR_PUCRD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
</tr>
</tbody>
</table>
Refer to **Section 2.2 on page 81** for the register boundary addresses.
7 Reset and clock control (RCC)

7.1 Reset

There are three types of reset, defined as system reset, power reset and RTC domain reset.

7.1.1 Power reset

A power reset is generated when one of the following events occurs:

1. Power-on reset (POR) or brown-out reset (BOR)
2. When exiting from Standby mode
3. When exiting from Shutdown mode

A brown-out reset, including power-on or power-down reset (POR/PDR), sets all registers to their reset values except the RTC domain.

When exiting Standby mode, all registers in the $V_{\text{CORE}}$ domain are set to their reset value. Registers outside the $V_{\text{CORE}}$ domain (RTC, WKUP, IWDG, and Standby/Shutdown modes control) are not impacted.

When exiting Shutdown mode, a brown-out reset is generated, resetting all registers except those in the RTC domain.

7.1.2 System reset

A system reset sets all registers to their reset values except the reset flags in the clock control/status register (RCC_CSR) and the registers in the RTC domain.

A system reset is generated when one of the following events occurs:

1. A low level on the NRST pin (external reset)
2. Window watchdog event (WWDG reset)
3. Independent watchdog event (IWDG reset)
4. A software reset (SW reset) (see Software reset)
5. Low-power mode security reset (see Low-power mode security reset)
6. Option byte loader reset (see Option byte loader reset)
7. A brown-out reset

The reset source can be identified by checking the reset flags in the Control/Status register, RCC_CSR (see Section 7.4.28).

NRST pin (external reset)

Through specific option bits (NRST_MODE), the NRST pin is configurable for operating as:

- Reset input/output (default at device delivery)
  Any valid reset signal on the pin is propagated to device internal logic and all internal reset sources are externally driven through a pulse generator to this pin. The GPIO functionality (PG10) is not available. The pulse generator guarantees a minimum reset pulse duration of 20 µs for each internal reset source to be output on the NRST pin. An internal reset holder option can be used, if enabled in the option bytes, to ensure that the pin is pulled low until its voltage meets VIL threshold. This function guarantee the detection of internal reset sources by external components when the line faces a
significant capacitive load. In case on an internal reset, the internal pull-up RPU is deactivated in order to save the power consumption through the pull-up resistor. This mode is always active (independently of the option bytes setting) during each device power-on-reset (until option bytes are loaded): power on the device or wake up from Shutdown mode.

- **Reset input**
  In this mode, any valid reset signal on the NRST pin is propagated to device internal logic, but resets generated internally by the device are not visible on the pin. In this configuration, GPIO functionality (PG10) is not available.

- **GPIO**
  In this mode, the pin can be used as PG10 standard GPIO. The reset function of the pin is not available. Reset is only possible from device internal reset sources and it is not propagated to the pin.

**Figure 16. Simplified diagram of the reset circuit**

---

**Software reset**

The SYSRESETREQ bit in Cortex®-M4 with FPU Application Interrupt and Reset Control Register must be set to force a software reset on the device (refer to the STM32F3xx/F4xx/L4xx Cortex®-M4 programming manual (PM0214)).

**Low-power mode security reset**

To prevent that critical applications mistakenly enter a low-power mode, two low-power mode security resets are available. If enabled in option bytes, the resets are generated in the following conditions:
1. Entering Standby mode: this type of reset is enabled by resetting nRST_STDBY bit in User option Bytes. In this case, whenever a Standby mode entry sequence is successfully executed, the device is reset instead of entering Standby mode.

2. Entering Stop mode: this type of reset is enabled by resetting nRST_STOP bit in User option bytes. In this case, whenever a Stop mode entry sequence is successfully executed, the device is reset instead of entering Stop mode.

3. Entering Shutdown mode: this type of reset is enabled by resetting nRST_SHDW bit in User option bytes. In this case, whenever a Shutdown mode entry sequence is successfully executed, the device is reset instead of entering Shutdown mode.

For further information on the User Option Bytes, refer to Section 3.4.1: Option bytes description.

Option byte loader reset
The option byte loader reset is generated when the OBL_LAUNCH bit (bit 27) is set in the FLASH_CR register. This bit is used to launch the option byte loading by software.

7.1.3 RTC domain reset
The RTC domain has two specific resets.
A RTC domain reset is generated when one of the following events occurs:
1. Software reset, triggered by setting the BDRST bit in the RTC domain control register (RCC_BDCR).
2. $V_{DD}$ or $V_{BAT}$ power on, if both supplies have previously been powered off.
A RTC domain reset only affects the LSE oscillator, the RTC, the Backup registers and the RCC RTC domain control register.

7.2 Clocks
Three different clock sources can be used to drive the system clock (SYSCLK):
- HSI16 (high speed internal) 16 MHz RC oscillator clock
- HSE oscillator clock, from 4 to 48 MHz
- PLL clock

The HSI16 is used as system clock source after startup from Reset.

The devices have the following additional clock sources:
- 32 kHz low speed internal RC (LSI RC) which drives the independent watchdog and optionally the RTC used for Auto-wake-up from Stop and Standby modes.
- 32.768 kHz low speed external crystal (LSE crystal) which optionally drives the real-time clock (RTTCLK).
- RC 48 MHz internal clock sources (HSI48) to potentially drive the USB FS and the RNG.

Each clock source can be switched on or off independently when it is not used, to optimize power consumption.

Several prescalers can be used to configure the AHB frequency, the APB1 and APB2 domains. The maximum frequency of AHB, APB1, and APB2 domains is 170 MHz.
All the peripheral clocks are derived from their bus clock (HCLK, PCLK1 or PCLK2) except:

- The 48 MHz clock, used for USB device FS, and RNG. This clock is derived (selected by software) from one of the four following sources:
  - PLL “Q” clock
  - HSI48 internal oscillator

  When available, the HSI48 48 MHz clock can be coupled to the clock recovery system allowing adequate clock connection for the USB OTG FS (Crystal less solution).

- The ADCs clock which is derived (selected by software) from one of the following sources:
  - System clock (SYSCLK)
  - PLL “P” clock

- The U(S)ARTs clocks which are derived (selected by software) from one of the following sources:
  - System clock (SYSCLK)
  - HSI16 clock
  - LSE clock
  - APB1 or APB2 clock (PCLK1 or PCLK2 depending on which APB is mapped the U(S)ART)

  The wake-up from Stop mode is supported only when the clock is HSI16 or LSE.

- The I2C clocks which are derived (selected by software) from one of the following sources:
  - System clock (SYSCLK)
  - HSI16 clock
  - APB1 clock (PCLK1)

  The wake-up from Stop mode is supported only when the clock is HSI16.

- The SAI1 clock which is derived (selected by software) from one of the following sources:
  - an external clock mapped on I2S_CKIN
  - System clock
  - PLL “Q” clock
  - HSI16 clock

- The QUADSPI kernel clock which is derived (selected by software) from one of the following sources:
  - System clock,
  - PLL “Q” clock
  - HSI16 clock

- The low-power timer (LPTIM1) clock which is derived (selected by software) from one of the following sources:
  - LSI clock
  - LSE clock
  - HSI16 clock
  - APB1 clock (PCLK1)
  - External clock mapped on LPTIMx_IN1

  The functionality in Stop mode (including wake-up) is supported only when the clock is
LSI or LSE, or in external clock mode.

- The RTC clock which is derived (selected by software) from one of the three following sources:
  - LSE clock
  - LSI clock
  - HSE clock divided by 32

  The functionality in Stop mode (including wake-up) is supported only when the clock is LSI or LSE.

- The IWDG clock which is always the LSI clock.

- The UCPD1 clock, which is derived from HSI16 clock.

- The FDCAN1 clock, which is derived (selected by software) from one of the two following sources:
  - HSE clock
  - PLL “Q” clock
  - PCLK clock

The RCC feeds the Cortex® System Timer (SysTick) external clock with the AHB clock (HCLK) divided by 8. The SysTick can work either with this clock or directly with the Cortex® clock (HCLK), configurable in the SysTick Control and Status Register.

FCLK acts as Cortex®-M4 with FPU free-running clock. For more details refer to the Cortex®-M4 programming manual (PM0214).
1. For full details about the internal and external clock source characteristics, please refer to the "Electrical..."
characteristics” section in your device datasheet.

2. The ADC clock can be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). When the programmable factor is 1, the AHB prescaler must be equal to 1.

### 7.2.1 HSE clock

The high speed external clock signal (HSE) can be generated from two possible clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock

The resonator and the load capacitors have to be placed as close as possible to the oscillator pins to minimize output distortion and startup stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

#### Figure 18. HSE/ LSE clock sources

<table>
<thead>
<tr>
<th>Clock source</th>
<th>Hardware configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>External clock</td>
<td><img src="MSv31915V1" alt="External clock diagram" /></td>
</tr>
<tr>
<td>Crystal/Ceramic resonators</td>
<td><img src="MSv31916V1" alt="Crystal/Ceramic resonators diagram" /></td>
</tr>
</tbody>
</table>
External crystal/ceramic resonator (HSE crystal)

The 4 to 48 MHz external oscillator has the advantage of producing a very accurate rate on the main clock. The associated hardware configuration is shown in Figure 18. Refer to the electrical characteristics section of the datasheet for more details.

The HSERDY flag in the Clock control register (RCC_CR) indicates if the HSE oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the Clock interrupt enable register (RCC_CIER).

The HSE Crystal can be switched on and off using the HSEON bit in the Clock control register (RCC_CR).

External source (HSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to 48 MHz. You select this mode by setting the HSEBYP and HSEON bits in the Clock control register (RCC_CR). The external clock signal (square, sinus or triangle) with ~40-60 % duty cycle depending on the frequency (refer to the datasheet) has to drive the OSC_IN pin while the OSC_OUT pin can be used as GPIO. See Figure 18.

7.2.2 HSI16 clock

The HSI16 clock signal is generated from an internal 16 MHz RC Oscillator.

The HSI16 RC oscillator has the advantage of providing a clock source at low cost (no external components). It also has a faster startup time than the HSE crystal oscillator however, even with calibration the frequency is less accurate than an external crystal oscillator or ceramic resonator.

The HSI16 clock can be selected as system clock after wake-up from Stop modes (Stop 0, Stop 1). Refer to Section 7.3: Low-power modes. It can also be used as a backup clock source (auxiliary clock) if the HSE crystal oscillator fails. Refer to Section 7.2.9: Clock security system (CSS).

Calibration

RC oscillator frequencies can vary from one chip to another due to manufacturing process variations, this is why each device is factory calibrated by ST for 1 % accuracy at TA=25°C.

After reset, the factory calibration value is loaded in the HSICAL[7:0] bits in the Internal clock sources calibration register (RCC_ICSCR).

If the application is subject to voltage or temperature variations this may affect the RC oscillator speed. You can trim the HSI16 frequency in the application using the HSITRIM[6:0] in the Internal clock sources calibration register (RCC_ICSCR).

For more details on how to measure the HSI16 frequency variation, refer to Section 7.2.16.

The HSIRDY flag in the Clock control register (RCC_CR) indicates if the HSI16 oscillator is stable or not. At startup, the HSI16 output clock is not released until this bit is set by hardware.

The HSI16 oscillator can be switched on and off using the HSION bit in the Clock control register (RCC_CR).

The HSI16 signal can also be used as a backup source (Auxiliary clock) if the HSE crystal oscillator fails. Refer to Section 7.2.9: Clock security system (CSS).
7.2.3 HSI48 clock

The HSI48 clock signal is generated from an internal 48 MHz RC oscillator and can be used directly for USB and for random number generator (RNG).

The internal 48 MHz RC oscillator is mainly dedicated to provide a high precision clock to the USB peripheral by means of a special Clock Recovery System (CRS) circuitry. The CRS can use the LSE or an external signal to automatically and quickly adjust the oscillator frequency on-fly. It is disabled as soon as the system enters Stop or Standby mode. When the CRS is not used, the HSI48 RC oscillator runs on its default frequency which is subject to manufacturing process variations.

The HSI48RDY flag in the Clock recovery RC register (RCC_CRRCRCR) indicates whether the HSI48 RC oscillator is stable or not. At startup, the HSI48 RC oscillator output clock is not released until this bit is set by hardware.

The HSI48 can be switched on and off using the HSI48ON bit in the Clock recovery RC register (RCC_CRRCRCR).

7.2.4 PLL

The internal PLL can be used to multiply the HSI16 or HSE output clock frequency. The PLL input frequency must be within the range defined in the device datasheet. The selected clock source is divided by a programmable factor PLLM from 1 to 8 to provide a clock frequency in the requested input range. Refer to Figure 17 and PLL configuration register (RCC_PLLCFGR).

The PLL configuration (selection of the input clock and multiplication factor) must be done before enabling the PLL. Once the PLL is enabled, these parameters cannot be changed.

To modify the PLL configuration, proceed as follows:
1. Disable the PLL by setting PLLON to 0 in Clock control register (RCC_CR).
2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
3. Change the desired parameter.
4. Enable the PLL again by setting PLLON to 1.
5. Enable the desired PLL outputs by configuring PLLPEN, PLLQEN, PLLREN in PLL configuration register (RCC_PLLCFGR).

An interrupt can be generated when the PLL is ready, if enabled in the Clock interrupt enable register (RCC_CIER).

The PLL output frequency must not exceed 170 MHz.

The enable bit of each PLL output clock (PLLPEN, PLLQEN, PLLREN) can be modified at any time without stopping the corresponding PLL. PLLREN cannot be cleared if PLLCLK is used as system clock.

7.2.5 LSE clock

The LSE crystal is a 32.768 kHz Low Speed External crystal or ceramic resonator. It has the advantage of providing a low-power but highly accurate clock source to the real-time clock peripheral (RTC) for clock/calendar or other timing functions.

The LSE crystal is switched on and off using the LSEON bit in RTC domain control register (RCC_BDCR). The crystal oscillator driving strength can be changed at runtime using the LSEDRV[1:0] bits in the RTC domain control register (RCC_BDCR) to obtain the best
compromise between robustness and short start-up time on one side and low-power-consumption on the other side. The LSE drive can be decreased to the lower drive capability (LSEDRV = 00) when the LSE is ON. However, once LSEDRV is selected, the drive capability can not be increased if LSEON = 1.

The LSERDY flag in the RTC domain control register (RCC_BDCR) indicates whether the LSE crystal is stable or not. At startup, the LSE crystal output clock signal is not released until this bit is set by hardware. An interrupt can be generated if enabled in the Clock interrupt enable register (RCC_CIER).

External source (LSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to 1 MHz. You select this mode by setting the LSEBYP and LSEON bits in the AHB1 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB1SMENR). The external clock signal (square, sinus or triangle) with ~50 % duty cycle has to drive the OSC32_IN pin while the OSC32_OUT pin can be used as GPIO. See Figure 18.

7.2.6 LSI clock

The LSI RC acts as a low-power clock source that can be kept running in Stop and Standby mode for the independent watchdog (IWDG) and RTC. The clock frequency is 32 kHz. For more details, refer to the electrical characteristics section of the datasheets.

The LSI RC can be switched on and off using the LSION bit in the Control/status register (RCC_CSR).

The LSIRDY flag in the Control/status register (RCC_CSR) indicates if the LSI oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the Clock interrupt enable register (RCC_CIER).

7.2.7 System clock (SYSCLK) selection

Four different clock sources can be used to drive the system clock (SYSCLK):

- HSI16 oscillator
- HSE oscillator
- PLL

The system clock maximum frequency is 170 MHz. After a system reset, the HSI16 oscillator is selected as system clock. When a clock source is used directly or through the PLL as a system clock, it is not possible to stop it.

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch occurs when the clock source becomes ready. Status bits in the Internal clock sources calibration register (RCC_ICSCR) indicate which clock(s) is (are) ready and which clock is currently used as a system clock.

To switch from low speed to high speed or from high speed to low speed system clock, it is recommended to use a transition state with medium speed clock, for at least 1 µs.

Clock source switching conditions:

- Switching from HSE or HSI16 to PLL with AHB frequency (HCLK) higher than 80 MHz
- Switching from PLL with HCLK higher than 80 MHz to HSE or HSI16
Transition state:
- Set the AHB prescaler HPRE[3:0] bits to divide the system frequency by 2
- Switch system clock to PLL
- Wait for at least 1 µs and then reconfigure AHB prescaler bits to the needed HCLK frequency

7.2.8 Clock source frequency versus voltage scaling

Table 50 gives the clock source frequencies, depending upon the product voltage range.

<table>
<thead>
<tr>
<th>Product voltage range</th>
<th>Clock frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>HSI16</td>
<td>HSE</td>
</tr>
<tr>
<td>Range 1 Boost mode</td>
<td>16 MHz</td>
</tr>
<tr>
<td>Range 1 normal mode</td>
<td>16 MHz</td>
</tr>
<tr>
<td>Range 2</td>
<td>16 MHz</td>
</tr>
</tbody>
</table>

7.2.9 Clock security system (CSS)

Clock Security System can be activated by software. In this case, the clock detector is enabled after the HSE oscillator startup delay, and disabled when this oscillator is stopped.

If a failure is detected on the HSE clock, the HSE oscillator is automatically disabled, a clock failure event is sent to the break input of the advanced-control timers (TIM1/TIM8/TIM20 and TIM15/16/17) and to the hrtim_sysflt, and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex®-M4 with FPU NMI (Non-Maskable Interrupt) exception vector.

Note: Once the CSS is enabled and if the HSE clock fails, the CSS interrupt occurs and a NMI is automatically generated. The NMI is executed indefinitely unless the CSS interrupt pending bit is cleared. As a consequence, in the NMI ISR user must clear the CSS interrupt by setting the CSSC bit in the Clock interrupt clear register (RCC_CICR).

If the HSE oscillator is used directly or indirectly as the system clock (indirectly means: it is used as PLL input clock, and the PLL clock is used as system clock), a detected failure causes a switch of the system clock to the HSI16 oscillator, and the disabling of the HSE oscillator. If the HSE clock (divided or not) is the clock entry of the PLL used as system clock when the failure occurs, the PLL is disabled too.

7.2.10 Clock security system on LSE

A Clock Security System on LSE can be activated by software writing the LSECSSON bit in the Control/status register (RCC_CSR). This bit can be disabled only by a hardware reset or RTC software reset, or after a failure detection on LSE. LSECSSON must be written after LSE and LSI are enabled (LSEON and LSION enabled) and ready (LSERDY and LSIRDY set by hardware), and after the RTC clock has been selected by RTCSEL.

The CSS on LSE is working in all modes except VBAT. It is working also under system reset (excluding power on reset). If a failure is detected on the external 32 kHz oscillator, the LSE...
clock is no longer supplied to the RTC but no hardware action is made to the registers. If the HSI16 was in PLL-mode, this mode is disabled.

In Standby mode a wake-up is generated. In other modes an interrupt can be sent to wake up the software (see Clock interrupt enable register (RCC_CIER), Clock interrupt flag register (RCC_CIFR), Clock interrupt clear register (RCC_CICR)).

The software MUST then disable the LSECSSON bit, stop the defective 32 kHz oscillator (disabling LSEON), and change the RTC clock source (no clock or LSI or HSE, with RTCSEL), or take any required action to secure the application.

The frequency of LSE oscillator have to be higher than 30 kHz to avoid false positive CSS detection.

7.2.11 ADC clock

The ADC clock is derived from the system clock, or from the PLL “P” output. It can be divided by the following prescalers values: 1,2,4,6,8,10,12,16,32,64,128 or 256 by configuring the ADCx_CCR register. It is asynchronous to the AHB clock. Alternatively, the ADC clock can be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). This programmable factor is configured using the CKMODE bit fields in the ADCx_CCR.

If the programmed factor is 1, the AHB prescaler must be set to 1.

Refer to the device datasheet for the maximum ADC clock.

7.2.12 RTC clock

The RTCCLK clock source can be either the HSE/32, LSE or LSI clock. It is selected by programming the RTCSEL[1:0] bits in the RTC domain control register (RCC_BDCR). This selection cannot be modified without resetting the RTC domain. The system must always be configured so as to get a PCLK frequency greater then or equal to the RTCCLK frequency for a proper operation of the RTC.

The LSE clock is in the RTC domain, whereas the HSE and LSI clocks are not. Consequently:

- If LSE is selected as RTC clock:
  - The RTC continues to work even if the VDD supply is switched off, provided the VBAT supply is maintained.

- If LSI is selected as the RTC clock:
  - The RTC state is not guaranteed if the VDD supply is powered off.

- If the HSE clock divided by a prescaler is used as the RTC clock:
  - The RTC state is not guaranteed if the VDD supply is powered off or if the internal voltage regulator is powered off (removing power from the VCORE domain).

When the RTC clock is LSE or LSI, the RTC remains clocked and functional under system reset.

7.2.13 Timer clock

The timer clock frequencies are automatically defined by hardware. If the APB prescaler equals 1, the timer clock frequencies are set to the same frequency of the APB domain, otherwise, they are set to twice (×2) the frequency of the APB domain.
7.2.14 **Watchdog clock**

If the Independent watchdog (IWDG) is started by either hardware option or software access, the LSI oscillator is forced ON and cannot be disabled. After the LSI oscillator temporization, the clock is provided to the IWDG.

7.2.15 **Clock-out capability**

- **MCO**
  - The microcontroller clock output (MCO) capability allows the clock to be output onto the external MCO pin. One of eight clock signals can be selected as the MCO clock.
  - LSI
  - LSE
  - SYSCLK
  - HSI16
  - HSI48
  - HSE
  - PLLCLK

  The selection is controlled by the MCOSEL[3:0] bits of the *Clock configuration register (RCC_CFGR)*. The selected clock can be divided with the MCOPRE[2:0] field of the *Clock configuration register (RCC_CFGR)*.

- **LSCO**
  - Another output (LSCO) allows a low speed clock to be output onto the external LSCO pin:
  - LSI
  - LSE

  This output remains available in Stop (Stop 0 and Stop 1) and Standby modes. The selection is controlled by the LSCOSEL, and enabled with the LSCOEN in the *RTC domain control register (RCC_BDCR)*.

The MCO clock output requires the corresponding alternate function selected on the MCO pin, the LSCO pin should be left in default POR state.

7.2.16 **Internal/external clock measurement with TIM5/TIM15/TIM16/TIM17**

It is possible to indirectly measure the frequency of all on-board clock sources by mean of the TIM5, TIM15, TIM16 or TIM17 channel 1 input capture, as represented on *Figure 19 Figure 20, Figure 21 and Figure 22.*
Figure 19. Frequency measurement with TIM15 in capture mode

The input capture channel of the Timer 15 can be a GPIO line or an internal clock of the MCU. The possibilities are the following ones:

- TIM15 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM15 Channel1 is connected to the LSE.

Figure 20. Frequency measurement with TIM16 in capture mode

The input capture channel of the Timer 16 can be a GPIO line or an internal clock of the MCU.

The possibilities are the following ones:

- TIM16 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM16 Channel1 is connected to the LSI clock.
- TIM16 Channel1 is connected to the LSE clock.
- TIM16 Channel1 is connected to the RTC wake-up interrupt signal. In this case the RTC interrupt should be enabled.
- TIM16 Channel1 is connected to the HSE/32 clock.
- TIM16 Channel1 is connected to the MCO.
The input capture channel of Timer 17 can be a GPIO line or an internal clock of the MCU. The possibilities are the following ones:

- TIM17 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM17 Channel1 is connected to the RTC wake-up interrupt. In this case the RTC interrupt should be enabled.
- TIM17 Channel1 is connected to the HSE/32 clock.
- TIM17 Channel1 is connected to the microcontroller clock output (MCO), this selection is controlled by the MCOSEL[3:0] bits of the Clock configuration register (RCC_CFGR).
- TIM17 Channel1 is connected to the LSE clock.
- TIM17 Channel1 is connected to the LSI clock.

The input capture channel of the Timer 5 can be a GPIO line or an internal clock of the MCU. The possibilities are the following ones:

- TIM5 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM5 Channel1 is connected to the LSI clock.
- TIM5 Channel1 is connected to the LSE clock.
- TIM5 Channel1 is connected to the RTC wake-up interrupt signal. In this case the RTC interrupt should be enabled.
Calibration of the HSI16

For TIM15 and TIM16, the primary purpose of connecting the LSE to the channel 1 input capture is to be able to precisely measure the HSI16 system clocks (for this, the HSI16 should be used as the system clock source). The number of HSI16 clock counts between consecutive edges of the LSE signal provides a measure of the internal clock period. Taking advantage of the high precision of LSE crystals (typically a few tens of ppm’s), it is possible to determine the internal clock frequency with the same resolution, and trim the source to compensate for manufacturing, process, temperature and/or voltage related frequency deviations.

The HSI16 oscillator has dedicated user-accessible calibration bits for this purpose.

The basic concept consists in providing a relative measurement (e.g. the HSI16/LSE ratio): the precision is therefore closely related to the ratio between the two clock sources. The higher the ratio is, the better the measurement is.

If LSE is not available, HSE/32 is the better option in order to reach the most precise calibration possible.

Calibration of the LSI

The calibration of the LSI follows the same pattern that for the HSI16, but changing the reference clock. It is necessary to connect LSI clock to the channel 1 input capture of the TIM16. Then define the HSE as system clock source, the number of his clock counts between consecutive edges of the LSI signal provides a measure of the internal low speed clock period.

The basic concept consists in providing a relative measurement (e.g. the HSE/LSI ratio): the precision is therefore closely related to the ratio between the two clock sources. The higher the ratio is, the better the measurement is.

7.2.17 Peripheral clock enable register (RCC_AHBxENR, RCC_APBxENRy)

Each peripheral clock can be enabled by the xxxxEN bit of the RCC_AHBxENR, RCC_APBxENRy registers.

When the peripheral clock is not active, the peripheral registers read or write accesses are not supported.

The enable bit has a synchronization mechanism to create a glitch free clock for the peripheral. After the enable bit is set, there is a 2 clock cycles delay before the clock be active.

Caution: Just after enabling the clock for a peripheral, software must wait for a delay before accessing the peripheral registers.
7.3 Low-power modes

- AHB and APB peripheral clocks, including DMA clock, can be disabled by software.
- Sleep and Low Power Sleep modes stop the CPU clock. The memory interface clocks (Flash and SRAM1, SRAM2 and CCM SRAM interfaces) can be stopped by software during sleep mode. The AHB to APB bridge clocks are disabled by hardware during Sleep mode when all the clocks of the peripherals connected to them are disabled.
- Stop modes (Stop 0 and Stop 1) stops all the clocks in the V_{CORE} domain and disables the PLL, the HSI16, and the HSE oscillators.
  All U(S)ARTs, LPUARTs and I^2Cs have the capability to enable the HSI16 oscillator even when the MCU is in Stop mode (if HSI16 is selected as the clock source for that peripheral).
  All U(S)ARTs and LPUARTs can also be driven by the LSE oscillator when the system is in Stop mode (if LSE is selected as clock source for that peripheral) and the LSE oscillator is enabled (LSEON). In that case the LSE remains always ON in Stop mode (they do not have the capability to turn on the LSE oscillator).
- Standby and Shutdown modes stops all the clocks in the V_{CORE} domain and disables the PLL, the HSI16, and the HSE oscillators.

The CPU's deepsleep mode can be overridden for debugging by setting the DBG_STOP or DBG_STANDBY bits in the DBGMCU_CR register.

When leaving the Stop modes (Stop 0, Stop 1 or standby), the system clock is HSI16.

If a Flash memory programming operation is on going, Stop, Standby and Shutdown modes entry is delayed until the Flash memory interface access is finished. If an access to the APB domain is ongoing, Stop, Standby and Shutdown modes entry is delayed until the APB access is finished.
### 7.4 RCC registers

#### 7.4.1 Clock control register (RCC_CR)

Address offset: 0x00  
Reset value: 0x0000 0500  
HSEBYP is not affected by reset.

Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td>rs</td>
<td>nw</td>
<td>r</td>
<td>nw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td>nw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:26 Reserved, must be kept at reset value.

- **Bit 25 PLLRDY**: Main PLL clock ready flag  
  Set by hardware to indicate that the main PLL is locked.  
  0: PLL unlocked  
  1: PLL locked

- **Bit 24 PLLON**: Main PLL enable  
  Set and cleared by software to enable the main PLL.  
  Cleared by hardware when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the PLL clock is used as the system clock.  
  0: PLL OFF  
  1: PLL ON

Bits 23:20 Reserved, must be kept at reset value.

- **Bit 19 CSSON**: Clock security system enable  
  Set by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected. This bit is set only and is cleared by reset.  
  0: Clock security system OFF (clock detector OFF)  
  1: Clock security system ON (Clock detector ON if the HSE oscillator is stable, OFF if not).

- **Bit 18 HSEBYP**: HSE crystal oscillator bypass  
  Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit can be written only if the HSE oscillator is disabled.  
  0: HSE crystal oscillator not bypassed  
  1: HSE crystal oscillator bypassed with external clock

- **Bit 17 HSERDY**: HSE clock ready flag  
  Set by hardware to indicate that the HSE oscillator is stable.  
  0: HSE oscillator not ready  
  1: HSE oscillator ready

*Note:* Once the HSEON bit is cleared, HSERDY goes low after 6 HSE clock cycles.
Bit 16  **HSEON**: HSE clock enable
Set and cleared by software.
Cleared by hardware to stop the HSE oscillator when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.
0: HSE oscillator OFF
1: HSE oscillator ON

Bits 15:11  Reserved, must be kept at reset value.

Bit 10  **HSIRDY**: HSI16 clock ready flag
Set by hardware to indicate that HSI16 oscillator is stable. This bit is set only when HSI16 is enabled by software by setting HSION.
0: HSI16 oscillator not ready
1: HSI16 oscillator ready

*Note: Once the HSION bit is cleared, HSIRDY goes low after 6 HSI16 clock cycles.*

Bit 9  **HSIKERON**: HSI16 always enable for peripheral kernels.
Set and cleared by software to force HSI16 ON even in Stop modes. The HSI16 can only feed USARTs and I2Cs peripherals configured with HSI16 as kernel clock. Keeping the HSI16 ON in Stop mode allows to avoid slowing down the communication speed because of the HSI16 startup time. This bit has no effect on HSION value.
0: No effect on HSI16 oscillator.
1: HSI16 oscillator is forced ON even in Stop mode.

Bit 8  **HSION**: HSI16 clock enable
Set and cleared by software.
Cleared by hardware to stop the HSI16 oscillator when entering Stop, Standby or Shutdown mode.
Set by hardware to force the HSI16 oscillator ON when STOPWUCK=1 or HSIASFS = 1 when leaving Stop modes, or in case of failure of the HSE crystal oscillator.
This bit is set by hardware if the HSI16 is used directly or indirectly as system clock.
0: HSI16 oscillator OFF
1: HSI16 oscillator ON

Bits 7:0  Reserved, must be kept at reset value.

### 7.4.2  **Internal clock sources calibration register (RCC_ICSCR)**

Address offset: 0x04
Reset value: 0x40XX 00XX
where X is factory-programmed.

Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>HSITRIM[6:0]</strong></td>
<td><strong>HSICAL[7:0]</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bit 31  Reserved, must be kept at reset value.
Bits 30:24  **HSITRIM[6:0]:** HSI16 clock trimming

These bits provide an additional user-programmable trimming value that is added to the HSI16 clock calibration. They can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI16.

The default value is 64, which, when added to the HSICAL value, trims HSI16 to 16 MHz ± 1%.

Bits 23:16  **HSICAL[7:0]:** HSI16 clock calibration

These bits are initialized at startup with the factory-programmed HSI16 calibration trim value. When HSITRIM is written, HSICAL is updated with the sum of HSITRIM and the factory trim value.

Bits 15:0  Reserved, must be kept at reset value.

### 7.4.3 Clock configuration register (RCC_CFGR)

Address offset: 0x08

Reset value: 0x0000 0005

Access: 0 ≤ wait state ≤ 2, word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during clock source switch.

From 0 to 15 wait states inserted if the access occurs when the APB or AHB prescalers values update is on going.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCOPRE[2:0]</td>
<td>MCOSEL[3:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bit 31**  Reserved, must be kept at reset value.

Bits 30:28  **MCOPRE[2:0]:** Microcontroller clock output prescaler

These bits are set and cleared by software.

It is highly recommended to change this prescaler before MCO output is enabled.

- 000: MCO is divided by 1
- 001: MCO is divided by 2
- 010: MCO is divided by 4
- 011: MCO is divided by 8
- 100: MCO is divided by 16
- Others: not allowed

Bit 31  Reserved, must be kept at reset value.
Bits 27:24 **MCOSEL[3:0]:** Microcontroller clock output
Set and cleared by software.
- 0000: MCO output disabled, no clock on MCO
- 0001: SYSCLK system clock selected
- 0010: Reserved, must be kept at reset value
- 0011: HSI16 clock selected
- 0100: HSE clock selected
- 0101: Main PLL clock selected
- 0110: LSI clock selected
- 0111: LSE clock selected
- 1000: Internal HSI48 clock selected
Others: Reserved

*Note: This clock output may have some truncated cycles at startup or during MCO clock source switching.*

Bits 23:14 Reserved, must be kept at reset value.

Bits 13:11 **PPRE2[2:0]:** APB2 prescaler
Set and cleared by software to control the division factor of the APB2 clock (PCLK2).
- 0xx: HCLK not divided
- 100: HCLK divided by 2
- 101: HCLK divided by 4
- 110: HCLK divided by 8
- 111: HCLK divided by 16

Bits 10:8 **PPRE1[2:0]:** APB1 prescaler
Set and cleared by software to control the division factor of the APB1 clock (PCLK1).
- 0xx: HCLK not divided
- 100: HCLK divided by 2
- 101: HCLK divided by 4
- 110: HCLK divided by 8
- 111: HCLK divided by 16

Bits 7:4 **HPRE[3:0]:** AHB prescaler
Set and cleared by software to control the division factor of the AHB clock.

*Caution:* Depending on the device voltage range, the software must set correctly these bits to ensure that the system frequency does not exceed the maximum allowed frequency (for more details refer to *Section 6.1.5: Dynamic voltage scaling management*). After a write operation to these bits and before decreasing the voltage range, this register must be read to be sure that the new value has been taken into account.

- 0xxx: SYSCLK not divided
- 1000: SYSCLK divided by 2
- 1001: SYSCLK divided by 4
- 1010: SYSCLK divided by 8
- 1011: SYSCLK divided by 16
- 1100: SYSCLK divided by 64
- 1101: SYSCLK divided by 128
- 1110: SYSCLK divided by 256
- 1111: SYSCLK divided by 512
7.4.4 PLL configuration register (RCC_PLLCFGR)

Address offset: 0x0C
Reset value: 0x0000 1000
Access: no wait state, word, half-word and byte access

This register is used to configure the PLL clock outputs according to the formulas:

- \( f(\text{VCO clock}) = f(\text{PLL clock input}) \times (\text{PLLN} / \text{PLLM}) \)
- \( f(\text{PLL}_P) = f(\text{VCO clock}) / \text{PLLP} \)
- \( f(\text{PLL}_Q) = f(\text{VCO clock}) / \text{PLLQ} \)
- \( f(\text{PLL}_R) = f(\text{VCO clock}) / \text{PLLR} \)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PLLN[6:0]</th>
<th>PLLM[3:0]</th>
<th>PLLSRC[1:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 3:2 **SWS[1:0]**: System clock switch status
Set and cleared by hardware to indicate which clock source is used as system clock.
- 00: Reserved, must be kept at reset value
- 01: HSI16 oscillator used as system clock
- 10: HSE used as system clock
- 11: PLL used as system clock

Bits 1:0 **SW[1:0]**: System clock switch
Set and cleared by software to select system clock source (SYSCLK).
Configured by hardware to force HSI16 oscillator selection when exiting Stop and Standby modes or in case of failure of the HSE oscillator.
- 00: Reserved, must be kept at reset value
- 01: HSI16 selected as system clock
- 10: HSE selected as system clock
- 11: PLL selected as system clock

Bits 31:27 **PLLPDIV[4:0]**: Main PLLP division factor
Set and cleared by software to control the PLL “P” frequency. PLL “P” output clock frequency = VCO frequency / PLLPDIV.
- 00000: PLL “P” clock is controlled by the bit PLLP
- 00001: Reserved.
- 00010: PLL “P” clock = VCO / 2
- ...
- 11111: PLL “P” clock = VCO / 31
Bits 26:25 **PLLR[1:0]:** Main PLL division factor for PLL “R” clock (system clock)
Set and cleared by software to control the frequency of the main PLL output clock PLLCLK.
This output can be selected as system clock. These bits can be written only if PLL is disabled.
PLL “R” output clock frequency = VCO frequency / PLLR with PLLR = 2, 4, 6, or 8
00: PLLR = 2
01: PLLR = 4
10: PLLR = 6
11: PLLR = 8

**Caution:** These bits must be set so as not to exceed 170 MHz on this domain.

Bit 24 **PLLRREN:** PLL “R” clock output enable
Set and reset by software to enable the PLL “R” clock output of the PLL (used as system clock).
This bit cannot be written when PLL “R” clock output of the PLL is used as System Clock.
In order to save power, when the PLL “R” clock output of the PLL is not used, the value of PLLREN should be 0.
0: PLL “R” clock output disabled
1: PLL “R” clock output enabled

Bit 23 Reserved, must be kept at reset value.

Bits 22:21 **PLLLQ[1:0]:** Main PLL division factor for PLL “Q” clock.
Set and cleared by software to control the frequency of the main PLL output clock PLL “Q” clock. This output can be selected for USB, RNG, SAI (48 MHz clock). These bits can be written only if PLL is disabled.
PLL “Q” output clock frequency = VCO frequency / PLLQ with PLLQ = 2, 4, 6, or 8
00: PLLQ = 2
01: PLLQ = 4
10: PLLQ = 6
11: PLLQ = 8

**Caution:** These bits must be set so as not to exceed 170 MHz on this domain.

Bit 20 **PLLLQEN:** Main PLL “Q” clock output enable
Set and reset by software to enable the PLL “Q” clock output of the PLL.
In order to save power, when the PLL “Q” clock output of the PLL is not used, the value of PLLQEN should be 0.
0: PLL “Q” clock output disabled
1: PLL “Q” clock output enabled

Bits 19:18 Reserved, must be kept at reset value.

Bit 17 **PLLP:** Main PLL division factor for PLL “P” clock.
Set and cleared by software to control the frequency of the main PLL output clock PLL “P” clock. These bits can be written only if PLL is disabled.
When the PLLPDIV[4:0] is set to “00000”PLL “P” output clock frequency = VCO frequency / PLLP with PLLP = 7, or 17
0: PLLP = 7
1: PLLP = 17

**Caution:** These bits must be set so as not to exceed 170 MHz on this domain.
Bit 16 **PLLPEN**: Main PLL PLL “P” clock output enable
Set and reset by software to enable the PLL “P” clock output of the PLL.
To save power, when the PLL “P” clock output of the PLL is not used, the value of PLLPEN should be 0.
0: PLL “P” clock output disabled
1: PLL “P” clock output enabled

Bit 15 Reserved, must be kept at reset value.

Bits 14:8 **PLLN[6:0]**: Main PLL multiplication factor for VCO
Set and cleared by software to control the multiplication factor of the VCO. These bits can be written only when the PLL is disabled.
VCO output frequency = VCO input frequency x PLLN with 0 ≤ PLLN ≤ 127
0000000: PLLN = 0 wrong configuration
0000001: PLLN = 1 wrong configuration
... 0000111: PLLN = 7 wrong configuration
0001000: PLLN = 8
0001001: PLLN = 9
...
1111111: PLLN = 127

**Caution:** The software must set correctly these bits to assure that the VCO output frequency is within the range defined in the datasheet.

Bits 7:4 **PLLM[3:0]**: Division factor for the main PLL input clock
Set and cleared by software to divide the PLL input clock before the VCO. These bits can be written only when all PLLs are disabled.
VCO input frequency = PLL input clock frequency / PLLM with 1 ≤ PLLM ≤ 16
0000: PLLM = 1
0001: PLLM = 2
0010: PLLM = 3
0011: PLLM = 4
0100: PLLM = 5
0101: PLLM = 6
0110: PLLM = 7
0111: PLLM = 8
1000: PLLSYSM = 9
...
1111: PLLSYSM = 16

**Caution:** The software must set these bits correctly to ensure that the VCO input frequency is within the range defined in the datasheet.

Bits 3:2 Reserved, must be kept at reset value.

Bits 1:0 **PLLSRC[1:0]**: Main PLL entry clock source
Set and cleared by software to select PLL clock source. These bits can be written only when PLL is disabled.
In order to save power, when no PLL is used, the value of PLLSRC should be 00.
00: No clock sent to PLL
01: No clock sent to PLL
10: HSI16 clock selected as PLL clock entry
11: HSE clock selected as PLL clock entry
7.4.5 Clock interrupt enable register (RCC_CIER)

Address offset: 0x18
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 HSI48RDYIE: HSI48 ready interrupt enable
Set and cleared by software to enable/disable interrupt caused by the internal HSI48 oscillator.
0: HSI48 ready interrupt disabled
1: HSI48 ready interrupt enabled

Bit 9 LSECSSIE: LSE clock security system interrupt enable
Set and cleared by software to enable/disable interrupt caused by the clock security system on LSE.
0: Clock security interrupt caused by LSE clock failure disabled
1: Clock security interrupt caused by LSE clock failure enabled

Bits 8:6 Reserved, must be kept at reset value.

Bit 5 PLLRDYIE: PLL ready interrupt enable
Set and cleared by software to enable/disable interrupt caused by PLL lock.
0: PLL lock interrupt disabled
1: PLL lock interrupt enabled

Bit 4 HSERDYIE: HSE ready interrupt enable
Set and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization.
0: HSE ready interrupt disabled
1: HSE ready interrupt enabled

Bit 3 HSIRDYIE: HSI16 ready interrupt enable
Set and cleared by software to enable/disable interrupt caused by the HSI16 oscillator stabilization.
0: HSI16 ready interrupt disabled
1: HSI16 ready interrupt enabled

Bit 2 Reserved, must be kept at reset value.

Bit 1 LSERDYIE: LSE ready interrupt enable
Set and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization.
0: LSE ready interrupt disabled
1: LSE ready interrupt enabled
Bit 0  **LSIRDYIE**: LSI ready interrupt enable  
Set and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization.  
0: LSI ready interrupt disabled  
1: LSI ready interrupt enabled

### 7.4.6 Clock interrupt flag register (RCC_CIFR)

Address offset: 0x1C  
Reset value: 0x0000 0000  
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:11 Reserved, must be kept at reset value.

Bit 10  **HSI48RDYF**: HSI48 ready interrupt flag  
Set by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set in a response to setting the HSI48ON (refer to Clock recovery RC register (RCC_CRRCR)).  
Cleared by software setting the HSI48RDYC bit.  
0: No clock ready interrupt caused by the HSI48 oscillator  
1: Clock ready interrupt caused by the HSI48 oscillator

Bit 9  **LSECSSF**: LSE clock security system interrupt flag  
Set by hardware when a failure is detected in the LSE oscillator.  
Cleared by software setting the LSECSSC bit.  
0: No clock security interrupt caused by LSE clock failure  
1: Clock security interrupt caused by LSE clock failure

Bit 8  **CSSF**: Clock security system interrupt flag  
Set by hardware when a failure is detected in the HSE oscillator.  
Cleared by software setting the CSSC bit.  
0: No clock security interrupt caused by HSE clock failure  
1: Clock security interrupt caused by HSE clock failure

Bits 7:6 Reserved, must be kept at reset value.

Bit 5  **PLLRDYF**: PLL ready interrupt flag  
Set by hardware when the PLL locks and PLLRDYDIE is set.  
Cleared by software setting the PLLRDYC bit.  
0: No clock ready interrupt caused by PLL lock  
1: Clock ready interrupt caused by PLL lock
Bit 4 **HSERDYF**: HSE ready interrupt flag
Set by hardware when the HSE clock becomes stable and HSERDYDIE is set.
Cleared by software setting the HSERDYC bit.
0: No clock ready interrupt caused by the HSE oscillator
1: Clock ready interrupt caused by the HSE oscillator

Bit 3 **HSIRDYF**: HSI16 ready interrupt flag
Set by hardware when the HSI16 clock becomes stable and HSIRDYDIE is set in a response to setting the HSION (refer to *Clock control register (RCC_CR)*). When HSION is not set but the HSI16 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.
Cleared by software setting the HSIRDYC bit.
0: No clock ready interrupt caused by the HSI16 oscillator
1: Clock ready interrupt caused by the HSI16 oscillator

Bit 2 Reserved, must be kept at reset value.

Bit 1 **LSERDYF**: LSE ready interrupt flag
Set by hardware when the LSE clock becomes stable and LSERDYDIE is set.
Cleared by software setting the LSERDYC bit.
0: No clock ready interrupt caused by the LSE oscillator
1: Clock ready interrupt caused by the LSE oscillator

Bit 0 **LSIRDYF**: LSI ready interrupt flag
Set by hardware when the LSI clock becomes stable and LSIRDYDIE is set.
Cleared by software setting the LSIRDYC bit.
0: No clock ready interrupt caused by the LSI oscillator
1: Clock ready interrupt caused by the LSI oscillator

### 7.4.7 Clock interrupt clear register (RCC_CICR)
Address offset: 0x20
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 **HSI48RDYC**: HSI48 oscillator ready interrupt clear
This bit is set by software to clear the HSI48RDYF flag.
0: No effect
1: Clear the HSI48RDYF flag
Bit 9 LSECSSC: LSE clock security system interrupt clear
   This bit is set by software to clear the LSECSSF flag.
   0: No effect
   1: Clear LSECSSF flag

Bit 8 CSSC: Clock security system interrupt clear
   This bit is set by software to clear the CSSF flag.
   0: No effect
   1: Clear CSSF flag

Bits 7:6 Reserved, must be kept at reset value.

Bit 5 PLLRDYC: PLL ready interrupt clear
   This bit is set by software to clear the PLLRDYF flag.
   0: No effect
   1: Clear PLLRDYF flag

Bit 4 HSERDYC: HSE ready interrupt clear
   This bit is set by software to clear the HSERDYF flag.
   0: No effect
   1: Clear HSERDYF flag

Bit 3 HSIRDYC: HSI16 ready interrupt clear
   This bit is set software to clear the HSIRDYF flag.
   0: No effect
   1: Clear HSIRDYF flag

Bit 2 Reserved, must be kept at reset value.

Bit 1 LSERDYC: LSE ready interrupt clear
   This bit is set by software to clear the LSERDYF flag.
   0: No effect
   1: LSERDYF cleared

Bit 0 LSIRDYC: LSI ready interrupt clear
   This bit is set by software to clear the LSIRDYF flag.
   0: No effect
   1: LSIRDYF cleared

7.4.8 AHB1 peripheral reset register (RCC_AHB1RSTR)

Address offset: 0x28
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

Bits 31:13 Reserved, must be kept at reset value.
Bit 12 **CRCRST**: CRC reset
Set and cleared by software.
0: No effect
1: Reset CRC

Bits 11:9 Reserved, must be kept at reset value.

Bit 8 **FLASHRST**: Flash memory interface reset
Set and cleared by software. This bit can be activated only when the Flash memory is in power down mode.
0: No effect
1: Reset Flash memory interface

Bits 7:5 Reserved, must be kept at reset value.

Bit 4 **FMACRST**: Set and cleared by software
0: No effect
1: Reset FMAC

Bit 3 **CORDICRST**: Set and cleared by software
0: No effect
1: Reset CORDIC

Bit 2 **DMAMUX1RST**: Set and cleared by software.
0: No effect
1: Reset DMAMUX1

Bit 1 **DMA2RST**: DMA2 reset
Set and cleared by software.
0: No effect
1: Reset DMA2

Bit 0 **DMA1RST**: DMA1 reset
Set and cleared by software.
0: No effect
1: Reset DMA1

### 7.4.9 AHB2 peripheral reset register (RCC_AHB2RSTR)

Address offset: 0x2C
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>Bit 15</td>
<td>Bit 14</td>
<td>Bit 13</td>
<td>Bit 12</td>
<td>Bit 11</td>
<td>Bit 10</td>
<td>Bit 9</td>
<td>Bit 8</td>
<td>Bit 7</td>
<td>Bit 6</td>
<td>Bit 5</td>
<td>Bit 4</td>
<td>Bit 3</td>
<td>Bit 2</td>
<td>Bit 1</td>
<td>Bit 0</td>
</tr>
<tr>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
<td>RST</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:27 Reserved, must be kept at reset value.
Bit 26  **RNGRST**: RNG reset
Set and cleared by software.
0: No effect
1: Reset RNG

Bit 25  Reserved, must be kept at reset value.

Bit 24  **AESRST**: AESRST reset
Set and cleared by software.
0: No effect
1: Reset AES

Bits 23:20  Reserved, must be kept at reset value.

Bit 19  **DAC4RST**: DAC4 reset
Set and cleared by software.
0: No effect
1: Reset DAC4

Bit 18  **DAC3RST**: DAC3 reset
Set and cleared by software.
0: No effect
1: Reset DAC3

Bit 17  **DAC2RST**: DAC2 reset
Set and cleared by software.
0: No effect
1: Reset DAC2

Bit 16  **DAC1RST**: DAC1 reset
Set and cleared by software.
0: No effect
1: Reset DAC1

Bit 15  Reserved, must be kept at reset value.

Bit 14  **ADC345RST**: ADC345 reset
Set and cleared by software.
0: No effect
1: Reset ADC345

Bit 13  **ADC12RST**: ADC12 reset
Set and cleared by software.
0: No effect
1: Reset ADC12 interface

Bits 12:7  Reserved, must be kept at reset value.

Bit 6  **GPIOGRST**: IO port G reset
Set and cleared by software.
0: No effect
1: Reset IO port G

Bit 5  **GPIOFRST**: IO port F reset
Set and cleared by software.
0: No effect
1: Reset IO port F
Bit 4 GPIOERST: IO port E reset
Set and cleared by software.
0: No effect
1: Reset IO port E

Bit 3 GPOIDRST: IO port D reset
Set and cleared by software.
0: No effect
1: Reset IO port D

Bit 2 GPOICRST: IO port C reset
Set and cleared by software.
0: No effect
1: Reset IO port C

Bit 1 GPIOBRRST: IO port B reset
Set and cleared by software.
0: No effect
1: Reset IO port B

Bit 0 GPIOARST: IO port A reset
Set and cleared by software.
0: No effect
1: Reset IO port A

7.4.10 AHB3 peripheral reset register (RCC_AHB3RSTR)
Address offset: 0x30
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 QSPIRST: QUADSPI reset
Set and cleared by software.
0: No effect
1: Reset QUADSPI

Bits 7:1 Reserved, must be kept at reset value.

Bit 0 FMCRST: Flexible static memory controller reset
Set and cleared by software.
0: No effect
1: Reset FSMC
### 7.4.11 APB1 peripheral reset register 1 (RCC_APB1RSTR1)

Address offset: 0x38  
Reset value: 0x0000 0000  
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit</th>
<th>Register</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>LPTIM1RST</td>
<td>Low Power Timer 1 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>I2C3RST</td>
<td>I2C3 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>PWRRST</td>
<td>Power interface reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>FDCANRST</td>
<td>FDCAN reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>USBRST</td>
<td>USB device reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>I2C2RST</td>
<td>I2C2 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>I2C1RST</td>
<td>I2C1 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>UART5RST</td>
<td>UART5 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>UART4RST</td>
<td>UART4 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>USART3RST</td>
<td>USART3 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>USART2RST</td>
<td>USART2 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>TIM7RST</td>
<td>TIM7 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>TIM6RST</td>
<td>TIM6 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>TIM5RST</td>
<td>TIM5 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>TIM4RST</td>
<td>TIM4 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>TIM3RST</td>
<td>TIM3 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>TIM2RST</td>
<td>TIM2 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>SPI1RST</td>
<td>SPI1 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>SPI2RST</td>
<td>SPI2 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>SPI3RST</td>
<td>SPI3 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>SPI4RST</td>
<td>SPI4 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>SPI5RST</td>
<td>SPI5 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>SPI6RST</td>
<td>SPI6 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>SPI7RST</td>
<td>SPI7 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>SPI8RST</td>
<td>SPI8 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>SPI9RST</td>
<td>SPI9 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>SPI10RST</td>
<td>SPI10 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>SPI11RST</td>
<td>SPI11 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>SPI12RST</td>
<td>SPI12 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>SPI13RST</td>
<td>SPI13 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>SPI14RST</td>
<td>SPI14 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>SPI15RST</td>
<td>SPI15 reset</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **LPTIM1RST**: Low Power Timer 1 reset  
Set and cleared by software.  
0: No effect  
1: Reset LPTIM1

Bit 30 **I2C3RST**: I2C3 reset  
Set and cleared by software.  
0: No effect  
1: Reset I2C3 interface

Bit 29 Reserved, must be kept at reset value.

Bit 28 **PWRRST**: Power interface reset  
Set and cleared by software.  
0: No effect  
1: Reset PWR

Bits 27:26 Reserved, must be kept at reset value.

Bit 25 **FDCANRST**: FDCAN reset  
Set and reset by software.  
0: No effect  
1: Reset the FDCAN

Bit 24 Reserved, must be kept at reset value.

Bit 23 **USBRST**: USB device reset  
Set and reset by software.  
0: No effect  
1: Reset USB device

Bit 22 **I2C2RST**: I2C2 reset  
Set and cleared by software.  
0: No effect  
1: Reset I2C2

Bit 21 **I2C1RST**: I2C1 reset  
Set and cleared by software.  
0: No effect  
1: Reset I2C1
<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Setting and clearing</th>
<th>Effect on reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td><strong>UART5RST</strong>: UART5 reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>19</td>
<td><strong>UART4RST</strong>: UART4 reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>18</td>
<td><strong>USART3RST</strong>: USART3 reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>17</td>
<td><strong>USART2RST</strong>: USART2 reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>16</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td><strong>SPI3RST</strong>: SPI3 reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>14</td>
<td><strong>SPI2RST</strong>: SPI2 reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>13:9</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td><strong>CRSRST</strong>: CRS reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>7:6</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td><strong>TIM7RST</strong>: TIM7 timer reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>4</td>
<td><strong>TIM6RST</strong>: TIM6 timer reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
<tr>
<td>3</td>
<td><strong>TIM5RST</strong>: TIM5 timer reset</td>
<td>Set and cleared by software.</td>
<td>No effect</td>
</tr>
</tbody>
</table>
Bit 2 **TIM4RST**: TIM3 timer reset  
Set and cleared by software.  
0: No effect  
1: Reset TIM3  

Bit 1 **TIM3RST**: TIM3 timer reset  
Set and cleared by software.  
0: No effect  
1: Reset TIM3  

Bit 0 **TIM2RST**: TIM2 timer reset  
Set and cleared by software.  
0: No effect  
1: Reset TIM2  

### 7.4.12 APB1 peripheral reset register 2 (RCC_APB1RSTR2)  
Address offset: 0x3C  
Reset value: 0x0000 0000  
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-9</td>
<td>Reserved</td>
<td>rw</td>
<td>Reserved</td>
</tr>
<tr>
<td>8</td>
<td><strong>UCPD1RST</strong>: UCPD1 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>7-2</td>
<td>Reserved</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td><strong>I2C4RST</strong>: I2C4 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td><strong>LPUART1RST</strong>: Low-power UART 1 reset</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 **UCPD1RST**: UCPD1 reset  
Set and cleared by software.  
0: No effect  
1: Reset UCPD1  

Bits 7:2 Reserved, must be kept at reset value.

Bit 1 **I2C4RST**: I2C4 reset  
Set and cleared by software.  
0: No effect  
1: Reset I2C4  

Bit 0 **LPUART1RST**: Low-power UART 1 reset  
Set and cleared by software.  
0: No effect  
1: Reset LPUART1  

### 7.4.13 APB2 peripheral reset register (RCC_APB2RSTR)  
Address offset: 0x40  
Reset value: 0x0000 0000   
Access: no wait state, word, half-word and byte access
Bits 31:27 Reserved, must be kept at reset value.

**Bit 26**  **HRTIM1RST**: HRTIM1 reset  
Set and cleared by software.  
0: No effect  
1: Reset HRTIM1

Bits 25:22 Reserved, must be kept at reset value.

**Bit 21**  **SAI1RST**: Serial audio interface 1 (SAI1) reset  
Set and cleared by software.  
0: No effect  
1: Reset SAI1

**Bit 20**  **TIM20RST**: TIM20 reset  
Set and cleared by software.  
0: No effect  
1: Reset TIM20

Bit 19 Reserved, must be kept at reset value.

**Bit 18**  **TIM17RST**: TIM17 timer reset  
Set and cleared by software.  
0: No effect  
1: Reset TIM17 timer

**Bit 17**  **TIM16RST**: TIM16 timer reset  
Set and cleared by software.  
0: No effect  
1: Reset TIM16 timer

**Bit 16**  **TIM15RST**: TIM15 timer reset  
Set and cleared by software.  
0: No effect  
1: Reset TIM15 timer

**Bit 15**  **SPI4RST**: SPI4 reset  
Set and cleared by software.  
0: No effect  
1: Reset SPI4

**Bit 14**  **USART1RST**: USART1 reset  
Set and cleared by software.  
0: No effect  
1: Reset USART1
### 7.4.14 AHB1 peripheral clock enable register (RCC_AHB1ENR)

**Address offset:** 0x48  
**Reset value:** 0x0000 0100  
**Access:** no wait state, word, half-word and byte access

**Note:** When the peripheral clock is not active, the peripheral registers read or write access is not supported.

| Bit 13 | TIM8RST: TIM8 timer reset  
| Set and cleared by software.  
| 0: No effect  
| 1: Reset TIM8 timer |
| Bit 12 | SPI1RST: SPI1 reset  
| Set and cleared by software.  
| 0: No effect  
| 1: Reset SPI1 |
| Bit 11 | TIM1RST: TIM1 timer reset  
| Set and cleared by software.  
| 0: No effect  
| 1: Reset TIM1 timer |
| Bit 0 | SYSCFGRST: SYSCFG + COMP + OPAMP + VREFBUF reset  
| 0: No effect  
| 1: Reset SYSCFG + COMP + OPAMP + VREFBUF |

| Bit 12:1 Reserved, must be kept at reset value. |
| Bit 0 | CRCEN: CRC clock enable  
| Set and cleared by software.  
| 0: CRC clock disabled  
| 1: CRC clock enable |
| Bits 7:5 Reserved, must be kept at reset value. |

| Bit 8 | FLASHEN: Flash memory interface clock enable  
| Set and cleared by software. This bit can be disabled only when the Flash is in power down mode.  
| 0: Flash memory interface clock disabled  
| 1: Flash memory interface clock enabled |
| Bits 3:0 Reserved, must be kept at reset value. |
Bit 4 **FMACEN**: FMAC enable
Set and reset by software.
0: FMAC clock disabled
1: FMAC clock enabled

Bit 3 **CORDICEN**: CORDIC clock enable
Set and reset by software.
0: CORDIC clock disabled
1: CORDIC clock enabled

Bit 2 **DMAMUX1EN**: DMAMUX1 clock enable
Set and reset by software.
0: DMAMUX1 clock disabled
1: DMAMUX1 clock enabled

Bit 1 **DMA2EN**: DMA2 clock enable
Set and cleared by software.
0: DMA2 clock disabled
1: DMA2 clock enabled

Bit 0 **DMA1EN**: DMA1 clock enable
Set and cleared by software.
0: DMA1 clock disabled
1: DMA1 clock enabled

### 7.4.15 AHB2 peripheral clock enable register (RCC_AHB2ENR)

Address offset: 0x4C
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

*Note: When the peripheral clock is not active, the peripheral registers read or write access is not supported.*

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>En</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ADC345</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ADC12</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPIOG</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPIOF</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPIOD</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPIOC</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPIOB</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GPIOA</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:27 Reserved, must be kept at reset value.

Bit 26 **RNGEN**: RNG enable
Set and cleared by software.
0: RNG disabled
1: RNG enabled

Bit 25 Reserved, must be kept at reset value.
Bit 24 **AESEN**: AES clock enable
Set and cleared by software.
0: AES clock disabled
1: AES clock enabled

Bits 23:20 Reserved, must be kept at reset value.

Bit 19 **DAC4EN**: DAC4 clock enable
Set and cleared by software.
0: DAC4 clock disabled
1: DAC4 clock enabled

Bit 18 **DAC3EN**: DAC3 clock enable
Set and cleared by software.
0: DAC3 clock disabled
1: DAC3 clock enabled

Bit 17 **DAC2EN**: DAC2 clock enable
Set and cleared by software.
0: DAC2 clock disabled
1: DAC2 clock enabled

Bit 16 **DAC1EN**: DAC1 clock enable
Set and cleared by software.
0: DAC1 clock disabled
1: DAC1 clock enabled

Bit 15 Reserved, must be kept at reset value.

Bit 14 **ADC345EN**: ADC345 clock enable
Set and cleared by software.
0: ADC345 clock disabled
1: ADC345 clock enabled

Bit 13 **ADC12EN**: ADC12 clock enable
Set and cleared by software.
0: ADC12 clock disabled
1: ADC12 clock enabled

Bits 12:7 Reserved, must be kept at reset value.

Bit 6 **GPIOGEN**: IO port G clock enable
Set and cleared by software.
0: IO port G clock disabled
1: IO port G clock enabled

Bit 5 **GPIOFEN**: IO port F clock enable
Set and cleared by software.
0: IO port F clock disabled
1: IO port F clock enabled

Bit 4 **GPIOEEN**: IO port E clock enable
Set and cleared by software.
0: IO port E clock disabled
1: IO port E clock enabled
Bit 3 **GPIODEN**: IO port D clock enable
Set and cleared by software.
0: IO port D clock disabled
1: IO port D clock enabled

Bit 2 **GPIOCEN**: IO port C clock enable
Set and cleared by software.
0: IO port C clock disabled
1: IO port C clock enabled

Bit 1 **GPIOBEN**: IO port B clock enable
Set and cleared by software.
0: IO port B clock disabled
1: IO port B clock enabled

Bit 0 **GPIOAEN**: IO port A clock enable
Set and cleared by software.
0: IO port A clock disabled
1: IO port A clock enabled

7.4.16 **AHB3 peripheral clock enable register** (RCC_AHB3ENR)

Address offset: 0x50
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

*Note:* When the peripheral clock is not active, the peripheral registers read or write access is not supported.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 **QSPIEN**: QUADSPI memory interface clock enable
Set and cleared by software.
0: QUADSPI clock disabled
1: QUADSPI clock enabled

Bits 7:1 Reserved, must be kept at reset value.

Bit 0 **FMCEN**: Flexible static memory controller clock enable
Set and cleared by software.
0: FSMC clock disabled
1: FSMC clock enabled
### 7.4.17 APB1 peripheral clock enable register 1 (RCC_APB1ENR1)

Address: 0x58  
Reset value: 0x0000 0400  
Access: no wait state, word, half-word and byte access

**Note:** *When the peripheral clock is not active, the peripheral registers read or write access is not supported.*

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
</table>
| 31  | LPTIM1EN: Low power timer 1 clock enable | **rw** | **0**: LPTIM1 clock disabled  
**1**: LPTIM1 clock enabled |
| 30  | I2C3EN: I2C3 clock enable | **rw** | **0**: I2C3 clock disabled  
**1**: I2C3 clock enabled |
| 29  | PWREN: Power interface clock enable | **rw** | **0**: Power interface clock disabled  
**1**: Power interface clock enabled |
| 28  | FDCANEN: FDCAN clock enable | **rw** | **0**: FDCAN clock disabled  
**1**: FDCAN clock enabled |
| 27  | USBEN: USB device clock enable | **rw** | **0**: USB device clock disabled  
**1**: USB device clock enabled |
| 26  | I2C2EN: I2C2 clock enable | **rw** | **0**: I2C2 clock disabled  
**1**: I2C2 clock enabled |
Bit 21  **I2C1EN**: I2C1 clock enable
   Set and cleared by software.
   0: I2C1 clock disabled
   1: I2C1 clock enabled

Bit 20  **UART5EN**: UART5 clock enable
   Set and cleared by software.
   0: UART5 clock disabled
   1: UART5 clock enabled

Bit 19  **UART4EN**: UART4 clock enable
   Set and cleared by software.
   0: UART4 clock disabled
   1: UART4 clock enabled

Bit 18  **USART3EN**: USART3 clock enable
   Set and cleared by software.
   0: USART3 clock disabled
   1: USART3 clock enabled

Bit 17  **USART2EN**: USART2 clock enable
   Set and cleared by software.
   0: USART2 clock disabled
   1: USART2 clock enabled

Bit 16  Reserved, must be kept at reset value.

Bit 15  **SPI3EN**: SPI3 clock enable
   Set and cleared by software.
   0: SPI3 clock disabled
   1: SPI3 clock enabled

Bit 14  **SPI2EN**: SPI2 clock enable
   Set and cleared by software.
   0: SPI2 clock disabled
   1: SPI2 clock enabled

Bits 13:12 Reserved, must be kept at reset value.

Bit 11  **WWDGEN**: Window watchdog clock enable
   Set by software to enable the window watchdog clock. Reset by hardware system reset.
   This bit can also be set by hardware if the WWDG_SW option bit is reset.
   0: Window watchdog clock disabled
   1: Window watchdog clock enabled

Bit 10  **RTCAPBEN**: RTC APB clock enable
   Set and cleared by software.
   0: RTC APB clock disabled
   1: RTC APB clock enabled

Bit 9   Reserved, must be kept at reset value.

Bit 8   **CRSEN**: CRS Recovery System clock enable
   Set and cleared by software.
   0: CRS clock disabled
   1: CRS clock enabled

Bits 7:6 Reserved, must be kept at reset value.
Bit 5 **TIM7EN**: TIM7 timer clock enable  
Set and cleared by software.  
0: TIM7 clock disabled  
1: TIM7 clock enabled

Bit 4 **TIM6EN**: TIM6 timer clock enable  
Set and cleared by software.  
0: TIM6 clock disabled  
1: TIM6 clock enabled

Bit 3 **TIM5EN**: TIM5 timer clock enable  
Set and cleared by software.  
0: TIM5 clock disabled  
1: TIM5 clock enabled

Bit 2 **TIM4EN**: TIM4 timer clock enable  
Set and cleared by software.  
0: TIM4 clock disabled  
1: TIM4 clock enabled

Bit 1 **TIM3EN**: TIM3 timer clock enable  
Set and cleared by software.  
0: TIM3 clock disabled  
1: TIM3 clock enabled

Bit 0 **TIM2EN**: TIM2 timer clock enable  
Set and cleared by software.  
0: TIM2 clock disabled  
1: TIM2 clock enabled

### 7.4.18 APB1 peripheral clock enable register 2 (RCC_APB1ENR2)

Address offset: 0x5C  
Reset value: 0x0000 0000  
Access: no wait state, word, half-word and byte access

**Note**:  
*When the peripheral clock is not active, the peripheral registers read or write access is not supported.*

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 **UCPD1EN**: UCPD1 clock enable  
Set and cleared by software.  
0: UCPD1 clock disabled  
1: UCPD1 clock enabled

Bits 7:2 Reserved, must be kept at reset value.
Bit 1  **I2C4EN**: I2C4 clock enable  
Set and cleared by software.  
0: I2C4 clock disabled  
1: I2C4 clock enabled

Bit 0  **LPUART1EN**: Low power UART 1 clock enable  
Set and cleared by software.  
0: LPUART1 clock disabled  
1: LPUART1 clock enabled

### 7.4.19 APB2 peripheral clock enable register (RCC_APB2ENR)

**Address**: 0x60  
**Reset value**: 0x0000 0000  
**Access**: word, half-word and byte access  

*Note*: When the peripheral clock is not active, the peripheral registers read or write access is not supported.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:27  Reserved, must be kept at reset value.

Bit 26  **HRTIM1EN**: HRTIM1 clock enable  
Set and cleared by software.  
0: HRTIM1 clock disabled  
1: HRTIM1 clock enable

Bits 25:22  Reserved, must be kept at reset value.

Bit 21  **SAI1EN**: SAI1 clock enable  
Set and cleared by software.  
0: SAI1 clock disabled  
1: SAI1 clock enabled

Bit 20  **TIM20EN**: TIM20 timer clock enable  
Set and cleared by software.  
0: TIM20 clock disabled  
1: TIM20 clock enabled

Bit 19  Reserved, must be kept at reset value.

Bit 18  **TIM17EN**: TIM17 timer clock enable  
Set and cleared by software.  
0: TIM17 timer clock disabled  
1: TIM17 timer clock enabled
Bit 17 **TIM16EN**: TIM16 timer clock enable  
Set and cleared by software.  
0: TIM16 timer clock disabled  
1: TIM16 timer clock enabled

Bit 16 **TIM15EN**: TIM15 timer clock enable  
Set and cleared by software.  
0: TIM15 timer clock disabled  
1: TIM15 timer clock enabled

Bit 15 **SPI4EN**: SPI4 clock enable  
Set and cleared by software.  
0: SPI4 clock disabled  
1: SPI4 clock enabled

Bit 14 **USART1EN**: USART1 clock enable  
Set and cleared by software.  
0: USART1 clock disabled  
1: USART1 clock enabled

Bit 13 **TIM8EN**: TIM8 timer clock enable  
Set and cleared by software.  
0: TIM8 timer clock disabled  
1: TIM8 timer clock enabled

Bit 12 **SPI1EN**: SPI1 clock enable  
Set and cleared by software.  
0: SPI1 clock disabled  
1: SPI1 clock enabled

Bit 11 **TIM1EN**: TIM1 timer clock enable  
Set and cleared by software.  
0: TIM1 timer clock disabled  
1: TIM1P timer clock enabled

Bits 10:1 Reserved, must be kept at reset value.

Bit 0 **SYSCFGEN**: SYSCFG + COMP + VREFBUF + OPAMP clock enable  
Set and cleared by software.  
0: SYSCFG + COMP + VREFBUF + OPAMP clock disabled  
1: SYSCFG + COMP + VREFBUF + OPAMP clock enabled

### 7.4.20 AHB1 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB1SMENR)

Address offset: 0x68  
Reset value: 0x0000 131F  
Access: no wait state, word, half-word and byte access
Bits 31:13  Reserved, must be kept at reset value.

Bit 12  **CRCSMEN**: CRC clocks enable during Sleep and Stop modes
Set and cleared by software.
0: CRC clocks disabled by the clock gating\(^{(1)}\) during Sleep and Stop modes
1: CRC clocks enabled by the clock gating\(^{(1)}\) during Sleep and Stop modes

Bits 11:10  Reserved, must be kept at reset value.

Bit 9  **SRAM1SMEN**: SRAM1 interface clocks enable during Sleep and Stop modes
Set and cleared by software.
0: SRAM1 interface clocks disabled by the clock gating\(^{(1)}\) during Sleep and Stop modes
1: SRAM1 interface clocks enabled by the clock gating\(^{(1)}\) during Sleep and Stop modes

Bit 8  **FLASHSMEN**: Flash memory interface clocks enable during Sleep and Stop modes
Set and cleared by software.
0: Flash memory interface clocks disabled by the clock gating\(^{(1)}\) during Sleep and Stop modes
1: Flash memory interface clocks enabled by the clock gating\(^{(1)}\) during Sleep and Stop modes

Bits 7:5  Reserved, must be kept at reset value.

Bit 4  **FMACSMEN**: FMACSM clock enable.
Set and cleared by software.
0: FMACSM clocks disabled by the clock gating\(^{(1)}\) during Sleep and Stop modes
1: FMACSM clocks enabled by the clock gating\(^{(1)}\) during Sleep and Stop modes

Bit 3  **CORDICSMEN**: CORDICSM clock enable.
Set and cleared by software.
0: CORDICSM clocks disabled
1: CORDICSM clocks enabled

Bit 2  **DMAMUX1SMEN**: DMAMUX1 clock enable during Sleep and Stop modes.
Set and cleared by software.
0: DMAMUX1 clocks disabled by the clock gating\(^{(1)}\) during Sleep and Stop modes
1: DMAMUX1 clocks enabled by the clock gating\(^{(1)}\) during Sleep and Stop modes

Bit 1  **DMA2SMEN**: DMA2 clocks enable during Sleep and Stop modes
Set and cleared by software during Sleep mode.
0: DMA2 clocks disabled by the clock gating\(^{(1)}\) during Sleep and Stop modes
1: DMA2 clocks enabled by the clock gating\(^{(1)}\) during Sleep and Stop modes

Bit 0  **DMA1SMEN**: DMA1 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: DMA1 clocks disabled by the clock gating\(^{(1)}\) during Sleep and Stop modes
1: DMA1 clocks enabled by the clock gating\(^{(1)}\) during Sleep and Stop modes

1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.
### 7.4.21 AHB2 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB2SMENR)

Address offset: 0x6C
Reset value: 0x050F 667F
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x6C</td>
<td>AHB2 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB2SMENR)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 31–27</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 26</td>
<td><strong>RNGEN</strong>: RNG enable&lt;br&gt;Set and cleared by software.&lt;br&gt;0: RNG disabled&lt;br&gt;1: RNG enabled</td>
</tr>
<tr>
<td>Bit 25</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 24</td>
<td><strong>AESMEN</strong>: AESM clocks enable&lt;br&gt;Set and cleared by software.&lt;br&gt;0: AESM clocks disabled&lt;br&gt;1: AESM clocks enabled</td>
</tr>
<tr>
<td>Bits 23–20</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 19</td>
<td><strong>DAC4SMEN</strong>: DAC4 clock enable&lt;br&gt;Set and cleared by software.&lt;br&gt;0: DAC4 clock disabled&lt;br&gt;1: DAC4 clock enabled during Sleep and Stop modes</td>
</tr>
<tr>
<td>Bit 18</td>
<td><strong>DAC3SMEN</strong>: DAC3 clock enable&lt;br&gt;Set and cleared by software.&lt;br&gt;0: DAC3 clock disabled&lt;br&gt;1: DAC3 clock enabled during Sleep and Stop modes</td>
</tr>
<tr>
<td>Bit 17</td>
<td><strong>DAC2SMEN</strong>: DAC2 clock enable&lt;br&gt;Set and cleared by software.&lt;br&gt;0: DAC2 clock disabled&lt;br&gt;1: DAC2 clock enabled during Sleep and Stop modes</td>
</tr>
<tr>
<td>Bit 16</td>
<td><strong>DAC1SMEN</strong>: DAC1 clock enable&lt;br&gt;Set and cleared by software.&lt;br&gt;0: DAC1 clock disabled&lt;br&gt;1: DAC1 clock enabled during Sleep and Stop modes</td>
</tr>
<tr>
<td>Bit 15</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
</tbody>
</table>
Bit 14 **ADC345SMEN**: ADC345 clock enable
Set and cleared by software.
0: ADC345 clock disabled
1: ADC345 clock enabled

Bit 13 **ADC12SMEN**: ADC12 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: ADC12 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: ADC12 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bits 12:11 Reserved, must be kept at reset value.

Bit 10 **SRAM2SMEN**: SRAM2 interface clocks enable during Sleep and Stop modes
Set and cleared by software.
0: SRAM2 interface clocks disabled by the clock gating(1) during Sleep and Stop modes
1: SRAM2 interface clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 9 **CCMSRAMSMEN**: CCM SRAM interface clocks enable during Sleep and Stop modes
Set and cleared by software.
0: CCM SRAM interface clocks disabled by the clock gating(1) during Sleep and Stop modes
1: CCM SRAM interface clocks enabled by the clock gating(1) during Sleep and Stop modes

Bits 8:7 Reserved, must be kept at reset value.

Bit 6 **GPIOGSMEN**: IO port G clocks enable during Sleep and Stop modes
Set and cleared by software.
0: IO port G clocks disabled by the clock gating(1) during Sleep and Stop modes
1: IO port G clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 5 **GPIOFSMEN**: IO port F clocks enable during Sleep and Stop modes
Set and cleared by software.
0: IO port F clocks disabled by the clock gating(1) during Sleep and Stop modes
1: IO port F clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 4 **GPIOESMEN**: IO port E clocks enable during Sleep and Stop modes
Set and cleared by software.
0: IO port E clocks disabled by the clock gating(1) during Sleep and Stop modes
1: IO port E clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 3 **GPIODSMEN**: IO port D clocks enable during Sleep and Stop modes
Set and cleared by software.
0: IO port D clocks disabled by the clock gating(1) during Sleep and Stop modes
1: IO port D clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 2 **GPIOCSMEN**: IO port C clocks enable during Sleep and Stop modes
Set and cleared by software.
0: IO port C clocks disabled by the clock gating(1) during Sleep and Stop modes
1: IO port C clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 1 **GPIOBSMEN**: IO port B clocks enable during Sleep and Stop modes
Set and cleared by software.
0: IO port B clocks disabled by the clock gating(1) during Sleep and Stop modes
1: IO port B clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 0 **GPIOASMEN**: IO port A clocks enable during Sleep and Stop modes
Set and cleared by software.
0: IO port A clocks disabled by the clock gating(1) during Sleep and Stop modes
1: IO port A clocks enabled by the clock gating(1) during Sleep and Stop modes
1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

### 7.4.22 AHB3 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB3SMENR)

Address offset: 0x70
Reset value: 0x0000 0101
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:9 Reserved, must be kept at reset value.

- **Bit 8 QSPI SMEN:** QUADSPI memory interface clock enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: QUADSPI clock disabled by the clock gating(1) during Sleep and Stop modes
  - 1: QUADSPI clock enabled by the clock gating(1) during Sleep and Stop modes

Bits 7:1 Reserved, must be kept at reset value.

- **Bit 0 FSMC SMEN:** Flexible static memory controller clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: FSMC clocks disabled by the clock gating(1) during Sleep and Stop modes
  - 1: FSMC clocks enabled by the clock gating(1) during Sleep and Stop modes

1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

### 7.4.23 APB1 peripheral clocks enable in Sleep and Stop modes register 1 (RCC_APB1SMENR1)

Address: 0x78
Reset value: 0xD2FE CD3F
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPTIM1 SMEN</td>
<td>I2C3 SMEN</td>
<td>Res</td>
<td>Res</td>
<td>PWR SMEN</td>
<td>Res</td>
<td>Res</td>
<td>FDCAN SMEN</td>
<td>Res</td>
<td>USB SMEN</td>
<td>I2C2 SMEN</td>
<td>I2C1 SMEN</td>
<td>UART5 SMEN</td>
<td>UART4 SMEN</td>
<td>UART3 SMEN</td>
<td>USART2SMEN</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>SPI3 SMEN</td>
<td>SPI2 SMEN</td>
<td>Res</td>
<td>Res</td>
<td>WWDG SMEN</td>
<td>Res</td>
<td>Res</td>
<td>CRS SMEN</td>
<td>Res</td>
<td>Res</td>
<td>TIM7 SMEN</td>
<td>TIM6 SMEN</td>
<td>TIM5 SMEN</td>
<td>TIM4 SMEN</td>
<td>TIM3 SMEN</td>
<td>TIM2 SMEN</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.
Bit 31 **LPTIM1SMEN**: Low power timer 1 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: LPTIM1 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: LPTIM1 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 30 **I2C3SMEN**: I2C3 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: I2C3 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: I2C3 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 29 Reserved, must be kept at reset value.

Bit 28 **PWRSMEN**: Power interface clocks enable during Sleep and Stop modes
Set and cleared by software.
0: Power interface clocks disabled by the clock gating(1) during Sleep and Stop modes
1: Power interface clocks enabled by the clock gating(1) during Sleep and Stop modes

Bits 27:26 Reserved, must be kept at reset value.

Bit 25 **FDCANSMEN**: FDCAN clocks enable during Sleep and Stop modes
Set and cleared by software.
0: FDCAN clocks disabled by the clock gating(1) during Sleep and Stop modes
1: FDCAN clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 24 Reserved, must be kept at reset value.

Bit 23 **USBSMEN**: USB device clocks enable during Sleep and Stop modes
Set and cleared by software.
0: USB device clocks disabled by the clock gating(1) during Sleep and Stop modes
1: USB device clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 22 **I2C2SMEN**: I2C2 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: I2C2 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: I2C2 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 21 **I2C1SMEN**: I2C1 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: I2C1 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: I2C1 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 20 **UART5SMEN**: UART5 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: UART5 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: UART5 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 19 **UART4SMEN**: UART4 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: UART4 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: UART4 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 18 **USART3SMEN**: USART3 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: USART3 clocks disabled by the clock gating(1) during Sleep and Stop modes
1: USART3 clocks enabled by the clock gating(1) during Sleep and Stop modes
Bit 17 **USART2SMEN**: USART2 clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: USART2 clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: USART2 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 16 Reserved, must be kept at reset value.

Bit 15 **SPI3SMEN**: SPI3 clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: SPI3 clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: SPI3 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 14 **SPI2SMEN**: SPI2 clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: SPI2 clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: SPI2 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bits 13:12 Reserved, must be kept at reset value.

Bit 11 **WWDGSMEN**: Window watchdog clocks enable during Sleep and Stop modes  
Set and cleared by software. This bit is forced to 1 by hardware when the hardware WWDG option is activated.  
0: Window watchdog clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: Window watchdog clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 10 **RTCAPBSMEN**: RTC APB clock enable during Sleep and Stop modes  
Set and cleared by software.  
0: RTC APB clock disabled by the clock gating(1) during Sleep and Stop modes  
1: RTC APB clock enabled by the clock gating(1) during Sleep and Stop modes

Bit 9 Reserved, must be kept at reset value.

Bit 8 **CRSSMEN**: CRS timer clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: CRS clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: CRS clocks enabled by the clock gating(1) during Sleep and Stop modes

Bits 7:6 Reserved, must be kept at reset value.

Bit 5 **TIM7SMEN**: TIM7 timer clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: TIM7 clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: TIM7 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 4 **TIM6SMEN**: TIM6 timer clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: TIM6 clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: TIM6 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 3 **TIM5SMEN**: TIM5 timer clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: TIM5 clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: TIM5 clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 2 **TIM4SMEN**: TIM4 timer clocks enable during Sleep and Stop modes  
Set and cleared by software.  
0: TIM4 clocks disabled by the clock gating(1) during Sleep and Stop modes  
1: TIM4 clocks enabled by the clock gating(1) during Sleep and Stop modes
### 7.4.24 APB1 peripheral clocks enable in Sleep and Stop modes register 2 (RCC_APB1SMENR2)

Address offset: 0x7C
Reset value: 0x0000 0103
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:9 Reserved, must be kept at reset value.

- **Bit 8 UCPD1SMEN**: UCPD1 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: UCPD1 clocks disabled by the clock gating\(^1\) during Sleep and Stop modes
  - 1: UCPD1 clocks enabled by the clock gating\(^1\) during Sleep and Stop modes

- **Bits 7:2 Reserved**, must be kept at reset value.

- **Bit 1 I2C4SMEN**: I2C4 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: I2C4 clocks disabled by the clock gating\(^2\) during Sleep and Stop modes
  - 1: I2C4 clock enabled by the clock gating\(^1\) during Sleep and Stop modes

- **Bit 0 LPUART1SMEN**: Low power UART 1 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: LPUART1 clocks disabled by the clock gating\(^1\) during Sleep and Stop modes
  - 1: LPUART1 clocks enabled by the clock gating\(^1\) during Sleep and Stop modes

---

1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

2. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.
7.4.25 APB2 peripheral clocks enable in Sleep and Stop modes register (RCC_APB2SMENR)

Address: 0x80
Reset value: 0x0437 F801
Access: word, half-word and byte access

| Bit 31:27 Reserved, must be kept at reset value. |
| Bit 26 **HRTIM1SMEN**: HRTIM1 timer clocks enable during Sleep and Stop modes  
  Set and cleared by software.  
  0: HRTIM1 clocks disabled by the clock gating(1) during Sleep and Stop modes  
  1: HRTIM1 clocks enabled by the clock gating(1) during Sleep and Stop modes |
| Bit 25:22 Reserved, must be kept at reset value. |
| Bit 21 **SAI1SMEN**: SAI1 clocks enable during Sleep and Stop modes  
  Set and cleared by software.  
  0: SAI1 clocks disabled by the clock gating(1) during Sleep and Stop modes  
  1: SAI1 clocks enabled by the clock gating(1) during Sleep and Stop modes |
| Bit 20 **TIM20SMEN**: TIM20 timer clocks enable during Sleep and Stop modes  
  Set and cleared by software.  
  0: TIM20 clocks disabled by the clock gating(1) during Sleep and Stop modes  
  1: TIM20 clocks enabled by the clock gating(1) during Sleep and Stop modes |
| Bit 19 Reserved, must be kept at reset value. |
| Bit 18 **TIM17SMEN**: TIM17 timer clocks enable during Sleep and Stop modes  
  Set and cleared by software.  
  0: TIM17 timer clocks disabled by the clock gating(1) during Sleep and Stop modes  
  1: TIM17 timer clocks enabled by the clock gating(1) during Sleep and Stop modes |
| Bit 17 **TIM16SMEN**: TIM16 timer clocks enable during Sleep and Stop modes  
  Set and cleared by software.  
  0: TIM16 timer clocks disabled by the clock gating(1) during Sleep and Stop modes  
  1: TIM16 timer clocks enabled by the clock gating(1) during Sleep and Stop modes |
| Bit 16 **TIM15SMEN**: TIM15 timer clocks enable during Sleep and Stop modes  
  Set and cleared by software.  
  0: TIM15 timer clocks disabled by the clock gating(1) during Sleep and Stop modes  
  1: TIM15 timer clocks enabled by the clock gating(1) during Sleep and Stop mode |
| Bit 15 **SPI4SMEN**: SPI4 timer clocks enable during Sleep and Stop modes  
  Set and cleared by software.  
  0: SPI4 clocks disabled by the clock gating(1) during Sleep and Stop modes  
  1: SPI4 clocks enabled by the clock gating(1) during Sleep and Stop mode |
Bit 14 **USART1SMEN**: USART1clocks enable during Sleep and Stop modes

Set and cleared by software.
0: USART1clocks disabled by the clock gating(1) during Sleep and Stop modes
1: USART1clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 13 **TIM8SMEN**: TIM8 timer clocks enable during Sleep and Stop modes

Set and cleared by software.
0: TIM8 timer clocks disabled by the clock gating(1) during Sleep and Stop modes
1: TIM8 timer clocks enabled by the clock gating(1) during Sleep and Stop modes

Bit 12 **SPI1SMEN**: SPI1 clocks enable during Sleep and Stop modes

Set and cleared by software.
0: SPI1 clocks disabled by the clock gating during(1) Sleep and Stop modes
1: SPI1 clocks enabled by the clock gating during(1) Sleep and Stop modes

Bit 11 **TIM1SMEN**: TIM1 timer clocks enable during Sleep and Stop modes

Set and cleared by software.
0: TIM1 timer clocks disabled by the clock gating(1) during Sleep and Stop modes
1: TIM1P timer clocks enabled by the clock gating(1) during Sleep and Stop modes

Bits 10:1 Reserved, must be kept at reset value.

Bit 0 **SYSCFGSMEN**: SYSCFG + COMP + VREFBUF + OPAMP clocks enable during Sleep and Stop modes

Set and cleared by software.
0: SYSCFG + COMP + VREFBUF + OPAMP clocks disabled by the clock gating(1) during Sleep and Stop modes
1: SYSCFG + COMP + VREFBUF + OPAMP clocks enabled by the clock gating(1) during Sleep and Stop modes

1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single
clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

### 7.4.26 Peripherals independent clock configuration register (RCC_CCIPR)

Address: 0x88

Reset value: 0x0000 0000

Access: no wait states, word, half-word and byte access

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>ADC3SEL[1:0]: ADC3/4/5 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>30</td>
<td>ADC1SEL[1:0]: ADC1 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>29</td>
<td>CLK48SEL[1:0]: 48MHz clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>28</td>
<td>FDCASEL[1:0]: FDC clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>27</td>
<td>I2S2SEL[1:0]: I2S2 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>26</td>
<td>I2S1SEL[1:0]: I2S1 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>25</td>
<td>SA1SEL[1:0]: SA1 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>24</td>
<td>LPTIM1SEL[1:0]: LPTIM1 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>23</td>
<td>I2C3SEL[1:0]: I2C3 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>22</td>
<td>I2C2SEL[1:0]: I2C2 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>21</td>
<td>I2C1SEL[1:0]: I2C1 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>20</td>
<td>LPUART1SEL[1:0]: LPUART1 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>19</td>
<td>UART5SEL[1:0]: UART5 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>18</td>
<td>UART4SEL[1:0]: UART4 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>17</td>
<td>UART3SEL[1:0]: UART3 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>16</td>
<td>UART2SEL[1:0]: UART2 clock source selection</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>UART1SEL[1:0]: UART1 clock source selection</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:30 **ADC345SEL[1:0]**: ADC3/4/5 clock source selection

These bits are set and cleared by software to select the clock source used by the ADC345 interface.

- 00: No clock selected
- 01: PLL "P" clock selected as ADC345 clock
- 10: System clock selected as ADC3/4/5 clock
- 11: Reserved.
Bits 29:28  **ADC12SEL[1:0]:** ADC1/2 clock source selection
These bits are set and cleared by software to select the clock source used by the ADC interface.
- 00: No clock selected
- 01: PLL "P" clock selected as ADC1/2 clock
- 10: System clock selected as ADC1/2 clock
- 11: Reserved

Bits 27:26  **CLK48SEL[1:0]:** 48 MHz clock source selection
These bits are set and cleared by software to select the 48 MHz clock source used by USB device FS and RNG.
- 00: HSI48 clock selected as 48 MHz clock
- 01: Reserved
- 10: PLL "Q" clock (PLL48M1CLK) selected as 48 MHz clock
- 11: Reserved, must be kept at reset value

Bits 25:24  **FDCANSEL[1:0]:** clock source selection
These bits are set and cleared by software to select the FDCAN clock source.
- 00: HSE clock selected as FDCAN clock
- 01: PLL "Q" clock selected as FDCAN clock
- 10: PCLK clock selected as FDCAN clock
- 11: Reserved, must be kept at reset value.

Bits 23:22  **I2S23SEL[1:0]:** clock source selection
These bits are set and cleared by software to select the I2S23 clock source.
- 00: System clock selected as I2S23 clock
- 01: PLL "Q" clock selected as I2S23 clock
- 10: Clock provided on I2S_CKIN pin selected as I2S23 clock
- 11: HSI16 clock selected as I2S23 clock.

Bits 21:20  **SAI1SEL[1:0]:** clock source selection
These bits are set and cleared by software to select the SAI clock source.
- 00: System clock selected as SAI clock
- 01: PLL "Q" clock selected as SAI clock
- 10: Clock provided on I2S_CKIN pin selected as SAI clock
- 11: HSI16 clock selected as SAI clock

Bits 19:18  **LPTIM1SEL[1:0]:** Low power timer 1 clock source selection
These bits are set and cleared by software to select the LPTIM1 clock source.
- 00: PCLK selected as LPTIM1 clock
- 01: LSI clock selected as LPTIM1 clock
- 10: HSI16 clock selected as LPTIM1 clock
- 11: LSE clock selected as LPTIM1 clock

Bits 17:16  **I2C3SEL[1:0]:** I2C3 clock source selection
These bits are set and cleared by software to select the I2C3 clock source.
- 00: PCLK selected as I2C3 clock
- 01: System clock (SYSCLK) selected as I2C3 clock
- 10: HSI16 clock selected as I2C3 clock
- 11: Reserved
Bits 15:14 **I2C2SEL[1:0]**: I2C2 clock source selection  
These bits are set and cleared by software to select the I2C2 clock source.  
00: PCLK selected as I2C2 clock  
01: System clock (SYSCLK) selected as I2C2 clock  
10: HSI16 clock selected as I2C2 clock  
11: Reserved  

Bits 13:12 **I2C1SEL[1:0]**: I2C1 clock source selection  
These bits are set and cleared by software to select the I2C1 clock source.  
00: PCLK selected as I2C1 clock  
01: System clock (SYSCLK) selected as I2C1 clock  
10: HSI16 clock selected as I2C1 clock  
11: Reserved  

Bits 11:10 **LPUART1SEL[1:0]**: LPUART1 clock source selection  
These bits are set and cleared by software to select the LPUART1 clock source.  
00: PCLK selected as LPUART1 clock  
01: System clock (SYSCLK) selected as LPUART1 clock  
10: HSI16 clock selected as LPUART1 clock  
11: LSE clock selected as LPUART1 clock  

Bits 9:8 **UART5SEL[1:0]**: UART5 clock source selection  
These bits are set and cleared by software to select the UART5 clock source.  
00: PCLK selected as UART5 clock  
01: System clock (SYSCLK) selected as UART5 clock  
10: HSI16 clock selected as UART5 clock  
11: LSE clock selected as UART5 clock  

Bits 7:6 **UART4SEL[1:0]**: UART4 clock source selection  
This bit is set and cleared by software to select the UART4 clock source.  
00: PCLK selected as UART4 clock  
01: System clock (SYSCLK) selected as UART4 clock  
10: HSI16 clock selected as UART4 clock  
11: LSE clock selected as UART4 clock  

Bits 5:4 **USART3SEL[1:0]**: USART3 clock source selection  
This bit is set and cleared by software to select the USART3 clock source.  
00: PCLK selected as USART3 clock  
01: System clock (SYSCLK) selected as USART3 clock  
10: HSI16 clock selected as USART3 clock  
11: LSE clock selected as USART3 clock  

Bits 3:2 **USART2SEL[1:0]**: USART2 clock source selection  
This bit is set and cleared by software to select the USART2 clock source.  
00: PCLK selected as USART2 clock  
01: System clock (SYSCLK) selected as USART2 clock  
10: HSI16 clock selected as USART2 clock  
11: LSE clock selected as USART2 clock  

Bits 1:0 **USART1SEL[1:0]**: USART1 clock source selection  
This bit is set and cleared by software to select the USART1 clock source.  
00: PCLK selected as USART1 clock  
01: System clock (SYSCLK) selected as USART1 clock  
10: HSI16 clock selected as USART1 clock  
11: LSE clock selected as USART1 clock
7.4.27 RTC domain control register (RCC_BDCR)

Address offset: 0x90
Reset value: 0x0000 0000

Reset by RTC domain Reset, except LSCOSEL, LSCOEN and BDRST, which are reset only by RTC domain power-on reset.
Access: 0 ≤ wait state ≤ 3, word, half-word and byte access
Wait states are inserted in case of successive accesses to this register.

Note: The bits of this register are outside the V\textsubscript{CORE} domain. As a result, after Reset, they are write-protected and the DBP bit in the Section 6.4.1: Power control register 1 (PWR\_CR1) has to be set before these can be modified. Refer to Section 6.1.3: Battery backup domain on page 229 for further information. These bits (except LSCOSEL, LSCOEN and BDRST) are reset only after an RTC domain reset (see Section 7.1.3). Any internal or external reset does not have any effect on these bits.

<table>
<thead>
<tr>
<th>Bit 31:26</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 25</td>
<td>LSCOSEL: Low speed clock output selection</td>
</tr>
</tbody>
</table>
|           | 0: LSI clock selected  
|           | 1: LSE clock selected |
| Bit 24    | LSCOEN: Low speed clock output enable |
|           | 0: Low speed clock output (LSCO) disable  
|           | 1: Low speed clock output (LSCO) enable |
| Bit 16    | BDRST: RTC domain software reset |
|           | 0: Reset not activated  
|           | 1: Reset the entire RTC domain |
| Bit 15    | RTCEN: RTC clock enable |
|           | 0: RTC clock disabled  
|           | 1: RTC clock enabled |
| Bit 14:10 | Reserved, must be kept at reset value. |
Bits 9:8 **RTCSEL[1:0]**: RTC clock source selection

Set by software to select the clock source for the RTC. Once the RTC clock source has been selected, it cannot be changed anymore unless the RTC domain is reset, or unless a failure is detected on LSE (LSECSSD is set). The BDRST bit can be used to reset them.

- **00**: No clock
- **01**: LSE oscillator clock used as RTC clock
- **10**: LSI oscillator clock used as RTC clock
- **11**: HSE oscillator clock divided by 32 used as RTC clock

Bits 7 Reserved, must be kept at reset value.

Bit 6 **LSECSSD**: CSS on LSE failure Detection

Set by hardware to indicate when a failure has been detected by the Clock Security System on the external 32 kHz oscillator (LSE).

- **0**: No failure detected on LSE (32 kHz oscillator)
- **1**: Failure detected on LSE (32 kHz oscillator)

Bit 5 **LSECSSON**: CSS on LSE enable

Set by software to enable the Clock Security System on LSE (32 kHz oscillator). LSECSSON must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware), and after the RTCSEL bit is selected. Once enabled this bit cannot be disabled, except after a LSE failure detection (LSECSSD = 1). In that case the software MUST disable the LSECSSON bit.

- **0**: CSS on LSE (32 kHz external oscillator) OFF
- **1**: CSS on LSE (32 kHz external oscillator) ON

Bits 4:3 **LSEDRV[1:0]**: LSE oscillator drive capability

Set by software to modulate the LSE oscillator’s drive capability.

- **00**: ‘Xtal mode’ lower driving capability
- **01**: ‘Xtal mode’ medium low driving capability
- **10**: ‘Xtal mode’ medium high driving capability
- **11**: ‘Xtal mode’ higher driving capability

The oscillator is in Xtal mode when it is not in bypass mode.

Bit 2 **LSEBYP**: LSE oscillator bypass

Set and cleared by software to bypass oscillator in debug mode. This bit can be written only when the external 32 kHz oscillator is disabled (LSEON=0 and LSERDY=0).

- **0**: LSE oscillator not bypassed
- **1**: LSE oscillator bypassed

Bit 1 **LSERDY**: LSE oscillator ready

Set and cleared by hardware to indicate when the external 32 kHz oscillator is stable. After the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles.

- **0**: LSE oscillator not ready
- **1**: LSE oscillator ready

Bit 0 **LSEON**: LSE oscillator enable

Set and cleared by software.

- **0**: LSE oscillator OFF
- **1**: LSE oscillator ON
7.4.28 Control/status register (RCC_CSR)

Address: 0x94
Reset value: 0x0C00 0000

Reset by system Reset, except reset flags by power Reset only.
Access: 0 ≤ wait state ≤ 3, word, half-word and byte access

Wait states are inserted in case of successive accesses to this register.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>LSI</td>
<td>RDY</td>
</tr>
</tbody>
</table>

Bit 31 LPWRRSTF: Low-power reset flag
Set by hardware when a reset occurs due to illegal Stop, Standby or Shutdown mode entry.
Cleared by writing to the RMVF bit.
0: No illegal mode reset occurred
1: Illegal mode reset occurred

Bit 30 WWDGRSTF: Window watchdog reset flag
Set by hardware when a window watchdog reset occurs.
Cleared by writing to the RMVF bit.
0: No window watchdog reset occurred
1: Window watchdog reset occurred

Bit 29 IWDGRSTF: Independent window watchdog reset flag
Set by hardware when an independent watchdog reset domain occurs.
Cleared by writing to the RMVF bit.
0: No independent watchdog reset occurred
1: Independent watchdog reset occurred

Bit 28 SFTRSTF: Software reset flag
Set by hardware when a software reset occurs.
Cleared by writing to the RMVF bit.
0: No software reset occurred
1: Software reset occurred

Bit 27 BORRSTF: BOR flag
Set by hardware when a BOR occurs.
Cleared by writing to the RMVF bit.
0: No BOR occurred
1: BOR occurred

Bit 26 PINRSTF: Pin reset flag
Set by hardware when a reset from the NRST pin occurs.
Cleared by writing to the RMVF bit.
0: No reset from NRST pin occurred
1: Reset from NRST pin occurred
Bit 25 **OBLRSTF**: Option byte loader reset flag
Set by hardware when a reset from the Option Byte loading occurs.
Cleared by writing to the RMVF bit.
0: No reset from Option Byte loading occurred
1: Reset from Option Byte loading occurred

Bit 24 Reserved, must be kept at reset value.

Bit 23 **RMVF**: Remove reset flag
Set by software to clear the reset flags.
0: No effect
1: Clear the reset flags

Bits 22:2 Reserved, must be kept at reset value.

Bit 1 **LSIRDY**: LSI oscillator ready
Set and cleared by hardware to indicate when the LSI oscillator is stable. After the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles. This bit can be set even if LSION = 0 if the LSI is requested by the Clock Security System on LSE, by the Independent Watchdog or by the RTC.
0: LSI oscillator not ready
1: LSI oscillator ready

Bit 0 **LSION**: LSI oscillator enable
Set and cleared by software.
0: LSI oscillator OFF
1: LSI oscillator ON

### 7.4.29 Clock recovery RC register (RCC_CRRCR)

Address: 0x98
Reset value: 0x0000 XXX0
Where X is factory-programmed.
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:7 **HSI48CAL[8:0]**: HSI48 clock calibration
These bits are initialized at startup with the factory-programmed HSI48 calibration trim value.
They are ready only.

Bits 6:2 Reserved, must be kept at reset value.
Bit 1 **HSI48RDY**: HSI48 clock ready flag
   Set by hardware to indicate that HSI48 oscillator is stable. This bit is set only when HSI48 is enabled by software by setting HSI48ON.
   0: HSI48 oscillator not ready
   1: HSI48 oscillator ready

Bit 0 **HSI48ON**: HSI48 clock enable
   Set and cleared by software.
   Cleared by hardware to stop the HSI48 when entering in Stop, Standby or Shutdown modes.
   0: HSI48 oscillator OFF
   1: HSI48 oscillator ON

### 7.4.30 Peripherals independent clock configuration register (RCC_CCIPR2)

Address: 0x9C
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

Wait states are inserted in case of successive accesses to this register.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:22 Reserved, must be kept at reset value.

Bits 21:20 **QSPISEL[1:0]**: QUADSPI clock source selection
   Set and reset by software.
   00: system clock selected as QUADSPI kernel clock
   01: HSI16 clock selected as QUADSPI kernel clock
   10: PLL “Q” clock selected as QUADSPI kernel clock
   11: reserved

Bits 19:2 Reserved, must be kept at reset value.

Bits 1:0 **I2C4SEL[1:0]**: I2C4 clock source selection
   These bits are set and cleared by software to select the I2C4 clock source.
   00: PCLK selected as I2C4 clock
   01: System clock (SYSCLK) selected as I2C4 clock
   10: HSI16 clock selected as I2C4 clock
   11: reserved
## 7.4.31 RCC register map

The following table gives the RCC register map and the reset values.

### Table 51. RCC register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>RCC_CR</td>
<td>0x04</td>
<td>RCC_ICSCR</td>
<td>0x08</td>
<td>RCC_CFGR</td>
<td>0x0C</td>
<td>RCC_PLLCFGR</td>
</tr>
<tr>
<td>0x08</td>
<td>RCC_CGHR</td>
<td>0x10</td>
<td>RCC_CIER</td>
<td>0x1C</td>
<td>RCC_CIFR</td>
<td>0x20</td>
<td>RCC_CICR</td>
</tr>
<tr>
<td>0x20</td>
<td>RCC_AHB1RSTR</td>
<td>0x28</td>
<td>RCC_AHB1RSTR</td>
<td>0x2C</td>
<td>RCC_AHB2RSTR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| Offset | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x04   | 1  | 0  | 0  | 0  | 0  | 0  | X  | X  | X  | X  | X  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x08   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0C   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x10   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x14   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Offset | Register          | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|-------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x30   | RCC_AHB3STR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x38   | RCC_APB1RSTR1     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x3C   | RCC_APB1RSTR2     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x40   | RCC_APB2RSTR      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x48   | RCC_AHB1ENR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x4C   | RCC_AHB2ENR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x50   | RCC_AHB3ENR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x58   | RCC_APB1ENR1      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x5C   | RCC_APB1ENR2      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
Table 51. RCC register map and reset values (continued)

| Offset | Register       | Reset value | 31  | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|--------|----------------|-------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0x60   | RCC_APB2ENR    |             | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x68   | RCC_AHB1SMENR  |             |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x6C   | RCC_AHB2SMENR  |             | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| 0x70   | RCC_AHB3SMENR  |             | 1   |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x74   | RCC_APB1SMENR1 |             | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| 0x7C   | RCC_APB1SMENR2 |             |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x80   | RCC_APB2SMENR  |             | 1   |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x84   | RCC_CCIPR      |             | 0   |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

Reset and clock control (RCC)
Table 51. RCC register map and reset values (continued)

| Offset | Register   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x90   | RCC_BDCR   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value| 0  | 0  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x94   | RCC_CSR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value| 0  | 0  | 0  | 0  | 1  | 1  | 0  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x98   | RCC_CRRCR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x9C   | RCC_CCIPR2 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value| 0  | 0  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Refer to Section 2.2 on page 81 for the register boundary addresses.
8 Clock recovery system (CRS)

8.1 CRS introduction

The clock recovery system (CRS) is an advanced digital controller acting on the internal fine-granularity trimmable RC oscillator HSI48. The CRS provides powerful means to evaluate the oscillator output frequency, based on comparison with a selectable synchronization signal. The CRS can perform automatic trimming adjustments based on the measured frequency error value, while keeping the possibility of a manual trimming.

The CRS is ideally suited to provide a precise clock to the USB peripheral. In this case, the synchronization signal can be derived from the start-of-frame (SOF) packet signalization on the USB bus, sent by a USB host at 1 ms intervals.

The synchronization signal can also be derived from the LSE oscillator output, or generated by user software.

8.2 CRS main features

- Selectable synchronization source with programmable prescaler and polarity:
  - LSE oscillator output
  - packet reception
- Possibility to generate synchronization pulses by software
- Automatic oscillator trimming capability with no need of CPU action
- Manual control option for faster startup convergence
- 16-bit frequency error counter with automatic error value capture and reload
- Programmable limit for automatic frequency error value evaluation and status reporting
- Maskable interrupts/events:
  - Expected synchronization (ESYNC)
  - Synchronization OK (SYNCOOK)
  - Synchronization warning (SYNCWARN)
  - Synchronization or trimming error (ERR)

8.3 CRS implementation

<table>
<thead>
<tr>
<th>Feature</th>
<th>CRS</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRIM width</td>
<td>7 bits</td>
</tr>
</tbody>
</table>

Table 52. CRS features
8.4 CRS functional description

8.4.1 CRS block diagram

Figure 23. CRS block diagram

8.4.2 Synchronization input

The CRS synchronization (SYNC) source, selectable through the CRS_CFRGR register, can be the signal from the LSE clock or the USB SOF signal. For better robustness of the SYNC input, a simple digital filter (2 out of 3 majority votes, sampled by the HSI48 clock) is implemented to filter out glitches. This source signal has a configurable polarity, and can be divided by a programmable binary prescaler, to obtain a synchronization signal in a suitable frequency range (usually around 1 kHz).

For more information on the CRS synchronization source configuration, refer to Section 8.7.2.

It is also possible to generate a synchronization event by software, by setting the SWSYNC bit in the CRS_CR register.
8.4.3 Frequency error measurement

The frequency error counter is a 16-bit down/up counter, reloaded with the RELOAD value on each SYNC event. It starts counting down until it reaches the zero value, where the ESYNC (expected synchronization) event is generated. Then it starts counting up to the OUTRANGE limit, where it eventually stops (if no SYNC event is received), and generates a SYNCMISS event. The OUTRANGE limit is defined as the frequency error limit (FELIM field of the CRS_CFGR register) multiplied by 128.

When the SYNC event is detected, the actual value of the frequency error counter and its counting direction are stored in the FECAP (frequency error capture) field and in the FEDIR (frequency error direction) bit of the CRS_ISR register. When the SYNC event is detected during the down-counting phase (before reaching the zero value), it means that the actual frequency is lower than the target (the TRIM value must be incremented). When it is detected during the up-counting phase, it means that the actual frequency is higher (the TRIM value must be decremented).

Figure 24. CRS counter behavior

8.4.4 Frequency error evaluation and automatic trimming

The measured frequency error is evaluated by comparing its value with a set of limits:

- **TOLERANCE LIMIT**, given directly in the FELIM field of the CRS_CFGR register
- **WARNING LIMIT**, defined as 3 x FELIM value
- **OUTRANGE (error limit)**, defined as 128 x FELIM value
The result of this comparison is used to generate the status indication and also to control the automatic trimming, which is enabled by setting the AUTOTRIMEN bit in the CRS_CR register:

- When the frequency error is below the tolerance limit, it means that the actual trimming value in the TRIM field is the optimal one, hence no trimming action is needed.
  - SYNCOK status indicated
  - TRIM value not changed in AUTOTRIM mode
- When the frequency error is below the warning limit but above or equal to the tolerance limit, it means that some trimming action is necessary but that adjustment by one trimming step is enough to reach the optimal TRIM value.
  - SYNCOK status indicated
  - TRIM value adjusted by one trimming step in AUTOTRIM mode
- When the frequency error is above or equal to the warning limit but below the error limit, a stronger trimming action is necessary, and there is a risk that the optimal TRIM value is not reached for the next period.
  - SYNCFWARN status indicated
  - TRIM value adjusted by two trimming steps in AUTOTRIM mode
- When the frequency error is above or equal to the error limit, the frequency is out of the trimming range. This can also happen when the SYNC input is not clean, or when some SYNC pulse is missing (for example when one USB SOF is corrupted).
  - SYNFERR or SYNFMISS status indicated
  - TRIM value not changed in AUTOTRIM mode

**Note:** If the actual value of the TRIM field is close to its limits and the automatic trimming can force it to overflow or underflow, the TRIM value is set to the limit, and the TRIMOVVF status is indicated.

In AUTOTRIM mode (AUTOTRIMEN bit set in the CRS_CR register), the TRIM field of CRS_CR is adjusted by hardware and is read-only.

### 8.4.5 CRS initialization and configuration

**RELOAD value**

The RELOAD value must be selected according to the ratio between the target frequency and the frequency of the synchronization source after prescaling. This value is decreased by 1, to reach the expected synchronization on the zero value. The formula is the following:

\[ \text{RELOAD} = \left( \frac{f_{\text{TARGET}}}{f_{\text{SYNC}}} \right) - 1 \]

The reset value of the RELOAD field corresponds to a target frequency of 48 MHz and a synchronization signal frequency of 1 kHz (SOF signal from USB).

**FELIM value**

The selection of the FELIM value is closely coupled with the HSI48 oscillator characteristics and its typical trimming step size. The optimal value corresponds to half of the trimming step size, expressed as a number of oscillator clock ticks. The following formula can be used:

\[ \text{FELIM} = \left( \frac{f_{\text{TARGET}}}{f_{\text{SYNC}}} \right) \times \text{STEP[\%]} \times 100 \% \div 2 \]
The result must be always rounded up to the nearest integer value to obtain the best trimming response. If frequent trimming actions are not needed in the application, the hysteresis can be increased by slightly increasing the FELIM value.

The reset value of the FELIM field corresponds to \( \frac{f_{\text{TARGET}}}{f_{\text{SYNC}}} = 48000 \), and to a typical trimming step size of 0.14%.

*Note:* The trimming step size depends upon the product, check the datasheet for accurate setting.

*Caution:* There is no hardware protection from a wrong configuration of the RELOAD and FELIM fields, this can lead to an erratic trimming response. The expected operational mode requires proper setup of the RELOAD value (according to the synchronization source frequency), which is also greater than 128 * FELIM value (OUTRANGE limit).

### 8.5 CRS low-power modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect. CRS interrupts cause the device to exit the Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>CRS registers are frozen. The CRS stops operating until the Stop mode is exited and the HSI48 oscillator is restarted.</td>
</tr>
<tr>
<td>Standby</td>
<td>The peripheral is powered down and must be reinitialized after exiting Standby mode.</td>
</tr>
<tr>
<td>Shutdown</td>
<td>The peripheral is powered down and must be reinitialized after exiting Shutdown mode.</td>
</tr>
</tbody>
</table>

### 8.6 CRS interrupts

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Clear flag bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Expected synchronization</td>
<td>ESYNCF</td>
<td>ESYNCIE</td>
<td>ESYNCC</td>
</tr>
<tr>
<td>Synchronization OK</td>
<td>SYNCOKF</td>
<td>SYNCOKIE</td>
<td>SYNCOKC</td>
</tr>
<tr>
<td>Synchronization warning</td>
<td>SYNCWARNF</td>
<td>SYNCWARNIE</td>
<td>SYNCWARNC</td>
</tr>
<tr>
<td>Synchronization or trimming error (TRIMOVF, SYNCMISS, SYNCERR)</td>
<td>ERF</td>
<td>ERRIE</td>
<td>ERRC</td>
</tr>
</tbody>
</table>
8.7 CRS registers

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed only by words (32-bit).

8.7.1 CRS control register (CRS_CR)

Address offset: 0x00

Reset value: 0x0000 4000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>30</td>
<td>TRIM[6:0]</td>
<td>HSI48 oscillator smooth trimming. The default value of the HSI48 oscillator smooth trimming is 64, which corresponds to the middle of the trimming interval.</td>
</tr>
<tr>
<td>29</td>
<td>SWSYNC</td>
<td>Generate software SYNC event. This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware.</td>
</tr>
<tr>
<td>28</td>
<td>AUTOTRIMEN</td>
<td>Automatic trimming enable. This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section 8.4.4 for more details.</td>
</tr>
<tr>
<td>27</td>
<td>CEN</td>
<td>Frequency error counter enable. This bit enables the oscillator clock for the frequency error counter.</td>
</tr>
<tr>
<td>26</td>
<td>Reserved</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>25</td>
<td>ESYNCIE</td>
<td>Expected SYNC interrupt enable. 0: Expected SYNC (ESYNCF) interrupt disabled 1: Expected SYNC (ESYNCF) interrupt enabled</td>
</tr>
<tr>
<td>24</td>
<td>ERRIE</td>
<td>Synchronization or trimming error interrupt enable. 0: Synchronization or trimming error (ERRF) interrupt disabled 1: Synchronization or trimming error (ERRF) interrupt enabled</td>
</tr>
</tbody>
</table>

Bits 31:15 Reserved, must be kept at reset value.

Bits 14:8 TRIM[6:0]: HSI48 oscillator smooth trimming

The default value of the HSI48 oscillator smooth trimming is 64, which corresponds to the middle of the trimming interval.

Bit 7 SWSYNC: Generate software SYNC event

This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware.

0: No action
1: A software SYNC event is generated.

Bit 6 AUTOTRIMEN: Automatic trimming enable

This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section 8.4.4 for more details.

0: Automatic trimming disabled, TRIM bits can be adjusted by the user.
1: Automatic trimming enabled, TRIM bits are read-only and under hardware control.

Bit 5 CEN: Frequency error counter enable

This bit enables the oscillator clock for the frequency error counter.

0: Frequency error counter disabled
1: Frequency error counter enabled

When this bit is set, the CRS_CFGR register is write-protected and cannot be modified.

Bit 4 Reserved, must be kept at reset value.

Bit 3 ESYNCF: Expected SYNC interrupt enable

0: Expected SYNC (ESYNCF) interrupt disabled
1: Expected SYNC (ESYNCF) interrupt enabled

Bit 2 ERRF: Synchronization or trimming error interrupt enable

0: Synchronization or trimming error (ERRF) interrupt disabled
1: Synchronization or trimming error (ERRF) interrupt enabled
8.7.2 CRS configuration register (CRS_CFGR)

This register can be written only when the frequency error counter is disabled (the CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected.

Address offset: 0x04

Reset value: 0x2022 BB7F

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>SYNCPOL: SYNC polarity selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>29:28</td>
<td>SYNCSRC[1:0]: SYNC signal source selection</td>
</tr>
<tr>
<td></td>
<td>00: GPIO selected as SYNC signal source</td>
</tr>
<tr>
<td></td>
<td>01: LSE selected as SYNC signal source</td>
</tr>
<tr>
<td></td>
<td>10: USB SOF selected as SYNC signal source (default).</td>
</tr>
<tr>
<td></td>
<td>11: Reserved</td>
</tr>
</tbody>
</table>

Note: When using USB LPM (link power management) and the device is in Sleep mode, the periodic USB SOF is not generated by the host. No SYNC signal is therefore provided to the CRS to calibrate the HSI48 oscillator on the run. To guarantee the required clock precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs should be used as SYNC signal.

<table>
<thead>
<tr>
<th>Bit 27</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>26:24</td>
<td>SYNCDIV[2:0]: SYNC divider</td>
</tr>
<tr>
<td></td>
<td>These bits are set and cleared by software to control the division factor of the SYNC signal.</td>
</tr>
<tr>
<td></td>
<td>000: SYNC not divided (default)</td>
</tr>
<tr>
<td></td>
<td>001: SYNC divided by 2</td>
</tr>
<tr>
<td></td>
<td>010: SYNC divided by 4</td>
</tr>
<tr>
<td></td>
<td>011: SYNC divided by 8</td>
</tr>
<tr>
<td></td>
<td>100: SYNC divided by 16</td>
</tr>
<tr>
<td></td>
<td>101: SYNC divided by 32</td>
</tr>
<tr>
<td></td>
<td>110: SYNC divided by 64</td>
</tr>
<tr>
<td></td>
<td>111: SYNC divided by 128</td>
</tr>
</tbody>
</table>
Bits 23:16 **FELIM[7:0]**: Frequency error limit

FELIM contains the value to be used to evaluate the captured frequency error value latched in the FECAP[15:0] bits of the CRS_ISR register. Refer to Section 8.4.4 for more details about FECAP evaluation.

Bits 15:0 **RELOAD[15:0]**: Counter reload value

RELOAD is the value to be loaded in the frequency error counter with each SYNC event. Refer to Section 8.4.3 for more details about counter behavior.

### 8.7.3 CRS interrupt and status register (CRS_ISR)

Address offset: 0x08

Reset value: 0x0000 0000

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |

**FECAP[15:0]**

Bits 31:16 **FECAP[15:0]**: Frequency error capture

FECAP is the frequency error counter value latched in the time of the last SYNC event. Refer to Section 8.4.4 for more details about FECAP usage.

Bit 15 **FEDIR**: Frequency error direction

FEDIR is the counting direction of the frequency error counter latched in the time of the last SYNC event. It shows whether the actual frequency is below or above the target.

0: Up-counting direction, the actual frequency is above the target
1: Down-counting direction, the actual frequency is below the target

Bits 14:11 Reserved, must be kept at reset value.

Bit 10 **TRIMOVF**: Trimming overflow or underflow

This flag is set by hardware when the automatic trimming tries to over- or under-flow the TRIM value. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.

0: No trimming error signaled
1: Trimming error signaled

Bit 9 **SYNCCOMP**: SYNC missed

This flag is set by hardware when the frequency error counter reaches value FELIM * 128 and no SYNC is detected, meaning either that a SYNC pulse was missed, or the frequency error is too big (internal frequency too high) to be compensated by adjusting the TRIM value, hence some other action must be taken. At this point, the frequency error counter is stopped (waiting for a next SYNC), and an interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.

0: No SYNC missed error signaled
1: SYNC missed error signaled
Bit 8  SYNCERR: SYNC error
This flag is set by hardware when the SYNC pulse arrives before the ESYNC event and the measured frequency error is greater than or equal to FELIM * 128. This means that the frequency error is too big (internal frequency too low) to be compensated by adjusting the TRIM value, and that some other action has to be taken. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.
0: No SYNC error signaled
1: SYNC error signaled

Bits 7:4  Reserved, must be kept at reset value.

Bit 3  ESYNCF: Expected SYNC flag
This flag is set by hardware when the frequency error counter reached a zero value. An interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by software by setting the ESYNCC bit in the CRS_ICR register.
0: No expected SYNC signaled
1: Expected SYNC signaled

Bit 2  ERRF: Error flag
This flag is set by hardware in case of any synchronization or trimming error. It is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software in reaction to setting the ERRC bit in the CRS_ICR register, which clears the TRIMOVF, SYNCMISS and SYNCERR bits.
0: No synchronization or trimming error signaled
1: Synchronization or trimming error signaled

Bit 1  SYNCWARNF: SYNC warning flag
This flag is set by hardware when the measured frequency error is greater than or equal to FELIM * 3, but smaller than FELIM * 128. This means that to compensate the frequency error, the TRIM value must be adjusted by two steps or more. An interrupt is generated if the SYNCWARNIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCWARNC bit in the CRS_ICR register.
0: No SYNC warning signaled
1: SYNC warning signaled

Bit 0  SYNCOKF: SYNC event OK flag
This flag is set by hardware when the measured frequency error is smaller than FELIM * 3. This means that either no adjustment of the TRIM value is needed or that an adjustment by one trimming step is enough to compensate the frequency error. An interrupt is generated if the SYNCKIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCKC bit in the CRS_ICR register.
0: No SYNC event OK signaled
1: SYNC event OK signaled
8.7.4 CRS interrupt flag clear register (CRS_ICR)

Address offset: 0x0C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:4</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>ESYNCC: Expected SYNC clear flag</td>
<td>Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR register.</td>
</tr>
<tr>
<td>2</td>
<td>ERRC: Error clear flag</td>
<td>Writing 1 to this bit clears TRIMOVF, SYNCMISS, and SYNCERR bits and consequently also the ERRF flag in the CRS_ISR register.</td>
</tr>
<tr>
<td>1</td>
<td>SYNCWARNC: SYNC warning clear flag</td>
<td>Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR register.</td>
</tr>
<tr>
<td>0</td>
<td>SYNCOKC: SYNC event OK clear flag</td>
<td>Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR register.</td>
</tr>
</tbody>
</table>

8.7.5 CRS register map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Reset name</th>
<th>Reset value</th>
<th>Offset</th>
<th>Register name</th>
<th>Reset name</th>
<th>Reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>CRS_CR</td>
<td></td>
<td></td>
<td>0x04</td>
<td>CRS_CFG</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x08</td>
<td>CRS_ISR</td>
<td></td>
<td></td>
<td>0x0C</td>
<td>CRS_ICR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00</td>
<td>CRS_CR</td>
<td>Reset value</td>
<td></td>
<td>0x04</td>
<td>CRS_CFG</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x08</td>
<td>CRS_ISR</td>
<td>Reset value</td>
<td></td>
<td>0x0C</td>
<td>CRS_ICR</td>
<td>Reset value</td>
<td></td>
</tr>
</tbody>
</table>
Refer to Section 2.2 on page 81 for the register boundary addresses.
9 General-purpose I/Os (GPIO)

9.1 Introduction

Each general-purpose I/O port has four 32-bit configuration registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR and GPIOx_PUPDR), two 32-bit data registers (GPIOx_IDR and GPIOx_ODR), and a 32-bit set/reset register (GPIOx_BSRR). In addition, all GPIOs have a 32-bit locking register (GPIOx_LCKR) and two 32-bit alternate function selection registers (GPIOx_AFRH and GPIOx_AFRL).

9.2 GPIO main features

- Output states: push-pull or open drain + pull-up/down
- Output data from output data register (GPIOx_ODR) or peripheral (alternate function output)
- Speed selection for each I/O
- Input states: floating, pull-up/down, analog
- Input data to input data register (GPIOx_IDR) or peripheral (alternate function input)
- Bit set and reset register (GPIOx_BSRR) for bitwise write access to GPIOx_ODR
- Locking mechanism (GPIOx_LCKR) provided to freeze the I/O port configurations
- Analog function
- Alternate function selection registers
- Fast toggle capable of changing every two clock cycles
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions

9.3 GPIO functional description

Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each bit of the general-purpose I/O (GPIO) ports can be individually configured by software in several modes:

- Input floating
- Input pull-up
- Input-pull-down
- Analog
- Output open-drain with pull-up or pull-down capability
- Output push-pull with pull-up or pull-down capability
- Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability

Each I/O port bit is freely programmable, however the I/O port registers must be accessed as 32-bit words, half-words, or bytes. The GPIOx_BSRR registers can be used for atomic read/modify accesses to any of the GPIOx_ODR registers. In this way, there is no risk of an IRQ occurring between the read and the modify access.
**Figure 25** and **Figure 26** show, respectively, the basic structures of a standard and a 3- or 5-Volt tolerant I/O port bit. **Table 56** gives the possible port bit configurations.

**Figure 25. Basic structure of an I/O port bit**

**Figure 26. Basic structure of a 3- or 5-Volt tolerant I/O port bit**

1. $V_{DD\_FT}$ is a potential specific to five-volt tolerant I/Os and different from $V_{DD}$. 
Table 56. Port bit configuration table\(^{(1)}\)

<table>
<thead>
<tr>
<th>MODE(i) [1:0]</th>
<th>OTYPE(i)</th>
<th>OSPEED(i) [1:0]</th>
<th>PUPD(i) [1:0]</th>
<th>I/O configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>0</td>
<td>SPEED [1:0]</td>
<td>GP output PP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>0 1</td>
<td>GP output PP + PU</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>1 0</td>
<td>GP output PP + PD</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>1 1</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>0 0</td>
<td>GP output OD</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>0 1</td>
<td>GP output OD + PU</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>1 0</td>
<td>GP output OD + PD</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>1 1</td>
<td>Reserved (GP output OD)</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>SPEED [1:0]</td>
<td>AF PP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>0 1</td>
<td>AF PP + PU</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>1 0</td>
<td>AF PP + PD</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>1 1</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>0 0</td>
<td>AF OD</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>0 1</td>
<td>AF OD + PU</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>1 0</td>
<td>AF OD + PD</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>1 1</td>
<td>Reserved</td>
</tr>
<tr>
<td>00</td>
<td>x</td>
<td>x</td>
<td>Input Floating</td>
<td></td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>0 1</td>
<td>Input PU</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>1 0</td>
<td>Input PD</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>1 1</td>
<td>Reserved (input floating)</td>
</tr>
<tr>
<td>11</td>
<td>x</td>
<td>x</td>
<td>Input/output Analog</td>
<td></td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>0 1</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>1 0</td>
<td>Input/output Analog, PD</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>1 1</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

1. GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function.
9.3.1 General-purpose I/O (GPIO)

During and just after reset, the alternate functions are not active and most of the I/O ports are configured in analog mode.

The debug pins are in AF pull-up/pull-down after reset:
- PA15: JTDI in pull-up
- PA14: JTCK/SWCLK in pull-down
- PA13: JTMS/SWDAT in pull-up
- PB4: NJTRST in pull-up
- PB3: JTDO in floating state no pull-up/pull-down

PB8/BOOT0 is in input mode during the reset until at least the end of the option byte loading phase. See Section 9.3.15: Using PB8 as GPIO.

When the pin is configured as output, the value written to the output data register (GPIOx_ODR) is output on the I/O pin. It is possible to use the output driver in push-pull mode or open-drain mode (only the low level is driven, high level is HI-Z).

The input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.

All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or not depending on the value in the GPIOx_PUPDR register.

9.3.2 I/O pin alternate function multiplexer and mapping

The device I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals available on the same I/O pin.

Each I/O pin has a multiplexer with up to sixteen alternate function inputs (AF0 to AF15) that can be configured through the GPIOx_AFRL (for pin 0 to 7) and GPIOx_AFRH (for pin 8 to 15) registers:
- After reset the multiplexer selection is alternate function 0 (AF0). The I/Os are configured in alternate function mode through GPIOx_MODER register.
- The specific alternate function assignments for each pin are detailed in the device datasheet.

In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripherals available in smaller packages.

To use an I/O in a given configuration, the user has to proceed as follows:
- **Debug function**: after each device reset these pins are assigned as alternate function pins immediately usable by the debugger host
- **GPIO**: configure the desired I/O as output, input or analog in the GPIOx_MODER register.
- **Peripheral alternate function**:  
  - Connect the I/O to the desired AFx in one of the GPIOx_AFRL or GPIOx_AFRH register.
  - Select the type, pull-up/pull-down and output speed via the GPIOx_OTYPER, GPIOx_PUPDR and GPIOx_OSPEEDER registers, respectively.
– Configure the desired I/O as an alternate function in the GPIOx_MODER register.

*Additional functions:*
– For the ADC, DAC, OPAMP and COMP, configure the desired I/O in analog mode in the GPIOx_MODER register and configure the required function in the ADC, DAC, OPAMP, and COMP registers.

As indicated above, for the additional functions (such as DAC or OPAMP), the output is controlled by the corresponding peripheral. Care must be taken to select the I/O port analog function before enabling the additional function output in the peripheral control register.
– For the additional functions like RTC, WKUPx and oscillators, configure the required function in the related RTC, PWR and RCC registers. These functions have priority over the configuration in the standard GPIO registers.

Refer to the “Alternate function mapping” table in the device datasheet for the detailed mapping of the alternate function I/O pins.

### 9.3.3 I/O port control registers

Each of the GPIO ports has four 32-bit memory-mapped control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR) to configure up to 16 I/Os. The GPIOx_MODER register is used to select the I/O mode (input, output, AF, analog). The GPIOx_OTYPER and GPIOx_OSPEEDR registers are used to select the output type (push-pull or open-drain) and speed. The GPIOx_PUPDR register is used to select the pull-up/pull-down whatever the I/O direction.

### 9.3.4 I/O port data registers

Each GPIO has two 16-bit memory-mapped data registers: input and output data registers (GPIOx_IDR and GPIOx_ODR). GPIOx_ODR stores the data to be output, it is read/write accessible. The data input through the I/O are stored into the input data register (GPIOx_IDR), a read-only register.

See [Section 9.4.5: GPIO port input data register (GPIOx_IDR) (x = A to G)](section) and [Section 9.4.6: GPIO port output data register (GPIOx_ODR) (x = A to G)](section) for the register descriptions.

### 9.3.5 I/O data bitwise handling

The bit set reset register (GPIOx_BSRR) is a 32-bit register which allows the application to set and reset each individual bit in the output data register (GPIOx_ODR). The bit set reset register has twice the size of GPIOx_ODR.

To each bit in GPIOx_ODR, correspond two control bits in GPIOx_BSRR: BS(i) and BR(i). When written to 1, bit BS(i) sets the corresponding ODR(i) bit. When written to 1, bit BR(i) resets the ODR(i) corresponding bit.

Writing any bit to 0 in GPIOx_BSRR does not have any effect on the corresponding bit in GPIOx_ODR. If there is an attempt to both set and reset a bit in GPIOx_BSRR, the set action takes priority.

Using the GPIOx_BSRR register to change the values of individual bits in GPIOx_ODR is a “one-shot” effect that does not lock the GPIOx_ODR bits. The GPIOx_ODR bits can always be accessed directly. The GPIOx_BSRR register provides a way of performing atomic bitwise handling.
There is no need for the software to disable interrupts when programming the GPIOx_ODR at bit level: it is possible to modify one or more bits in a single atomic AHB write access.

### 9.3.6 GPIO locking mechanism

It is possible to freeze the GPIO control registers by applying a specific write sequence to the GPIOx_LCKR register. The frozen registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.

To write the GPIOx_LCKR register, a specific write / read sequence has to be applied. When the right LOCK sequence is applied to bit 16 in this register, the value of LCKR[15:0] is used to lock the configuration of the I/Os (during the write sequence the LCKR[15:0] value must be the same). When the LOCK sequence has been applied to a port bit, the value of the port bit can no longer be modified until the next MCU reset or peripheral reset. Each GPIOx_LCKR bit freezes the corresponding bit in the control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.

The LOCK sequence (refer to Section 9.4.8: GPIO port configuration lock register (GPIOx_LCKR) (x = A to G)) can only be performed using a word (32-bit long) access to the GPIOx_LCKR register due to the fact that GPIOx_LCKR bit 16 has to be set at the same time as the [15:0] bits.

For more details refer to LCKR register description in Section 9.4.8: GPIO port configuration lock register (GPIOx_LCKR) (x = A to G).

### 9.3.7 I/O alternate function input/output

Two registers are provided to select one of the alternate function inputs/outputs available for each I/O. With these registers, the user can connect an alternate function to some other pin as required by the application.

This means that a number of possible peripheral functions are multiplexed on each GPIO using the GPIOx_AFRL and GPIOx_AFRH alternate function registers. The application can thus select any one of the possible functions for each I/O. The AF selection signal being common to the alternate function input and alternate function output, a single channel is selected for the alternate function input/output of a given I/O.

To know which functions are multiplexed on each GPIO pin refer to the device datasheet.

### 9.3.8 External interrupt/wakeup lines

All ports have external interrupt capability. To use external interrupt lines, the port must be configured in input mode.

Refer to Section 15: Extended interrupts and events controller (EXTI) and to Section 15.3.2: Wake-up event management.
9.3.9 Input configuration

When the I/O port is programmed as input:

- The output buffer is disabled
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register provides the I/O state

*Figure 27* shows the input configuration of the I/O port bit.

![Figure 27. Input floating/pull up/pull down configurations](image)

9.3.10 Output configuration

When the I/O port is programmed as output:

- The output buffer is enabled:
  - Open drain mode: A “0” in the Output register activates the N-MOS whereas a “1” in the Output register leaves the port in Hi-Z (the P-MOS is never activated)
  - Push-pull mode: A “0” in the Output register activates the N-MOS whereas a “1” in the Output register activates the P-MOS
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state
- A read access to the output data register gets the last written value

*Figure 28* shows the output configuration of the I/O port bit.
9.3.11 Alternate function configuration

When the I/O port is programmed as alternate function:

- The output buffer can be configured in open-drain or push-pull mode
- The output buffer is driven by the signals coming from the peripheral (transmitter enable and data)
- The Schmitt trigger input is activated
- The weak pull-up and pull-down resistors are activated or not depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state

*Figure 29* shows the Alternate function configuration of the I/O port bit.
9.3.12 Analog configuration

When the I/O port is programmed as analog configuration:

- The output buffer is disabled
- The Schmitt trigger input is deactivated, providing zero consumption for every analog value of the I/O pin. The output of the Schmitt trigger is forced to a constant value (0).
- The weak pull-up is disabled by Hardware. The weak pull-down is configurable.
- Read access to the input data register gets the value “0”

Figure 30 shows the high-impedance, analog-input configuration of the I/O port bits.

9.3.13 Using the HSE or LSE oscillator pins as GPIOs

When the HSE or LSE oscillator is switched OFF (default state after reset), the related oscillator pins can be used as normal GPIOs.

When the HSE or LSE oscillator is switched ON (by setting the HSEON or LSEON bit in the RCC_CSR register) the oscillator takes control of its associated pins and the GPIO configuration of these pins has no effect.

When the oscillator is configured in a user external clock mode, only the OSC_IN or OSC32_IN pin is reserved for clock input and the OSC_OUT or OSC32_OUT pin can still be used as normal GPIO.

9.3.14 Using the GPIO pins in the RTC supply domain

The PC13/PC14/PC15 GPIO functionality is lost when the core supply domain is powered off (when the device enters Standby mode). In this case, if their GPIO configuration is not bypassed by the RTC configuration, these pins are set in an analog input mode.

For details about I/O control by the RTC, refer to Section 35.3: RTC functional description.
### 9.3.15 Using PB8 as GPIO

PB8 may be used as boot pin (BOOT0) or as a GPIO. Depending on the nSWBOOT0 bit in the user option byte, it switches from the input mode to the analog input mode:

- After the option byte loading phase if nSWBOOT0 = 1.
- After reset if nSWBOOT0 = 0.

**Note:** It is recommended to set PB8 in another mode than analog mode to limit consumption if the pin is left unconnected.

### 9.3.16 Using PG10 as GPIO

PG10 may be used as reset pin (NRST) or as a GPIO. Depending on the NRST_MODE bits in the user option byte, it switches to those mode:

- Reset input/output: default at power-on reset or after option bytes loading NRST_MODE = 3
- Reset input only: after option bytes loading NRST_MODE = 1
- GPIO PG10 mode: after option bytes loading NRST_MODE = 2

See description on the NRST pin in *Section 7.1.2: System reset*
9.4 GPIO registers

This section gives a detailed description of the GPIO registers.

For a summary of register bits, register address offsets and reset values, refer to Table 57.

The peripheral registers can be written in word, half word or byte mode.

9.4.1 GPIO port mode register (GPIOx_MODER) (x = A to G)

Address offset: 0x00
Reset value: 0xABFF FFFF (for port A)
Reset value: 0xFFFF FEBF (for port B)
Reset value: 0xFFFF FFFF (for ports C..G)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Bits 31:0 MODE[15:0][1:0]: Port x configuration I/O pin y (y = 15 to 0)
These bits are written by software to configure the I/O mode.
00: Input mode
01: General purpose output mode
10: Alternate function mode
11: Analog mode (reset state)

Note: It is recommended to set PB8 to a different mode than the analog one to limit the consumption that would occur if the pin is left unconnected.

9.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A to G)

Address offset: 0x04
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>OT15</th>
<th>OT14</th>
<th>OT13</th>
<th>OT12</th>
<th>OT11</th>
<th>OT10</th>
<th>OT9</th>
<th>OT8</th>
<th>OT7</th>
<th>OT6</th>
<th>OT5</th>
<th>OT4</th>
<th>OT3</th>
<th>OT2</th>
<th>OT1</th>
<th>OT0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
9.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A to G)

Address offset: 0x08

Reset value: 0x0C00 0000 (for port A)
Reset value: 0x0000 0000 (for other ports)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>15:0</td>
<td>OT[15:0]: Port x configuration I/O pin y (y = 15 to 0)</td>
</tr>
<tr>
<td></td>
<td>These bits are written by software to configure the I/O output type.</td>
</tr>
<tr>
<td></td>
<td>0: Output push-pull (reset state)</td>
</tr>
<tr>
<td></td>
<td>1: Output open-drain</td>
</tr>
</tbody>
</table>

9.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to G)

Address offset: 0x0C

Reset value: 0x06400 0000 (for port A)
Reset value: 0x0000 0100 (for port B)
Reset value: 0x0000 0000 (for other ports)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:16</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>15:0</td>
<td>PUPD[15:0][1:0]: Port x configuration I/O pin y (y = 15 to 0)</td>
</tr>
<tr>
<td></td>
<td>These bits are written by software to configure the I/O output speed.</td>
</tr>
<tr>
<td></td>
<td>00: Low speed</td>
</tr>
<tr>
<td></td>
<td>01: Medium speed</td>
</tr>
<tr>
<td></td>
<td>10: High speed</td>
</tr>
<tr>
<td></td>
<td>11: Very high speed</td>
</tr>
</tbody>
</table>

Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed.
9.4.5 GPIO port input data register (GPIOx_IDR)  
(x = A to G)

Address offset: 0x10  
Reset value: 0x0000 XXXX

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 ID[15:0]: Port x input data I/O pin y (y = 15 to 0)  
These bits are read-only. They contain the input value of the corresponding I/O port.

9.4.6 GPIO port output data register (GPIOx_ODR)  
(x = A to G)

Address offset: 0x14  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 OD[15:0]: Port output data I/O pin y (y = 15 to 0)  
These bits can be read and written by software.  
Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A..F).

9.4.7 GPIO port bit set/reset register (GPIOx_BSRR)  
(x = A to G)

Address offset: 0x18
### 9.4.8 GPIO port configuration lock register (GPIOx_LCKR)

(x = A to G)

This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.

**Note:** A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.

Each lock bit freezes a specific configuration register (control and alternate function registers).

**Address offset:** 0x1C

**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>BR15</td>
<td>BR14</td>
<td>BR13</td>
<td>BR12</td>
<td>BR11</td>
<td>BR10</td>
<td>BR9</td>
<td>BR8</td>
<td>BR7</td>
<td>BR6</td>
<td>BR5</td>
<td>BR4</td>
<td>BR3</td>
<td>BR2</td>
<td>BR1</td>
<td>BR0</td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>BS15</td>
<td>BS14</td>
<td>BS13</td>
<td>BS12</td>
<td>BS11</td>
<td>BS10</td>
<td>BS9</td>
<td>BS8</td>
<td>BS7</td>
<td>BS6</td>
<td>BS5</td>
<td>BS4</td>
<td>BS3</td>
<td>BS2</td>
<td>BS1</td>
<td>BS0</td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

**Bits 31:16 BR[15:0]:** Port x reset I/O pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

- 0: No action on the corresponding ODx bit
- 1: Resets the corresponding ODx bit

**Note:** If both BSx and BRx are set, BSx has priority.

**Bits 15:0 BS[15:0]:** Port x set I/O pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

- 0: No action on the corresponding ODx bit
- 1: Sets the corresponding ODx bit

**Address offset:** 0x1C

**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCK15</td>
<td>LCK14</td>
<td>LCK13</td>
<td>LCK12</td>
<td>LCK11</td>
<td>LCK10</td>
<td>LCK9</td>
<td>LCK8</td>
<td>LCK7</td>
<td>LCK6</td>
<td>LCK5</td>
<td>LCK4</td>
<td>LCK3</td>
<td>LCK2</td>
<td>LCK1</td>
<td>LCK0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
9.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A to G)

Address offset: 0x20
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit returns ‘1’ until the next MCU reset or peripheral reset.
9.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A to G)

Address offset: 0x24

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
</tr>
</tbody>
</table>

Bits 31:0 **AFSEL[7:0][3:0]**: Alternate function selection for port x I/O pin y (y = 7 to 0)

These bits are written by software to configure alternate function I/Os.

0000: AF0
0001: AF1
0010: AF2
0011: AF3
0100: AF4
0101: AF5
0110: AF6
0111: AF7
1000: AF8
1001: AF9
1010: AF10
1011: AF11
1100: AF12
1101: AF13
1110: AF14
1111: AF15
Bits 31:0  \textbf{AFSEL[15:8][3:0]}: Alternate function selection for port \( x \) I/O pin \( y \) (\( y = 15 \) to \( 8 \))
These bits are written by software to configure alternate function I/Os.
- 0000: AF0
- 0001: AF1
- 0010: AF2
- 0011: AF3
- 0100: AF4
- 0101: AF5
- 0110: AF6
- 0111: AF7
- 1000: AF8
- 1001: AF9
- 1010: AF10
- 1011: AF11
- 1100: AF12
- 1101: AF13
- 1110: AF14
- 1111: AF15

9.4.11  \textbf{GPIO port bit reset register (GPIOx_BRR) (x = A to G)}
Address offset: 0x28
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>BR15</td>
<td>BR14</td>
<td>BR13</td>
<td>BR12</td>
<td>BR11</td>
<td>BR10</td>
<td>BR9</td>
<td>BR8</td>
<td>BR7</td>
<td>BR6</td>
<td>BR5</td>
<td>BR4</td>
<td>BR3</td>
<td>BR2</td>
<td>BR1</td>
<td>BR0</td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:16  Reserved, must be kept at reset value.
Bits 15:0  \textbf{BR[15:0]}: Port \( x \) reset I/O pin \( y \) (\( y = 15 \) to \( 0 \))
These bits are write-only. A read to these bits returns the value 0x0000.
- 0: No action on the corresponding ODx bit
- 1: Reset the corresponding ODx bit
## 9.4.12 GPIO register map

The following table gives the GPIO register map and reset values.

### Table 57. GPIO register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>GPIOA_MODER</td>
<td>0x00</td>
<td>GPIOA_MODER</td>
<td>0x00</td>
<td>GPIOA_MODER</td>
<td>0x00</td>
<td>GPIOA_MODER</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00</td>
<td>GPIOB_MODER</td>
<td>0x00</td>
<td>GPIOB_MODER</td>
<td>0x00</td>
<td>GPIOB_MODER</td>
<td>0x00</td>
<td>GPIOB_MODER</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>01100100000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000100000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x04</td>
<td>GPIOA_OTYPER</td>
<td>0x04</td>
<td>GPIOA_OTYPER</td>
<td>0x04</td>
<td>GPIOA_OTYPER</td>
<td>0x04</td>
<td>GPIOA_OTYPER</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x08</td>
<td>GPIOA_OSPEEDR</td>
<td>0x08</td>
<td>GPIOA_OSPEEDR</td>
<td>0x08</td>
<td>GPIOA_OSPEEDR</td>
<td>0x08</td>
<td>GPIOA_OSPEEDR</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>00001100000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td>GPIOA_PUPDR</td>
<td>0x0C</td>
<td>GPIOA_PUPDR</td>
<td>0x0C</td>
<td>GPIOA_PUPDR</td>
<td>0x0C</td>
<td>GPIOA_PUPDR</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>01110010000000000000000000000000</td>
<td>Reset value</td>
<td>01110010000000000000000000000000</td>
<td>Reset value</td>
<td>01110010000000000000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td>GPIOB_PUPDR</td>
<td>0x0C</td>
<td>GPIOB_PUPDR</td>
<td>0x0C</td>
<td>GPIOB_PUPDR</td>
<td>0x0C</td>
<td>GPIOB_PUPDR</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>01110010000000000000000000000000</td>
<td>Reset value</td>
<td>01110010000000000000000000000000</td>
<td>Reset value</td>
<td>01110010000000000000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>GPIOA_IDR</td>
<td>0x10</td>
<td>GPIOA_IDR</td>
<td>0x10</td>
<td>GPIOA_IDR</td>
<td>0x10</td>
<td>GPIOA_IDR</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td>Reset value</td>
<td>00000000000000000000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 57. GPIO register map and reset values (continued)

| Offset | Register name | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x14   | GPIOx_ODR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | (where x = A to G) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x18   | GPIOx_BSR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | (where x = A to G) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x1C   | GPIOx_LCKR   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | (where x = A to G) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x20   | GPIOx_AFR    | 7 | 6  | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 |
|        | (where x = A to G) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x24   | GPIOx_AFRH   | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|        | (where x = A to G) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x28   | GPIOx_BRR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | (where x = A to G) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Refer to Section 2.2 on page 81 for the register boundary addresses.
10 System configuration controller (SYSCFG)

10.1 SYSCFG main features

The STM32G4 series devices feature a set of configuration registers. The main purposes of the system configuration controller are the following:

- Remapping memory areas
- Managing the external interrupt line connection to the GPIOs
- Managing robustness feature
- Setting CCM RAM write protection and software erase
- Configuring FPU interrupts
- Enabling /disabling I2C Fast-mode Plus driving capability on some I/Os and voltage booster for I/Os analog switches.

10.2 SYSCFG registers

10.2.1 SYSCFG memory remap register (SYSCFG_MEMRMP)

This register is used for specific configurations on memory remap.

Address offset: 0x00

Reset value: 0x0000 000X (X is the memory mode selected by the BOOT0 pin and BOOT1 option bit)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>30</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>29</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>28</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>27</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>26</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>25</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>24</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>23</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>22</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>21</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>20</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>19</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>18</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>17</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>16</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>15</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>14</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>13</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>12</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>11</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>10</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>9</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>8</td>
<td>FB_MODE: Flash Bank mode selection</td>
</tr>
<tr>
<td>7</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>6</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>5</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>4</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>3</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>2</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>1</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>0</td>
<td>MEM_MODE: Memory mode selection</td>
</tr>
</tbody>
</table>

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 FB_MODE: Flash Bank mode selection
- 0: Flash Bank 1 mapped at 0x0800 0000 and Flash Bank 2 mapped at 0x0804 0000
- 1: Flash Bank 2 mapped at 0x0800 0000 and Flash Bank 1 mapped at 0x0804 0000

Bits 7:3 Reserved, must be kept at reset value.
Bits 2:0 **MEM_MODE**: Memory mapping selection

These bits control the memory internal mapping at address 0x0000 0000. These bits are used to select the physical remap by software and so, bypass the BOOT pin and the option bit setting. After reset these bits take the value selected by BOOT0 pin (or option bit nBOOT0) and BOOT1 option bit.

- 000: Main Flash memory mapped at 0x00000000(1).
- 001: System Flash memory mapped at 0x00000000.
- 010: FSMC memory.
- 011: SRAM1 mapped at 0x00000000.
- 100: QUADSPI memory mapped at 0x0000 0000
- 101: Reserved
- 111: Reserved

1. When BFB2 bit is set, the system memory remains aliased at @0x0000 0000

**Note**: When the FSMC is remapped at address 0x0000 0000, only the first two regions of Bank 1 memory controller (Bank1 NOR/PSRAM 1 and NOR/PSRAM 2) can be remapped. In remap mode, the CPU can access the external memory via ICode bus instead of System bus which boosts up the performance.

### 10.2.2 SYSCFG configuration register 1 (SYSCFG_CFGR1)

**Address offset**: 0x04

**Reset value**: 0x7C00 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPU_IE[5..0]</td>
<td>Res</td>
<td>Res</td>
<td>I2C4_FMP</td>
<td>I2C3_FMP</td>
<td>I2C2_FMP</td>
<td>I2C1_FMP</td>
<td>I2C_PB9_FMP</td>
<td>I2C_PB6_FMP</td>
<td>I2C_PB7_FMP</td>
<td>I2C_PB6_FMP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits 31:26** **FPU_IE[5..0]**: Floating Point Unit interrupts enable bits

- FPU_IE[5]: Inexact interrupt enable
- FPU_IE[4]: Input denormal interrupt enable
- FPU_IE[3]: Overflow interrupt enable
- FPU_IE[2]: Underflow interrupt enable
- FPU_IE[1]: Divide-by-zero interrupt enable
- FPU_IE[0]: Invalid operation interrupt enable

**Bits 25:24** Reserved, must be kept at reset value.

**Bit 23** **I2C4_FMP**: Fast-mode Plus driving capability activation

This bit enables the Fm+ driving mode on I2C4 pins selected through AF selection bits.

- 0: Fm+ mode is not enabled on I2C4 pins selected through AF selection bits
- 1: Fm+ mode is enabled on I2C4 pins selected through AF selection bits.
Table 58 describes when the bit 9 (ANASWVDD) and the bit 8 (BOOSTEN) should be set or reset depending on the voltage settings.

Note: When FM+ mode is activated on GPIO pin, the speed configuration of the GPIO (in GPIOx_OSEPEEDR register) is ignored. Program this register only after the AF selection through the GPIOx_AFRH or GPIOx_AFRL register.
Table 58. BOOSTEN and ANASWVDD set/reset

<table>
<thead>
<tr>
<th>VDD</th>
<th>VDDA</th>
<th>BOOSTEN</th>
<th>ANASWVDD</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>&gt; 2.4 V</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>&gt; 2.4 V</td>
<td>&lt; 2.4 V</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>&lt; 2.4 V</td>
<td>&lt; 2.4 V</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

10.2.3 SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)

Address offset: 0x08
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:12 **EXTI3[3:0]**: EXTI 3 configuration bits
These bits are written by software to select the source input for the EXTI3 external interrupt.
0000: PA[3] pin
0001: PB[3] pin
0100: PE[3] pin
0101: PF[3] pin

Bits 11:8 **EXTI2[3:0]**: EXTI 2 configuration bits
These bits are written by software to select the source input for the EXTI2 external interrupt.
0000: PA[2] pin
0001: PB[2] pin
0100: PE[2] pin
0101: PF[2] pin
### 10.2.4 SYSCFG external interrupt configuration register 2 (SYSCFG_EXTCR2)

**Address offset:** 0x0C  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:16</th>
<th>Bits 15:12</th>
<th>Bits 7:4</th>
<th>Bits 3:0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Reserved, must be kept at reset value.</strong></td>
<td><strong>EXTI7[3:0]: EXTI 7 configuration bits</strong></td>
<td><strong>EXTI1[3:0]: EXTI 1 configuration bits</strong></td>
<td><strong>EXTI0[3:0]: EXTI 0 configuration bits</strong></td>
</tr>
</tbody>
</table>

**EXTI1[3:0]: EXTI 1 configuration bits**  
These bits are written by software to select the source input for the EXTI1 external interrupt.  
0000: PA[1] pin  
0001: PB[1] pin  
0010: PC[1] pin  
0011: PD[1] pin  
0100: PE[1] pin  
0101: PF[1] pin  
0110: PG[1] pin

**EXTI0[3:0]: EXTI 0 configuration bits**  
These bits are written by software to select the source input for the EXTI0 external interrupt.  
0000: PA[0] pin  
0001: PB[0] pin  
0010: PC[0] pin  
0011: PD[0] pin  
0100: PE[0] pin  
0101: PF[0] pin  
0110: PG[0] pin

**EXTI7[3:0]: EXTI 7 configuration bits**  
These bits are written by software to select the source input for the EXTI7 external interrupt.  
0000: PA[7] pin  
0001: PB[7] pin  
0100: PE[7] pin  
0101: PF[7] pin  
0110: PG[7] pin
Notes: Some of the I/O pins mentioned in the above register may not be available on small packages.

### 10.2.5 SYSCFG external interrupt configuration register 3 (SYSCFG_EXTERNALCR3)

Address offset: 0x10

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16: Reserved, must be kept at reset value.
Bits 15:12 **EXTI11[3:0]**: EXTI 11 configuration bits
These bits are written by software to select the source input for the EXTI11 external interrupt.

Bits 11:8 **EXTI10[3:0]**: EXTI 10 configuration bits
These bits are written by software to select the source input for the EXTI10 external interrupt.
- 0000: PA[10] pin
- 0001: PB[10] pin
- 0010: PC[10] pin
- 0011: PD[10] pin
- 0100: PE[10] pin
- 0101: PF[10] pin
- 0110: PG[10] pin

Bits 7:4 **EXTI9[3:0]**: EXTI 9 configuration bits
These bits are written by software to select the source input for the EXTI9 external interrupt.
- 0000: PA[9] pin
- 0001: PB[9] pin
- 0100: PE[9] pin
- 0101: PF[9] pin

Bits 3:0 **EXTI8[3:0]**: EXTI 8 configuration bits
These bits are written by software to select the source input for the EXTI8 external interrupt.
- 0000: PA[8] pin
- 0001: PB[8] pin
- 0010: PC[8] pin
- 0011: PD[8] pin
- 0100: PE[8] pin
- 0101: PF[8] pin
- 0110: PG[8] pin

Note: Some of the I/O pins mentioned in the above register may not be available on small packages.
### 10.2.6 SYSCFG external interrupt configuration register 4
(SYSCFG_EXTICR4)

Address offset: 0x14
Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:12 **EXTI15[3:0]**: EXTI 15 configuration bits
These bits are written by software to select the source input for the EXTI15 external interrupt.

- 0000: PA[15] pin
- 0001: PB[15] pin

Bits 11:8 **EXTI14[3:0]**: EXTI 14 configuration bits
These bits are written by software to select the source input for the EXTI14 external interrupt.

- 0000: PA[14] pin
- 0001: PB[14] pin
- 0010: PC[14] pin
- 0011: PD[14] pin
- 0100: PE[14] pin
- 0101: PF[14] pin

Bits 7:4 **EXTI13[3:0]**: EXTI 13 configuration bits
These bits are written by software to select the source input for the EXTI13 external interrupt.

- 0000: PA[13] pin
- 0001: PB[13] pin

Bits 3:0 **EXTI12[3:0]**: EXTI 12 configuration bits
These bits are written by software to select the source input for the EXTI12 external interrupt.

- 0000: PA[12] pin
- 0001: PB[12] pin
- 0010: PC[12] pin
- 0011: PD[12] pin
- 0100: PE[12] pin
- 0101: PF[12] pin
**Note:** Some of the I/O pins mentioned in the above register may not be available on small packages.

### 10.2.7 SYSCFG CCM SRAM control and status register (SYSCFG_SCSR)

**Address offset:** 0x18  
**System reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:2 Reserved, must be kept at reset value

Bit 1 **CCMBSY:** CCM SRAM busy by erase operation  
0: No CCM SRAM erase operation is on going.  
1: CCM SRAM erase operation is on going.

Bit 0 **CCMER:** CCM SRAM Erase  
Setting this bit starts a hardware CCM SRAM erase operation. This bit is automatically cleared at the end of the CCM SRAM erase operation.  
*Note: This bit is write-protected: setting this bit is possible only after the correct key sequence is written in the SYSCFG_SKR register.*
10.2.8 SYSCFG configuration register 2 (SYSCFG_CFRG2)

Address offset: 0x1C
System reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>SPF</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>ECCL</td>
<td>Res</td>
<td>PVDL</td>
<td>SPL</td>
<td>CLL</td>
<td>r_c_w1</td>
<td>rs</td>
</tr>
</tbody>
</table>

Bits 31:9 Reserved, must be kept at reset value

Bit 8 SPF: SRAM1 and CCM SRAM parity error flag
This bit is set by hardware when an SRAM1 or CCM SRAM parity error is detected. It is cleared by software by writing '1'.
0: No parity error detected
1: Parity error detected

Bits 7:4 Reserved, must be kept at reset value

Bit 3 ECCL: ECC Lock
This bit is set by software and cleared only by a system reset. It can be used to enable and lock the Flash ECC error connection to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.
0: ECC error disconnected from TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.
1: ECC error connected to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.

Bit 2 PVDL: PVD lock enable bit
This bit is set by software and cleared only by a system reset. It can be used to enable and lock the PVD connection to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1, as well as the PVDE and PLS[2:0] in the PWR_CR2 register.
0: PVD interrupt disconnected from TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1. PVDE and PLS[2:0] bits can be programmed by the application.
1: PVD interrupt connected to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1, PVDE and PLS[2:0] bits are read only.

Bit 1 SPL: SRAM1 and CCM SRAM parity lock bit
This bit is set by software and cleared only by a system reset. It can be used to enable and lock the SRAM1 or CCM SRAM parity error signal connection to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.
0: CCM SRAM parity error signal disconnected from TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.
1: CCM SRAM parity error signal connected to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.
Bit 0 **CLL:** Cortex®-M4 LOCKUP (Hardfault) output enable bit
This bit is set by software and cleared only by a system reset. It can be used to enable and lock the connection of Cortex®-M4 with FPU LOCKUP (Hardfault) output to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.
0: Cortex®-M4 LOCKUP output disconnected from TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.
1: Cortex®-M4 LOCKUP output connected to TIM1/8/15/16/17/20 break input and hrtim_sys_flt input of HRTIM1.

10.2.9 **SYSCFG CCM SRAM write protection register (SYSCFG_SWPR)**
Address offset: 0x20
System reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>P15WP</td>
<td>P14WP</td>
<td>P13WP</td>
<td>P12WP</td>
<td>P11WP</td>
<td>P10WP</td>
<td>P9WP</td>
<td>P8WP</td>
<td>P7WP</td>
<td>P6WP</td>
<td>P5WP</td>
<td>P4WP</td>
<td>P3WP</td>
<td>P2WP</td>
<td>P1WP</td>
<td>P0WP</td>
</tr>
<tr>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
<td>rs</td>
</tr>
</tbody>
</table>

Bits 31:10 **PxWP** (x = 0 to 31): CCM SRAM page x write protection
These bits are set by software and cleared only by a system reset.
0: Write protection of CCM SRAM page x is disabled.
1: Write protection of CCM SRAM page x is enabled.

10.2.10 **SYSCFG CCM SRAM key register (SYSCFG_SKR)**
Address offset: 0x24
System reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:8 Reserved, must be kept at reset value

Bits 7:0 **KEY[7:0]:** CCM SRAM write protection key for software erase
The following steps are required to unlock the write protection of the CCMER bit in the SYSCFG_SCSR register.
1. Write "0xCA" into Key[7:0]
2. Write "0x53" into Key[7:0]
Writing a wrong key reactivates the write protection.
### 10.2.11 SYSCFG register map

The following table gives the SYSCFG register map and the reset values.

| Offset | Register     | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00   | SYSCFG_MEMRMP| 0x00 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x04   | SYSCFG_CFRG1 | FPU_IE[5..0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 | | | | | | | | | | | | | | | | | | | | | | |
| 0x08   | SYSCFG_EXTCR1|  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x0C   | SYSCFG_EXTCR2|  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x10   | SYSCFG_EXTCR3|  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x14   | SYSCFG_EXTCR4|  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x18   | SYSCFG_SCSR  |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x1C   | SYSCFG_CFGR2 |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x24   | SYSCFG_SKR   |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|        | Reset value  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Refer to Section 2.2 on page 81 for the register boundary addresses.
11 Peripherals interconnect matrix

11.1 Introduction

Several peripherals have direct connections between them.

This allows autonomous communication and or synchronization between peripherals, saving CPU resources thus power supply consumption.

In addition, these hardware connections remove software latency and allow design of predictable system.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run and sleep, Stop 0 and Stop 1 modes.
RM0440

Peripherals interconnect matrix

11.2

Connection summary
Table 60. STM32G4 series peripherals interconnect matrix(1) (2)

Source

TIM1
TIM2
TIM3
TIM4
TIM5
TIM6
TIM7
TIM8
TIM15
TIM16
TIM17
TIM20
LPTIM1
HRTIM
ADC1
ADC2
ADC3
ADC4
ADC5
OPAMP1
OPAMP2
OPAMP3
OPAMP4
OPAMP5
OPAMP6
DAC1
DAC2
DAC3
DAC4
COMP1
COMP2
COMP3
COMP4
COMP5
COMP6
COMP7
IRTIM

Destination

- 1 1 -

- 1 -

10
19 19 19 19 19 14

-

-

-

-

-

-

- 1 1 -

- 1 - 10 19 19 19 19 19 -

-

-

-

-

- 20 20 20 20 15 15 15 - 15 15 -

-

- 1 1 -

- 1 - 10 19 19 19 19 19 -

-

-

-

-

- 20 20 20 20 15 15 15 15 15 - 15 -

-

- 1 1 -

- 1 -

- 19 19 19 19 19 -

-

-

-

-

- 20 20 20 20 -

-

-

-

-

-

-

-

-

- 1 1 -

- 1 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

- 20 20 20 20 -

-

-

-

-

-

-

-

-

-

-

-

- 20 20 20 20 -

-

-

-

-

-

-

-

- 19 19 19 19 19 -

-

-

-

-

- 20 20 - 20 15 15 15 15 15 15 15 -

- 1 - 10 19 19 19 19 19 -

-

-

-

-

- 20 20 20 20 -

-

- 15 - 15 15 -

TIM1

- 1 1 1 1 -

TIM2

1 -

TIM3

1

1
2
1
1
2
1
1
2

1
1
2
2
1 1
2 2
1
- 1
2
1
1
2

TIM6

-

-

-

-

-

-

-

-

-

-

-

-

TIM7

-

-

-

-

-

-

-

-

-

-

-

-

TIM8

1 1 1 1 1 -

-

- 1 -

TIM15

1 1 1 1 1 -

- 1 -

TIM4
TIM5

-

TIM16

1 1 1 1 1 -

- 1 1 -

TIM17

1 1 1 1 1 -

- 1 1 -

TIM20

-

-

-

-

-

-

10
19 19 19 19 19 13
10
19 19 19 19 19 12
-

- 1 -

12
- 1 19 19 13
12
- 1 - - 13

-

-

- 20 - 15 15 15 15 15 15 15 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

- 16

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

- 16

1 1 1 1 1 -

- 1 1 -

- 1 -

- 19 19 19 19 19 -

-

-

-

-

-

-

-

-

- 15 15 15 15 15 15 15 -

LPTIM1

-

-

-

-

- 19 19 19 19 19 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

HRTIM

1 1 1 1 1 -

- 1 1 -

- 1 -

- 19 19 19 19 19 -

-

-

-

-

- 20 20 20 20 -

-

-

-

-

-

-

-

ADC1

2 - 2 -

-

-

- 2 -

-

-

-

- 10 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

ADC2

2 - 2 -

-

-

- 2 -

-

-

-

- 10 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

ADC3

2 -

-

-

-

-

- 2 -

-

- 2 - 10 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

ADC4

2 -

-

-

-

-

- 2 -

-

- 2 - 10 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

ADC5

2 -

-

-

-

-

- 2 -

-

- 2 - 10 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

T. Sensor -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

- 21 -

- 21 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

- 21 - 21 - 21 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

VREFINT -

-

-

-

-

-

-

-

-

-

-

-

-

- 21 - 21 21 21 -

-

-

-

-

-

-

-

-

- 23 23 23 23 23 23 23 -

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

VBAT

OPAMP1

-

-

-

-

-

-

-

-

-

-

-

-

-

OPAMP2

-

-

-

-

-

-

-

-

-

-

-

-

-

OPAMP3

-

-

-

-

-

-

-

-

-

-

-

-

-

OPAMP4

-

-

-

-

-

-

-

-

-

-

-

-

-

OPAMP5

-

-

-

-

-

-

-

-

-

-

-

-

-

21
- - - 24
21
- - - 24
21 21 21
- 24 24 24
21
21 21
- 24
24 24
21
- - - - 24

RM0440 Rev 8

377/2138
396


| Source          | TIM1 | TIM2 | TIM3 | TIM4 | TIM5 | TIM6 | TIM7 | TIM8 | TIM16 | TIM17 | TIM20 | LPTIM1 | HRTIM | ADC1 | ADC2 | ADC3 | ADC4 | ADC5 | DAC1 | DAC2 | DAC3 | DAC4 | DAC5 | DAC6 | DAC7 | COMP1 | COMP2 | COMP3 | COMP4 | COMP5 | COMP6 | COMP7 | IRTIM |
|----------------|------|------|------|------|------|------|------|------|------|------|------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| OPAMP6         |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| DAC1           |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| DAC2           |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| DAC3           |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| DAC4           |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| HSE            |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| LSE            |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| HSI16          |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| LSI            |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| MCO            |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| EXTI           |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| RTC            |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| COMP1          |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| COMP2          |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| COMP3          |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| COMP4          |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| COMP5          |      |      |      |      |      |      |      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |

Table 60. STM32G4 series peripherals interconnect matrix(1) (2) (continued)
Table 60. STM32G4 series peripherals interconnect matrix (1) (2) (continued)

<table>
<thead>
<tr>
<th>Source</th>
<th>Destination</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM1</td>
</tr>
<tr>
<td>COMP6</td>
<td>2</td>
</tr>
<tr>
<td>COMP7</td>
<td>2</td>
</tr>
<tr>
<td>SYST ERR</td>
<td>16</td>
</tr>
</tbody>
</table>

1. Numbers inside table link to corresponding interconnect number detailed in Section 11.3: Interconnection details.
2. The "-" symbol in grayed cells means no interconnect.

### 11.3 Interconnection details

#### 11.3.1 From timer (TIMx, HRTIM) to timer (TIMx)

Table 61. Interconnect 1

<table>
<thead>
<tr>
<th>Timer input trigger signal</th>
<th>TIM1</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
<th>TIM6</th>
<th>TIM7</th>
<th>TIM8</th>
<th>TIM15</th>
<th>TIM20</th>
</tr>
</thead>
<tbody>
<tr>
<td>timx_itr0</td>
<td>-</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
</tr>
<tr>
<td>timx_itr1</td>
<td>tim2_trgo</td>
<td>-</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
</tr>
<tr>
<td>timx_itr2</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>-</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
</tr>
<tr>
<td>timx_itr3</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>-</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
</tr>
<tr>
<td>timx_itr4</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>-</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
</tr>
<tr>
<td>timx_itr5</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>-</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
</tr>
<tr>
<td>timx_itr7</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
<td>tim16_oc</td>
</tr>
<tr>
<td>timx_itr8</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
<td>tim17_oc</td>
</tr>
<tr>
<td>timx_itr9</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
</tr>
<tr>
<td>timx_itr10</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
<td>hrtim_out_scout2</td>
</tr>
</tbody>
</table>

The HRTIM burst operation can be triggered by on chip event coming from other general purpose timer.
The burst mode controller counter can be clocked by general purpose timers as well as shown in the Table 62.

### Table 62. Interconnect 12

<table>
<thead>
<tr>
<th>HRTIM Burst mode trigger event/ clock signal</th>
<th>HRTIM Burst mode trigger event/ clock signal assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_bm_trg</td>
<td>tim7_trgo</td>
</tr>
<tr>
<td>hrtim_bm_ck1</td>
<td>tim16_oc</td>
</tr>
<tr>
<td>hrtim_bm_ck2</td>
<td>tim17_oc</td>
</tr>
<tr>
<td>hrtim_bm_ck3</td>
<td>tim7_trgo'</td>
</tr>
</tbody>
</table>

The HRTIM can be synchronized by external sources as shown in the Table 64.

### Table 63. Interconnect 13

<table>
<thead>
<tr>
<th>HRTIM update enable signal</th>
<th>HRTIM update enable assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_upd_en1</td>
<td>tim16_oc</td>
</tr>
<tr>
<td>hrtim_upd_en2</td>
<td>tim17_oc</td>
</tr>
<tr>
<td>hrtim_upd_en3</td>
<td>tim6_oc</td>
</tr>
</tbody>
</table>

### Table 64. Interconnect 14

<table>
<thead>
<tr>
<th>HRTIM synchronization signals</th>
<th>HRTIM synchronization signal assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_in_sync2</td>
<td>tim1_trgo</td>
</tr>
<tr>
<td>hrtim_in_sync3</td>
<td>HRTIM_SCIN</td>
</tr>
</tbody>
</table>

Some of the TIMx timers are linked together internally for timer synchronization or chaining. When one timer is configured in Master Mode, it can reset, start, stop or clock the counter of another timer configured in Slave Mode.

A description of the feature is provided in: Section 28.3.30: Timer synchronization.

The modes of synchronization are detailed in:
- Section 28.3.30: Timer synchronization for advanced-control timers (TIM1/TIM8/TIM20)
- Section 29.4.23: Timer synchronization for general-purpose timers (TIM2/TIM3/TIM4/TIM5)
- Section 30.4.26: Timer synchronization (TIM15 only) for general-purpose timer (TIM15)
Triggering signals
The output (from Master) is on signal TIMx_TRGO (and TIMx_TRGO2 for TIM1/TIM8/TIM20) following a configurable timer event.

The input (to slave) is on signals TIMx_ITRx

The input and output signals for TIM1/TIM8/TIM20 are shown in Figure 269: Advanced-control timer block diagram.

The possible master/slave connections are given in:
- Table 252: Internal trigger connection

Active power mode
Run, Sleep, Low-power run, Low-power sleep.

11.3.2 From timer (TIMx, HRTIM) and EXTI to ADC (ADCx)

Table 65. Interconnect 19

<table>
<thead>
<tr>
<th>ADC trigger selection EXTSEL[4:0] or JEXTSEL[4:0]</th>
<th>ADC triggers signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ADC1/2</td>
</tr>
<tr>
<td></td>
<td>Regular</td>
</tr>
<tr>
<td>0</td>
<td>tim1_cc1</td>
</tr>
<tr>
<td>1</td>
<td>tim1_cc2</td>
</tr>
<tr>
<td>2</td>
<td>tim1_cc3</td>
</tr>
<tr>
<td>3</td>
<td>tim2_cc2</td>
</tr>
<tr>
<td>4</td>
<td>tim3_trgo</td>
</tr>
<tr>
<td>5</td>
<td>tim4_cc4</td>
</tr>
<tr>
<td>6</td>
<td>exti11</td>
</tr>
<tr>
<td>7</td>
<td>tim8_trgo</td>
</tr>
<tr>
<td>8</td>
<td>tim8_trgo2</td>
</tr>
<tr>
<td>9</td>
<td>tim1_trgo</td>
</tr>
<tr>
<td>10</td>
<td>tim1_trgo2</td>
</tr>
<tr>
<td>11</td>
<td>tim2_trgo</td>
</tr>
<tr>
<td>12</td>
<td>tim4_trgo</td>
</tr>
<tr>
<td>13</td>
<td>tim6_trgo</td>
</tr>
<tr>
<td>14</td>
<td>tim15_trgo</td>
</tr>
<tr>
<td>15</td>
<td>tim3_cc4</td>
</tr>
<tr>
<td>16</td>
<td>tim20_trgo</td>
</tr>
<tr>
<td>17</td>
<td>tim20_trgo2</td>
</tr>
<tr>
<td>18</td>
<td>tim20_cc1</td>
</tr>
<tr>
<td>19</td>
<td>tim20_cc2</td>
</tr>
</tbody>
</table>
Timers (TIMx, HRTIM) can be used to generate an ADC triggering event.

TIMx synchronization is described in: Section 28.3.31: ADC triggers (TIM1/TIM8).

ADC synchronization is described in: Section 21.4.18: Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN).

### Triggering signals

The output (from timer) is on signal TIMx_TRGO, TIMx_TRGO2 or TIMx_CCx event.

The input (to ADC) is on signal EXT[15:0], JEXT[15:0].

The connection between timers and ADC is provided in:
- Table 163: ADC1/2 - External triggers for regular channels
- Table 164: ADC1/2 - External trigger for injected channels

### Active power mode

Run, Sleep, Low-power run, Low-power sleep.
11.3.3 From ADC (ADCx) to timer (TIMx, HRTIM)

See please Table 73: Interconnect 2 and Table 81.: Interconnect 10

ADCs Analog watchdogs are connected to TIM1/8/20 for digital power applications (cycle-
by-cycle current regulation with ADC).

A description of the ADC analog watchdog setting is provided in: Section 21.4.28: Analog
window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH,
AWD_HTx, AWD_LTx, AWDx).

Trigger settings on the timer are provided in: Section 28.3.6: External trigger input.

11.3.4 From timer (TIMx, HRTIM) and EXTI to DAC (DACx)

Table 66. Interconnect 20

<table>
<thead>
<tr>
<th>DAC trigger selection (TSELx[3:0], STRSTTRIG SELx[3:0])</th>
<th>DAC1</th>
<th>DAC2</th>
<th>DAC3</th>
<th>DAC4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Update/ reset</td>
<td>Inc</td>
<td>Update/ reset</td>
<td>Inc</td>
<td>Update/ reset</td>
</tr>
<tr>
<td>0 sw</td>
<td>sw</td>
<td>-</td>
<td>sw</td>
<td>sw</td>
</tr>
<tr>
<td>1 tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim1_trgo</td>
</tr>
<tr>
<td>2 tim7_trgo</td>
<td>tim7_trgo</td>
<td>tim7_trgo</td>
<td>tim7_trgo</td>
<td>tim7_trgo</td>
</tr>
<tr>
<td>3 tim15_trgo</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
</tr>
<tr>
<td>4 tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
</tr>
<tr>
<td>5 tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
</tr>
<tr>
<td>6 exti9</td>
<td>exti9</td>
<td>exti9</td>
<td>exti9</td>
<td>exti9</td>
</tr>
<tr>
<td>7 tim6_trgo</td>
<td>tim6_trgo</td>
<td>tim6_trgo</td>
<td>tim6_trgo</td>
<td>tim6_trgo</td>
</tr>
<tr>
<td>8 tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
</tr>
<tr>
<td>9 hrtim_dac_reset_trg1</td>
<td>hrtim_step_trig1</td>
<td>hrtim_dac_reset_trg1</td>
<td>hrtim_step_trig1</td>
<td>hrtim_dac reset_trg1</td>
</tr>
<tr>
<td>10 hrtim_dac_reset_trg2</td>
<td>hrtim_step_trig2</td>
<td>hrtim_dac_reset_trg2</td>
<td>hrtim_step_trig2</td>
<td>hrtim_dac reset_trg2</td>
</tr>
<tr>
<td>11 hrtim_dac_reset_trg3</td>
<td>hrtim_step_trig3</td>
<td>hrtim_dac_reset_trg3</td>
<td>hrtim_step_trig3</td>
<td>hrtim_dac reset_trg3</td>
</tr>
</tbody>
</table>
Timers (TIMx, HRTIM) and EXTI can be used as triggering event to start a DAC conversion.

**Triggering signals**

The output (from timer) is on signal TIMx_TRGO directly connected to corresponding DAC inputs.

Selection of input triggers on DAC is provided in Section 22.4.7: DAC trigger selection (single and dual mode).

**Active power mode**

Run, Sleep, Low-power run, Low-power sleep.

### 11.3.5 From HSE, LSE, LSI, HSI16, MCO, RTC to timer (TIMx)

See please Table 75: Interconnect 4 and Table 73: Interconnect 2

External clocks (HSE, LSE), internal clocks (LSI, HSI16), microcontroller output clock (MCO), GPIO and RTC wakeup interrupt can be used as input to timer (TIMx).

This allows to calibrate the HSI16 and precisely measure the LSI oscillator frequency.

When Low Speed External (LSE) oscillator is used, no additional hardware connections are required.

This feature is described in Section 7.2.16: Internal/external clock measurement with TIM5/TIM15/TIM16/TIM17.

**Active power mode**

Run, Sleep, Low-power run, Low-power sleep.

---

**Table 66. Interconnect 20 (continued)**

<table>
<thead>
<tr>
<th>DAC trigger selection (TSELx[3:0], STRSTTRIG SELx[3:0])</th>
<th>DAC1</th>
<th>DAC2</th>
<th>DAC3</th>
<th>DAC4</th>
</tr>
</thead>
<tbody>
<tr>
<td>12 hrtim_dac_reset_trg4</td>
<td>hrtim_step_trig4</td>
<td>hrtim_dac_reset_trg4</td>
<td>hrtim_step_trig4</td>
<td>hrtim_dac_reset_trg4</td>
</tr>
<tr>
<td>13 hrtim_dac_reset_trg5</td>
<td>hrtim_step_trig5</td>
<td>hrtim_dac_reset_trg5</td>
<td>hrtim_step_trig5</td>
<td>hrtim_dac_reset_trg5</td>
</tr>
<tr>
<td>14 hrtim_dac_reset_trg6</td>
<td>hrtim_step_trig6</td>
<td>hrtim_dac_reset_trg6</td>
<td>hrtim_step_trig6</td>
<td>hrtim_dac_reset_trg6</td>
</tr>
<tr>
<td>15 hrtim_dac_trig1</td>
<td>-</td>
<td>hrtim_dac_trig2</td>
<td>-</td>
<td>hrtim_dac_trig3</td>
</tr>
</tbody>
</table>
11.3.6 From RTC, COMPx to low-power timer (LPTIM1)

Table 67. Interconnect 17

<table>
<thead>
<tr>
<th>LPTIM trigger input signal (TRIGSEL[3:0])</th>
<th>LPTIM1 trigger source assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>lptim1_ext_trig0</td>
<td>LPTIM1_ETR</td>
</tr>
<tr>
<td>lptim1_ext_trig1</td>
<td>rtc_aira_trg</td>
</tr>
<tr>
<td>lptim1_ext_trig2</td>
<td>rtc_alrb_trg</td>
</tr>
<tr>
<td>lptim1_ext_trig3</td>
<td>RTC_TAMP1</td>
</tr>
<tr>
<td>lptim1_ext_trig4</td>
<td>RTC_TAMP2</td>
</tr>
<tr>
<td>lptim1_ext_trig5</td>
<td>RTC_TAMP3</td>
</tr>
<tr>
<td>lptim1_ext_trig6</td>
<td>comp1_out</td>
</tr>
<tr>
<td>lptim1_ext_trig7</td>
<td>comp2_out</td>
</tr>
<tr>
<td>lptim1_ext_trig8</td>
<td>comp3_out</td>
</tr>
<tr>
<td>lptim1_ext_trig9</td>
<td>comp4_out</td>
</tr>
<tr>
<td>lptim1_ext_trig10</td>
<td>comp5_out</td>
</tr>
<tr>
<td>lptim1_ext_trig11</td>
<td>comp6_out</td>
</tr>
<tr>
<td>lptim1_ext_trig12</td>
<td>comp7_out</td>
</tr>
</tbody>
</table>

RTC alarm A/B, RTC_TAMP1/2/3 input detection, COMPx_OUT can be used as trigger to start LPTIM counters (LPTIM1).

Triggering signals

This trigger feature is described in Section 32.4.6: Trigger multiplexer (and following sections).

The input selection is described in Table 312: LPTIM1 external trigger connection.

Active power mode

Run, Sleep, Low-power run, Low-power sleep, Stop 0, Stop 1.
11.3.7 From timer (TIMx) to comparators (COMPx)

Timers (TIMx) can be used as blanking window to COMPx (x = 1...7)

The blanking function is described in Section 24.3.6: COMP output blanking.

The blanking sources are given in comparators control and status register (COMP_CxCSR) bits BLANKSEL[2:0].

**Triggering signals**

Timer output signal TIMx_Ocx are the inputs to blanking source of COMPx.

**Active power mode**

Run, Sleep, Low-power run, Low-power sleep.

11.3.8 From internal analog source to ADC (ADCx), comparator (COMPx) and OPAMP (OPAMPx)

*Table 69* provides the ADC channels mapping on GPIOs or internal connections to temperature sensor (VTS), internal reference voltage VREFINT, VBAT/3 or opampxint_vout.

![Table 68. Interconnect 15](image)

<table>
<thead>
<tr>
<th>Comparator blanking signal BLANKSEL[2:0]</th>
<th>Comparator blanking source assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMP1</td>
<td>COMP2</td>
</tr>
<tr>
<td>1 tim1_oc5</td>
<td>tim1_oc5</td>
</tr>
<tr>
<td>2 tim2_oc3</td>
<td>tim2_oc3</td>
</tr>
<tr>
<td>3 tim3_oc3</td>
<td>tim3_oc3</td>
</tr>
<tr>
<td>4 tim8_oc5</td>
<td>tim8_oc5</td>
</tr>
<tr>
<td>5 tim20_oc5</td>
<td>tim20_oc5</td>
</tr>
<tr>
<td>6 tim15_oc1</td>
<td>tim15_oc1</td>
</tr>
<tr>
<td>7 tim4_oc3</td>
<td>tim4_oc3</td>
</tr>
</tbody>
</table>

*Table 69. Interconnect 21*

<table>
<thead>
<tr>
<th>ADC channel number</th>
<th>ADC1</th>
<th>ADC2</th>
<th>ADC3</th>
<th>ADC4</th>
<th>ADC5</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>IN1</td>
<td>PA0</td>
<td>PA0</td>
<td>PB1/OPAMP3_VOUT</td>
<td>PE14</td>
<td>PA8/OPAMP5_VOUT</td>
</tr>
<tr>
<td>IN2</td>
<td>PA1</td>
<td>PA1</td>
<td>PE9</td>
<td>PE15</td>
<td>PA9</td>
</tr>
<tr>
<td>IN3</td>
<td>PA2/OPAMP1_VOUT</td>
<td>PA6/OPAMP2_VOUT</td>
<td>PE13</td>
<td>PB12/OPAMP4_VOUT</td>
<td>opamp5_int_vout(1)</td>
</tr>
<tr>
<td>IN4</td>
<td>PA3</td>
<td>PA7</td>
<td>PE7</td>
<td>PB14</td>
<td>Temp sensor</td>
</tr>
</tbody>
</table>
The DAC outputs are available on GPIOs or can be internally connected to comparators and operational amplifiers.

### Table 69. Interconnect 21 (continued)

<table>
<thead>
<tr>
<th>ADC channel number</th>
<th>ADC channel source assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ADC1</td>
</tr>
<tr>
<td>IN5</td>
<td>PB14</td>
</tr>
<tr>
<td>IN6</td>
<td>PC0</td>
</tr>
<tr>
<td>IN7</td>
<td>PC1</td>
</tr>
<tr>
<td>IN8</td>
<td>PC2</td>
</tr>
<tr>
<td>IN9</td>
<td>PC3</td>
</tr>
<tr>
<td>IN10</td>
<td>PF0</td>
</tr>
<tr>
<td>IN11</td>
<td>PB12/OPAMP4_VOUT</td>
</tr>
<tr>
<td>IN12</td>
<td>PB1/OPAMP3_VOUT</td>
</tr>
<tr>
<td>IN13</td>
<td>opamp1_int_vout(1)</td>
</tr>
<tr>
<td>IN14</td>
<td>PB11/OPAMP6_VOUT</td>
</tr>
<tr>
<td>IN15</td>
<td>PB0</td>
</tr>
<tr>
<td>IN16</td>
<td>Temp sensor</td>
</tr>
<tr>
<td>IN17</td>
<td>V_{BAT/3}</td>
</tr>
<tr>
<td>IN18</td>
<td>V_{REFINT}</td>
</tr>
</tbody>
</table>

1. Internal OPAMP output connected directly to ADC input only (no available externally on a pin).
2. For Category 3 devices only.
3. For Category 4 devices only.

### Table 70. Interconnect 22

<table>
<thead>
<tr>
<th>Destination</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DAC1</td>
</tr>
<tr>
<td></td>
<td>CH1</td>
</tr>
<tr>
<td>GPIO</td>
<td>PA4</td>
</tr>
<tr>
<td>COMP1</td>
<td>x</td>
</tr>
<tr>
<td>COMP2</td>
<td>-</td>
</tr>
</tbody>
</table>
### Table 70. Interconnect 22 (continued)

<table>
<thead>
<tr>
<th>Destination</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DAC1</td>
</tr>
<tr>
<td></td>
<td>CH1</td>
</tr>
<tr>
<td>COMP3</td>
<td>x</td>
</tr>
<tr>
<td>COMP4</td>
<td>x</td>
</tr>
<tr>
<td>COMP5</td>
<td>-</td>
</tr>
<tr>
<td>COMP6</td>
<td>-</td>
</tr>
<tr>
<td>COMP7</td>
<td>-</td>
</tr>
<tr>
<td>OPAMP1</td>
<td>-</td>
</tr>
<tr>
<td>OPAMP2</td>
<td>-</td>
</tr>
<tr>
<td>OPAMP3</td>
<td>-</td>
</tr>
<tr>
<td>OPAMP4</td>
<td>-</td>
</tr>
<tr>
<td>OPAMP5</td>
<td>-</td>
</tr>
<tr>
<td>OPAMP6</td>
<td>-</td>
</tr>
</tbody>
</table>

### Table 71. Interconnect 23

<table>
<thead>
<tr>
<th>Comparator</th>
<th>Comparator input/output signals</th>
<th>GPIO</th>
<th>DAC output(^{(1)})</th>
<th>VREFINT scaler</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMP1</td>
<td>INP PA1 PB1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>INM PA0 PA4</td>
<td>-</td>
<td>-</td>
<td>DAC1_ CH1 PA4</td>
</tr>
<tr>
<td></td>
<td>OUT PA0 PF4 PA6 PA11 PB8</td>
<td>-</td>
<td>-</td>
<td>DAC1_ CH1 PA4</td>
</tr>
<tr>
<td>COMP2</td>
<td>INP PA3 PA7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>INM PA2 PA5</td>
<td>-</td>
<td>-</td>
<td>DAC1_ CH2 PA5</td>
</tr>
<tr>
<td></td>
<td>OUT PA2 PA7 PA12 PB9</td>
<td>-</td>
<td>-</td>
<td>DAC1_ CH2 PA5</td>
</tr>
<tr>
<td>COMP3</td>
<td>INP PC1 PA0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>INM PC0 PF1</td>
<td>-</td>
<td>-</td>
<td>DAC1_ CH1 PA4</td>
</tr>
<tr>
<td></td>
<td>OUT PC2 PB7 PB15</td>
<td>-</td>
<td>-</td>
<td>DAC1_ CH1 PA4</td>
</tr>
</tbody>
</table>
Table 71. Interconnect 23 (continued)

<table>
<thead>
<tr>
<th>Comparator input/output signals</th>
<th>Comparators input/output signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>GPIO</td>
</tr>
<tr>
<td>COMP4</td>
<td>INP PB0 PE7</td>
</tr>
<tr>
<td></td>
<td>INM PB2 PE8</td>
</tr>
<tr>
<td></td>
<td>OUT PB1 PB6 PB14</td>
</tr>
<tr>
<td>COMP5</td>
<td>INP PD12 PB13</td>
</tr>
<tr>
<td></td>
<td>INM PD13 PB10</td>
</tr>
<tr>
<td></td>
<td>OUT PC7 PA9</td>
</tr>
<tr>
<td>COMP6</td>
<td>INP PD11 PB11</td>
</tr>
<tr>
<td></td>
<td>INM PD10 PB15</td>
</tr>
<tr>
<td></td>
<td>OUT PC6 PA10</td>
</tr>
<tr>
<td>COMP7</td>
<td>INP PD14 PB14</td>
</tr>
<tr>
<td></td>
<td>INM PD15 PB12</td>
</tr>
<tr>
<td></td>
<td>OUT PC8 PA8</td>
</tr>
</tbody>
</table>

1. It is an internal connection.

Table 72. Interconnect 24

<table>
<thead>
<tr>
<th>Operational amplifier input/output signals</th>
<th>Operational amplifier input/output signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>GPIO</td>
</tr>
<tr>
<td>OPAMP1</td>
<td>VINP PA1</td>
</tr>
<tr>
<td></td>
<td>VINM PA3</td>
</tr>
<tr>
<td></td>
<td>VOUT PA2</td>
</tr>
<tr>
<td>OPAMP2</td>
<td>VINP PA7</td>
</tr>
<tr>
<td></td>
<td>VINM PA5</td>
</tr>
<tr>
<td></td>
<td>VOUT PA6</td>
</tr>
<tr>
<td>OPAMP3</td>
<td>VINP PB0</td>
</tr>
<tr>
<td></td>
<td>VINM PB2</td>
</tr>
<tr>
<td></td>
<td>VOUT PB1</td>
</tr>
</tbody>
</table>
Active power mode

Run, Sleep, Low-power run, Low-power sleep.

11.3.9 From comparators (COMPx) to timers (TIMx, HRTIM)

Comparators (COMPx) output values can be connected to:
- Timers (TIMx) input captures or TIMx_ETR signals or TIMx_OCREFCLR signals.
- hrtim_eevx[4:1] and hrtim_in_fltx[4:1]

Comparators (COMPx) output values can also generate break input signals for timers (TIMx) see Section 30.3.17: Bidirectional break inputs.

Table 73. Interconnect 2

<table>
<thead>
<tr>
<th>Timer external trigger input signal</th>
<th>TIM1</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
<th>TIM8</th>
<th>TIM20</th>
</tr>
</thead>
<tbody>
<tr>
<td>timx_etr0</td>
<td>TIM1_ETR</td>
<td>TIM2_ETR</td>
<td>TIM3_ETR</td>
<td>TIM4_ETR</td>
<td>TIM5_ETR</td>
<td>TIM8_ETR</td>
<td>TIM20_ETR</td>
</tr>
<tr>
<td>timx_etr1</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>timx_etr2</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>timx_etr3</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>timx_etr4</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>timx_etr5</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
</tbody>
</table>
### Table 73. Interconnect 2 (continued)

<table>
<thead>
<tr>
<th>Timer external trigger input signal</th>
<th>Timer external trigger signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>timx_etr6</td>
<td>comp6_out comp6_out comp6_out comp6_out comp6_out comp6_out</td>
</tr>
<tr>
<td>timx_etr7</td>
<td>comp7_out comp7_out comp7_out comp7_out comp7_out comp7_out</td>
</tr>
<tr>
<td>timx_etr8</td>
<td>adc1_awd1 tim3_etr tim2_etr tim3_etr tim2_etr adc2_awd1 adc3_awd1</td>
</tr>
<tr>
<td>timx_etr9</td>
<td>adc1_awd2 tim4_etr tim4_etr tim5_etr tim3_etr adc2_awd2 adc3_awd2</td>
</tr>
<tr>
<td>timx_etr10</td>
<td>adc1_awd3 tim5_etr - - - adc2_awd3 adc3_awd3</td>
</tr>
<tr>
<td>timx_etr11</td>
<td>adc4_awd1 lse_css_out adc2_awd1 - - adc3_awd1 adc5_awd1</td>
</tr>
<tr>
<td>timx_etr12</td>
<td>adc4_awd2 - adc2_awd2 - - adc3_awd2 adc5_awd2</td>
</tr>
<tr>
<td>timx_etr13</td>
<td>adc4_awd3 - adc2_awd3 - - adc3_awd3 adc5_awd3</td>
</tr>
</tbody>
</table>

### Table 74. Interconnect 3

<table>
<thead>
<tr>
<th>Timer OCREF clear signal</th>
<th>Timer OCREF clear signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>timx_ocref_clr0</td>
<td>comp1_out comp1_out comp1_out comp1_out comp1_out comp1_out comp1_out</td>
</tr>
<tr>
<td>timx_ocref_clr1</td>
<td>comp2_out comp2_out comp2_out comp2_out comp2_out comp2_out comp2_out</td>
</tr>
<tr>
<td>timx_ocref_clr2</td>
<td>comp3_out comp3_out comp3_out comp3_out comp3_out comp3_out comp3_out</td>
</tr>
<tr>
<td>timx_ocref_clr3</td>
<td>comp4_out comp4_out comp4_out comp4_out comp4_out comp4_out comp4_out</td>
</tr>
<tr>
<td>timx_ocref_clr4</td>
<td>comp5_out comp5_out comp5_out comp5_out comp5_out comp5_out comp5_out</td>
</tr>
<tr>
<td>timx_ocref_clr5</td>
<td>comp6_out comp6_out comp6_out comp6_out comp6_out comp6_out comp6_out</td>
</tr>
<tr>
<td>timx_ocref_clr6</td>
<td>comp7_out comp7_out comp7_out comp7_out comp7_out comp7_out comp7_out</td>
</tr>
</tbody>
</table>
Table 75. Interconnect 4

<table>
<thead>
<tr>
<th>Timer T1 input signal</th>
<th>Timer T1 signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM1</td>
</tr>
<tr>
<td>timx_t1_in0</td>
<td>T1M1 external T11 input pins</td>
</tr>
<tr>
<td></td>
<td>comp1_</td>
</tr>
<tr>
<td>timx_t1_in1</td>
<td>comp2_</td>
</tr>
<tr>
<td>timx_t1_in2</td>
<td>comp3_</td>
</tr>
<tr>
<td>timx_t1_in3</td>
<td>comp4_</td>
</tr>
<tr>
<td>timx_t1_in4</td>
<td></td>
</tr>
<tr>
<td>timx_t1_in5</td>
<td></td>
</tr>
<tr>
<td>timx_t1_in6</td>
<td></td>
</tr>
<tr>
<td>timx_t1_in7</td>
<td></td>
</tr>
<tr>
<td>timx_t1_in8</td>
<td></td>
</tr>
<tr>
<td>timx_t1_in9</td>
<td></td>
</tr>
<tr>
<td>timx_t1_in10</td>
<td></td>
</tr>
</tbody>
</table>
### Table 76. Interconnect 5

<table>
<thead>
<tr>
<th>Timer TI2 input</th>
<th>Timer TI2 signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>signal</td>
<td>TIM1</td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in0</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in1</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in2</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in3</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in4</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in5</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in6</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti2_in7</td>
<td></td>
</tr>
</tbody>
</table>

### Table 77. Interconnect 6

<table>
<thead>
<tr>
<th>Timer TI3 input</th>
<th>Timer TI3 signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>signal</td>
<td>TIM1</td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti3_in0</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti3_in1</td>
<td></td>
</tr>
</tbody>
</table>

### Table 78. Interconnect 7

<table>
<thead>
<tr>
<th>Timer TI4 input</th>
<th>Timer TI4 signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>signal</td>
<td>TIM1</td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti4_in0</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti4_in1</td>
<td></td>
</tr>
<tr>
<td>timx_</td>
<td></td>
</tr>
<tr>
<td>ti4_in2</td>
<td></td>
</tr>
</tbody>
</table>
The timer break input features two channels:

- A break channel which gathers both application fault (from input pins and built-in comparators) and system-level fault (clock failure, parity error, ...).
- A break2 channel which only includes application faults (from input pins and built-in comparators).

Refer to Table 79, Table 80 and Table 83.

**Table 79. Interconnect 8**

<table>
<thead>
<tr>
<th>Timer break signals assignment</th>
<th>TIM1 break (tim1_bk)</th>
<th>TIM8 break (tim8_bk)</th>
<th>TIM15 break (tim15_bk)</th>
<th>TIM16 break (tim16_bk)</th>
<th>TIM17 break (tim17_bk)</th>
<th>TIM20 break (tim20_bk)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM1_BKIN pin</td>
<td>TIM8_BKIN pin</td>
<td>TIM15_BKIN pin</td>
<td>TIM16_BKIN pin</td>
<td>TIM17_BKIN pin</td>
<td>TIM20_BKIN pin</td>
<td></td>
</tr>
<tr>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td></td>
</tr>
<tr>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td></td>
</tr>
<tr>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td></td>
</tr>
<tr>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td></td>
</tr>
<tr>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td></td>
</tr>
<tr>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td></td>
</tr>
<tr>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td></td>
</tr>
</tbody>
</table>

**Table 80. Interconnect 9**

<table>
<thead>
<tr>
<th>Timer break2 signals assignment</th>
<th>TIM1 break2 (tim1_bk2)</th>
<th>TIM8 break2 (tim8_bk2)</th>
<th>TIM20 break2 (tim20_bk2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM1_BKIN2 pin</td>
<td>TIM8_BKIN2 pin</td>
<td>TIM20_BKIN2 pin</td>
<td></td>
</tr>
<tr>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td></td>
</tr>
<tr>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td></td>
</tr>
<tr>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td></td>
</tr>
<tr>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td></td>
</tr>
<tr>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td></td>
</tr>
<tr>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td></td>
</tr>
<tr>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td></td>
</tr>
</tbody>
</table>
Table 81. Interconnect 10

<table>
<thead>
<tr>
<th>HRTIM external event input signal</th>
<th>HRTIM external event signal assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EExSRC[1:0]=0 (from GPIO pin)</td>
</tr>
<tr>
<td>hrtim_eev1[4:1]</td>
<td>HRTIM_EEV1</td>
</tr>
<tr>
<td>hrtim_eev2[4:1]</td>
<td>HRTIM_EEV2</td>
</tr>
<tr>
<td>hrtim_eev3[4:1]</td>
<td>HRTIM_EEV3</td>
</tr>
<tr>
<td>hrtim_eev4[4:1]</td>
<td>HRTIM_EEV4</td>
</tr>
<tr>
<td>hrtim_eev5[4:1]</td>
<td>HRTIM_EEV5</td>
</tr>
<tr>
<td>hrtim_eev6[4:1]</td>
<td>HRTIM_EEV6</td>
</tr>
<tr>
<td>hrtim_eev7[4:1]</td>
<td>HRTIM_EEV7</td>
</tr>
<tr>
<td>hrtim_eev8[4:1]</td>
<td>HRTIM_EEV8</td>
</tr>
<tr>
<td>hrtim_eev9[4:1]</td>
<td>HRTIM_EEV9</td>
</tr>
<tr>
<td>hrtim_eev10[4:1]</td>
<td>HRTIM_EEV10</td>
</tr>
</tbody>
</table>

Table 82. Interconnect 11

<table>
<thead>
<tr>
<th>Fault channel</th>
<th>External Input FLTxSRC[1:0] = 00</th>
<th>On-chip source FLTxSRC[1:0] = 01</th>
<th>External Input FLTxSRC[1:0] = 10</th>
<th>On-chip source FLTxSRC[1:0] = 11</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_flt1[4:1]</td>
<td>HRTIM_FLT1</td>
<td>comp2_out</td>
<td>EEV1_muxout</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_flt2[4:1]</td>
<td>HRTIM_FLT2</td>
<td>comp4_out</td>
<td>EEV2_muxout</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_flt3[4:1]</td>
<td>HRTIM_FLT3</td>
<td>comp6_out</td>
<td>EEV3_muxout</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_flt4[4:1]</td>
<td>HRTIM_FLT4</td>
<td>comp1_out</td>
<td>EEV4_muxout</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_flt5[4:1]</td>
<td>HRTIM_FLT5</td>
<td>comp3_out</td>
<td>EEV5_muxout</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_flt6[4:1]</td>
<td>HRTIM_FLT6</td>
<td>comp5_out</td>
<td>EEV6_muxout</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Active power mode

Run, Sleep, Low-power run, Low-power sleep.
11.3.10 From system errors to timers (TIMx) and HRTIM

TIMx (TIM1/TIM8/TIM20/TIM15/TIM16/TIM17) break inputs and HRTIM system fault input gather MCU internal fault events coming from:
- the clock failure event generated by the clock security system (CSS),
- the PVD output,
- the SRAM parity error signal,
- the Cortex-M4 LOCKUP (Hardfault) output
- Flash ECC double error detection

The purpose of the break function is to protect power switches driven by PWM signals generated by the timers.

The functionality is described in:
- Section 28.3.18: Using the break function (TIM1/TIM8/TIM20)
- Section 30.4.15: Using the break function (TIM15/TIM16/TIM17/TIM20)

Active power mode
Run, Sleep, Low-power run, Low-power sleep.

<table>
<thead>
<tr>
<th>System error signal source</th>
<th>TIM1</th>
<th>TIM8</th>
<th>TIM15</th>
<th>TIM16</th>
<th>TIM17</th>
<th>TIM20</th>
<th>HRTIM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash ECC error</td>
<td>tim1_bk</td>
<td>tim8_bk</td>
<td>tim15_bk</td>
<td>tim16_bk</td>
<td>tim17_bk</td>
<td>tim20_bk</td>
<td>hrtim_sysflt</td>
</tr>
<tr>
<td>PVD output</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM1/CCM SRAM parity</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cortex®-M4 Lockup (hardfault)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock security system (CSS)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

11.3.11 From timers (TIM16/TIM17) to IRTIM

Table 84. Interconnect 16

<table>
<thead>
<tr>
<th>IRTIM control signal</th>
<th>IRTIM control signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>modulation envelope signal</td>
<td>tim16_oc1</td>
</tr>
<tr>
<td>carrier signal</td>
<td>tim17_oc1</td>
</tr>
</tbody>
</table>

General-purpose timer (TIM16/TIM17) output channel TIMx_OC1 are used to generate the waveform of infrared signal output.

The functionality is described in Section 33: Infrared interface (IRTIM).

Active power mode
Run, Sleep, Low-power run, Low-power sleep.
12 Direct memory access controller (DMA)

12.1 Introduction

The direct memory access (DMA) controller is a bus master and system peripheral.

The DMA is used to perform programmable data transfers between memory-mapped peripherals and/or memories, upon the control of an off-loaded CPU.

The DMA controller features a single AHB master architecture.

There are two instances of DMA, DMA1 and DMA2 (See Table 85: DMA1 and DMA2 implementation for number of supported channels).

Each channel is dedicated to managing memory access requests from one or more peripherals. Each DMA includes an arbiter for handling the priority between DMA requests.

12.2 DMA main features

- Single AHB master
- Peripheral-to-memory, memory-to-peripheral, memory-to-memory and peripheral-to-peripheral data transfers
- Access, as source and destination, to on-chip memory-mapped devices such as flash memory, SRAM, and AHB and APB peripherals
- All DMA channels independently configurable:
  - Each channel is associated either with a DMA request signal coming from a peripheral, or with a software trigger in memory-to-memory transfers. This configuration is done by software.
  - Priority between the requests is programmable by software (four levels per channel: very high, high, medium, low) and by hardware in case of equality (such as request to channel 1 has priority over request to channel 2).
  - Transfer size of source and destination are independent (byte, half-word, word), emulating packing and unpacking. Source and destination addresses must be aligned on the data size.
  - Support of transfers from/to peripherals to/from memory with circular buffer management
  - Programmable number of data to be transferred: 0 to $2^{16} - 1$
- Generation of an interrupt request per channel. Each interrupt request is caused from any of the three DMA events: transfer complete, half transfer, or transfer error.
12.3 DMA implementation

12.3.1 DMA1 and DMA2

DMA1 and DMA2 are implemented with the hardware configuration parameters shown in the table below.

Table 85. DMA1 and DMA2 implementation

<table>
<thead>
<tr>
<th>Feature</th>
<th>DMA1</th>
<th>DMA2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of channels</td>
<td>Category 2 devices(^{(1)})</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Category 3 devices(^{(1)})</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>Category 4 devices(^{(1)})</td>
<td>8</td>
</tr>
</tbody>
</table>

1. See Table 1: STM32G4 series memory density.

12.3.2 DMA request mapping

The DMA controller is connected to DMA requests from the AHB/APB peripherals through the DMAMUX peripheral.

For the mapping of the different requests, refer to the DMAMUX section.
12.4 DMA functional description

12.4.1 DMA block diagram

The DMA block diagram is shown in the figure below.

Figure 31. DMA block diagram
Note: See Figure 31: DMA block diagram for feature implementation.

The DMA controller performs direct memory transfer by sharing the AHB system bus with other system masters. The bus matrix implements round-robin scheduling. DMA requests may stop the CPU access to the system bus for a number of bus cycles, when CPU and DMA target the same destination (memory or peripheral).

According to its configuration through the AHB slave interface, the DMA controller arbitrates between the DMA channels and their associated received requests. The DMA controller also schedules the DMA data transfers over the single AHB port master.

The DMA controller generates an interrupt per channel to the interrupt controller.

12.4.2 DMA pins and internal signals

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dma_req[x]</td>
<td>Input</td>
<td>DMA channel x request</td>
</tr>
<tr>
<td>dma_ack[x]</td>
<td>Output</td>
<td>DMA channel x acknowledge</td>
</tr>
<tr>
<td>dma_it[x]</td>
<td>Output</td>
<td>DMA channel x interrupt</td>
</tr>
</tbody>
</table>

12.4.3 DMA transfers

The software configures the DMA controller at channel level, in order to perform a block transfer, composed of a sequence of AHB bus transfers.

A DMA block transfer may be requested from a peripheral, or triggered by the software in case of memory-to-memory transfer.

After an event, the following steps of a single DMA transfer occur:
1. The peripheral sends a single DMA request signal to the DMA controller.
2. The DMA controller serves the request, depending on the priority of the channel associated to this peripheral request.
3. As soon as the DMA controller grants the peripheral, an acknowledge is sent to the peripheral by the DMA controller.
4. The peripheral releases its request as soon as it gets the acknowledge from the DMA controller.
5. Once the request is de-asserted by the peripheral, the DMA controller releases the acknowledge.

The peripheral may order a further single request and initiate another single DMA transfer.

The request/acknowledge protocol is used when a peripheral is either the source or the destination of the transfer. For example, in case of memory-to-peripheral transfer, the peripheral initiates the transfer by driving its single request signal to the DMA controller. The DMA controller reads then a single data in the memory and writes this data to the peripheral.

For a given channel x, a DMA block transfer consists of a repeated sequence of:
- a single DMA transfer, encapsulating two AHB transfers of a single data, over the DMA AHB bus master:
  - a single data read (byte, half-word, or word) from the peripheral data register or a location in the memory, addressed through an internal current peripheral/memory
address register.
The start address used for the first single transfer is the base address of the peripheral or memory, and is programmed in the DMA_CPARx or DMA_CMARx register.

- a single data write (byte, half-word, or word) to the peripheral data register or a location in the memory, addressed through an internal current peripheral/memory address register.

The start address used for the first transfer is the base address of the peripheral or memory, and is programmed in the DMA_CPARx or DMA_CMARx register.

- post-decrementing of the programmed DMA_CNDTRx register

This register contains the remaining number of data items to transfer (number of AHB 'read followed by write' transfers).

This sequence is repeated until DMA_CNDTRx is null.

Note: The AHB master bus source/destination address must be aligned with the programmed size of the transferred single data to the source/destination.

12.4.4 DMA arbitration

The DMA arbiter manages the priority between the different channels.

When an active channel x is granted by the arbiter (hardware requested or software triggered), a single DMA transfer is issued (such as a AHB 'read followed by write' transfer of a single data). Then, the arbiter considers again the set of active channels and selects the one with the highest priority.

The priorities are managed in two stages:

- software: priority of each channel is configured in the DMA_CCRx register, to one of the four different levels:
  - very high
  - high
  - medium
  - low

- hardware: if two requests have the same software priority level, the channel with the lowest index gets priority. For example, channel 2 gets priority over channel 4.

When a channel x is programmed for a block transfer in memory-to-memory mode, re arbitration is considered between each single DMA transfer of this channel x. Whenever there is another concurrent active requested channel, the DMA arbiter automatically alternates and grants the other highest-priority requested channel, which may be of lower priority than the memory-to-memory channel.

12.4.5 DMA channels

Each channel may handle a DMA transfer between a peripheral register located at a fixed address, and a memory address. The amount of data items to transfer is programmable. The register that contains the amount of data items to transfer is decremented after each transfer.

A DMA channel is programmed at block transfer level.
Programmable data sizes

The transfer sizes of a single data (byte, half-word, or word) to the peripheral and memory are programmable through, respectively, the PSIZE[1:0] and MSIZE[1:0] fields of the DMA_CCRx register.

Pointer incrementation

The peripheral and memory pointers may be automatically incremented after each transfer, depending on the PINC and MINC bits of the DMA_CCRx register.

If the incremented mode is enabled (PINC or MINC set to 1), the address of the next transfer is the address of the previous one incremented by 1, 2 or 4, depending on the data size defined in PSIZE[1:0] or MSIZE[1:0]. The first transfer address is the one programmed in the DMA_CPARx or DMA_CMARx register. During transfers, these registers keep the initially programmed value. The current transfer addresses (in the current internal peripheral/memory address register) are not accessible by software.

If the channel x is configured in non-circular mode, no DMA request is served after the last data transfer (once the number of single data to transfer reaches zero). The DMA channel must be disabled in order to reload a new number of data items into the DMA_CNDTRx register.

Note: If the channel x is disabled, the DMA registers are not reset. The DMA channel registers (DMA_CCRx, DMA_CPARx and DMA_CMARx) retain the initial values programmed during the channel configuration phase.

In circular mode, after the last data transfer, the DMA_CNDTRx register is automatically reloaded with the initially programmed value. The current internal address registers are reloaded with the base address values from the DMA_CPARx and DMA_CMARx registers.

Channel configuration procedure

The following sequence is needed to configure a DMA channel x:

1. Set the peripheral register address in the DMA_CPARx register.
   The data is moved from/to this address to/from the memory after the peripheral event, or after the channel is enabled in memory-to-memory mode.
2. Set the memory address in the DMA_CMARx register.
   The data is written to/read from the memory after the peripheral event or after the channel is enabled in memory-to-memory mode.
3. Configure the total number of data to transfer in the DMA_CNDTRx register.
   After each data transfer, this value is decremented.
4. Configure the parameters listed below in the DMA_CCRx register:
   – the channel priority
   – the data transfer direction
   – the circular mode
   – the peripheral and memory incremented mode
   – the peripheral and memory data size
   – the interrupt enable at half and/or full transfer and/or transfer error
5. Activate the channel by setting the EN bit in the DMA_CCRx register.

A channel, as soon as enabled, may serve any DMA request from the peripheral connected to this channel, or may start a memory-to-memory block transfer.
Note: The two last steps of the channel configuration procedure may be merged into a single access to the DMA_CCRx register, to configure and enable the channel.

Channel state and disabling a channel

A channel x in the active state is an enabled channel (read DMA_CCRx.EN = 1). An active channel x is a channel that must have been enabled by the software (DMA_CCRx.EN set to 1) and afterwards with no occurred transfer error (DMA_ISR.TEIFx = 0). In case there is a transfer error, the channel is automatically disabled by hardware (DMA_CCRx.EN = 0).

The three following use cases may happen:

- Suspend and resume a channel
  This corresponds to the two following actions:
  - An active channel is disabled by software (writing DMA_CCRx.EN = 0 whereas DMA_CCRx.EN = 1).
  - The software enables the channel again (DMA_CCRx.EN set to 1) without reconfiguring the other channel registers (such as DMA_CNDTRx, DMA_CPARx and DMA_CMARx).

  This case is not supported by the DMA hardware, that does not guarantee that the remaining data transfers are performed correctly.

- Stop and abort a channel
  If the application does not need any more the channel, this active channel can be disabled by software. The channel is stopped and aborted but the DMA_CNDTRx register content may not correctly reflect the remaining data transfers versus the aborted source and destination buffer/registry.

- Abort and restart a channel
  This corresponds to the software sequence: disable an active channel, then reconfigure the channel and enable it again.

  This is supported by the hardware if the following conditions are met:
  - The application guarantees that, when the software is disabling the channel, a DMA data transfer is not occurring at the same time over its master port. For example, the application can first disable the peripheral in DMA mode, in order to ensure that there is no pending hardware DMA request from this peripheral.
  - The software must operate separated write accesses to the same DMA_CCRx register: First disable the channel. Second reconfigure the channel for a next block transfer including the DMA_CCRx if a configuration change is needed. There are read-only DMA_CCRx register fields when DMA_CCRx.EN=1. Finally enable again the channel.

  When a channel transfer error occurs, the EN bit of the DMA_CCRx register is cleared by hardware. This EN bit cannot be set again by software to reactivate the channel x, until the TEIFx bit of the DMA_ISR register is set.

Circular mode (in memory-to-peripheral/peripheral-to-memory transfers)

The circular mode is available to handle circular buffers and continuous data flows (such as ADC scan mode). This feature is enabled using the CIRC bit in the DMA_CCRx register.

Note: The circular mode must not be used in memory-to-memory mode. Before enabling a channel in circular mode (CIRC = 1), the software must clear the MEM2MEM bit of the DMA_CCRx register. When the circular mode is activated, the amount of data to transfer is
automatically reloaded with the initial value programmed during the channel configuration phase, and the DMA requests continue to be served.

In order to stop a circular transfer, the software needs to stop the peripheral from generating DMA requests (such as quit the ADC scan mode), before disabling the DMA channel. The software must explicitly program the DMA_CNDTRx value before starting/enabling a transfer, and after having stopped a circular transfer.

**Memory-to-memory mode**

The DMA channels may operate without being triggered by a request from a peripheral. This mode is called memory-to-memory mode, and is initiated by software.

If the MEM2MEM bit in the DMA_CCRx register is set, the channel, if enabled, initiates transfers. The transfer stops once the DMA_CNDTRx register reaches zero.

**Note:** The memory-to-memory mode must not be used in circular mode. Before enabling a channel in memory-to-memory mode (MEM2MEM = 1), the software must clear the CIRC bit of the DMA_CCRx register.

**Peripheral-to-peripheral mode**

Any DMA channel can operate in peripheral-to-peripheral mode:

- when the hardware request from a peripheral is selected to trigger the DMA channel
  This peripheral is the DMA initiator and paces the data transfer from/to this peripheral to/from a register belonging to another memory-mapped peripheral (this one being not configured in DMA mode).
- when no peripheral request is selected and connected to the DMA channel
  The software configures a register-to-register transfer by setting the MEM2MEM bit of the DMA_CCRx register.

**Programming transfer direction, assigning source/destination**

The value of the DIR bit of the DMA_CCRx register sets the direction of the transfer, and consequently, it identifies the source and the destination, regardless the source/destination type (peripheral or memory):

- **DIR = 1** defines typically a memory-to-peripheral transfer. More generally, if DIR = 1:
  - The **source** attributes are defined by the DMA_MARx register, the MSIZE[1:0] field, and MINC bit of the DMA_CCRx register. Regardless of their usual naming, these ‘memory’ register, field, and bit are used to define the source peripheral in peripheral-to-peripheral mode.
  - The **destination** attributes are defined by the DMA_PARx register, the PSIZE[1:0] field and the PINC bit of the DMA_CCRx register. Regardless of their usual naming, these ‘peripheral’ register, field, and bit are used to define the destination memory in memory-to-memory mode.

- **DIR = 0** defines typically a peripheral-to-memory transfer. More generally, if DIR = 0:
  - The **source** attributes are defined by the DMA_PARx register, the PSIZE[1:0] field and the PINC bit of the DMA_CCRx register. Regardless of their usual naming, these ‘peripheral’ register, field, and bit are used to define the source memory in memory-to-memory mode.
  - The **destination** attributes are defined by the DMA_MARx register, the MSIZE[1:0] field and the MINC bit of the DMA_CCRx register.
Regardless of their usual naming, these 'memory' register, field and bit are used to define the destination peripheral in peripheral-to-peripheral mode.

### 12.4.6 DMA data width, alignment, and endianness

When PSIZE[1:0] and MSIZE[1:0] are not equal, the DMA controller performs some data alignments as described in the table below.

<table>
<thead>
<tr>
<th>Source port width (MSIZE if DIR = 1, else PSIZE)</th>
<th>Destination port width (PSIZE if DIR = 1, else MSIZE)</th>
<th>Source content: address / data (DMA_CMARx if DIR = 1, else DMA_CPARx)</th>
<th>Number of data items to transfer (NDT)</th>
<th>DMA transfers</th>
<th>Destination content: address / data (DMA_CPARx if DIR = 1, else DMA_CMARx)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>8</td>
<td>@0x0 / B0</td>
<td>4</td>
<td>1: read B0[7:0] then write B0[7:0] @0x0</td>
<td>@0x0 / B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x1 / B1</td>
<td></td>
<td>2: read B1[7:0] then write B1[7:0] @0x1</td>
<td>@0x1 / B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x2 / B2</td>
<td></td>
<td>3: read B2[7:0] then write B2[7:0] @0x2</td>
<td>@0x2 / B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x3 / B3</td>
<td></td>
<td>4: read B3[7:0] then write B3[7:0] @0x3</td>
<td>@0x3 / B3</td>
</tr>
<tr>
<td>8</td>
<td>16</td>
<td>@0x0 / B0</td>
<td>4</td>
<td>1: read B0[7:0] then write 00B0[15:0] @0x0</td>
<td>@0x0 / 00B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x1 / B1</td>
<td></td>
<td>2: read B1[7:0] then write 00B1[15:0] @0x2</td>
<td>@0x1 / 00B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x2 / B2</td>
<td></td>
<td>3: read B2[7:0] then write 00B2[15:0] @0x4</td>
<td>@0x2 / 00B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x3 / B3</td>
<td></td>
<td>4: read B3[7:0] then write 00B3[15:0] @0x6</td>
<td>@0x3 / 00B3</td>
</tr>
<tr>
<td>8</td>
<td>32</td>
<td>@0x0 / B0</td>
<td>4</td>
<td>1: read B0[7:0] then write 000000B0[31:0] @0x0</td>
<td>@0x0 / 000000B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x1 / B1</td>
<td></td>
<td>2: read B1[7:0] then write 000000B1[31:0] @0x4</td>
<td>@0x1 / 000000B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x2 / B2</td>
<td></td>
<td>3: read B2[7:0] then write 000000B2[31:0] @0x8</td>
<td>@0x2 / 000000B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x3 / B3</td>
<td></td>
<td>4: read B3[7:0] then write 000000B3[31:0] @0xC</td>
<td>@0x3 / 000000B3</td>
</tr>
<tr>
<td>16</td>
<td>8</td>
<td>@0x0 / B1B0</td>
<td>4</td>
<td>1: read B1B0[15:0] then write B1B0[15:0] @0x0</td>
<td>@0x0 / B1B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x1 / B3B2</td>
<td></td>
<td>2: read B3B2[15:0] then write B3B2[15:0] @0x2</td>
<td>@0x1 / B3B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x2 / B5B4</td>
<td></td>
<td>3: read B5B4[15:0] then write B5B4[15:0] @0x4</td>
<td>@0x2 / B5B4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x3 / B7B6</td>
<td></td>
<td>4: read B7B6[15:0] then write B7B6[15:0] @0x6</td>
<td>@0x3 / B7B6</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>@0x0 / B1B0</td>
<td>4</td>
<td>1: read B1B0[15:0] then write 0000B1B0[31:0] @0x0</td>
<td>@0x0 / 0000B1B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x1 / B3B2</td>
<td></td>
<td>2: read B3B2[15:0] then write 0000B3B2[31:0] @0x4</td>
<td>@0x1 / 0000B3B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x2 / B5B4</td>
<td></td>
<td>3: read B5B4[15:0] then write 0000B5B4[31:0] @0x8</td>
<td>@0x2 / 0000B5B4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x3 / B7B6</td>
<td></td>
<td>4: read B7B6[15:0] then write 0000B7B6[31:0] @0xC</td>
<td>@0x3 / 0000B7B6</td>
</tr>
<tr>
<td>32</td>
<td>8</td>
<td>@0x0 / B3B2B1B0</td>
<td>4</td>
<td>1: read B3B2B1B0[31:0] then write B0[7:0] @0x0</td>
<td>@0x0 / 0000B1B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x1 / B7B6B5B4</td>
<td></td>
<td>2: read B7B6B5B4[31:0] then write B4[7:0] @0x1</td>
<td>@0x1 / 0000B1B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x2 / BBAB9B8</td>
<td></td>
<td>3: read BBAB9B8[31:0] then write BBAB9B8[31:0] @0x4</td>
<td>@0x2 / BBAB9B8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x3 / BFEBEBDBC</td>
<td></td>
<td>4: read BFEBEBDBC[31:0] then write BFEBEBDBC[15:0] @0x6</td>
<td>@0x3 / BFEBEBDBC</td>
</tr>
<tr>
<td>32</td>
<td>16</td>
<td>@0x0 / B3B2B1B0</td>
<td>4</td>
<td>1: read B3B2B1B0[31:0] then write B3B2B1B0[31:0] @0x0</td>
<td>@0x0 / 0000B1B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x1 / B7B6B5B4</td>
<td></td>
<td>2: read B7B6B5B4[31:0] then write B7B6B5B4[31:0] @0x4</td>
<td>@0x1 / 0000B1B0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x2 / BBAB9B8</td>
<td></td>
<td>3: read BBAB9B8[31:0] then write BBAB9B8[31:0] @0x8</td>
<td>@0x2 / BBAB9B8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>@0x3 / BFEBEBDBC</td>
<td></td>
<td>4: read BFEBEBDBC[31:0] then write BFEBEBDBC[15:0] @0xC</td>
<td>@0x3 / BFEBEBDBC</td>
</tr>
</tbody>
</table>
Addressing AHB peripherals not supporting byte/half-word write transfers

When the DMA controller initiates an AHB byte or half-word write transfer, the data are duplicated on the unused lanes of the AHB master 32-bit data bus (HWDATA[31:0]).

When the AHB slave peripheral does not support byte or half-word write transfers and does not generate any error, the DMA controller writes the 32 HWDATA bits as shown in the two examples below:

- To write the half-word 0xABCD, the DMA controller sets the HWDATA bus to 0xABCDABCD with a half-word data size (HSIZE = HalfWord in the AHB master bus).
- To write the byte 0xAB, the DMA controller sets the HWDATA bus to 0xABABABAB with a byte data size (HSIZE = Byte in the AHB master bus).

Assuming the AHB/APB bridge is an AHB 32-bit slave peripheral that does not take into account the HSIZE data, any AHB byte or half-word transfer is changed into a 32-bit APB transfer as described below:

- An AHB byte write transfer of 0xB0 to one of the 0x0, 0x1, 0x2, or 0x3 addresses, is converted to an APB word write transfer of 0xB0B0B0B0 to the 0x0 address.
- An AHB half-word write transfer of 0xB1B0 to the 0x0 or 0x2 addresses is converted to an APB word write transfer of 0xB1B0B1B0 to the 0x0 address.

12.4.7 DMA error management

A DMA transfer error is generated when reading from or writing to a reserved address space. When a DMA transfer error occurs during a DMA read or write access, the faulty channel x is automatically disabled through a hardware clear of its EN bit in the corresponding DMA_CCRx register.

The TEIFx bit of the DMA_ISR register is set. An interrupt is then generated if the TEIE bit of the DMA_CCRx register is set.

The EN bit of the DMA_CCRx register cannot be set again by software (channel x reactivated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).

When the software is notified with a transfer error over a channel, which involves a peripheral, the software has first to stop this peripheral in DMA mode, in order to disable any pending or future DMA request. Then software may normally reconfigure both DMA and the peripheral in DMA mode for a new transfer.
12.5 DMA interrupts

An interrupt can be generated on a half transfer, transfer complete or transfer error for each DMA channel x. Separate interrupt enable bits are available for flexibility.

**Table 88. DMA interrupt requests**

<table>
<thead>
<tr>
<th>Interrupt request</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Interrupt enable bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel x interrupt</td>
<td>Half transfer on channel x</td>
<td>HTIFx</td>
<td>HTIEEx</td>
</tr>
<tr>
<td>Transfer complete on channel x</td>
<td>TCIFx</td>
<td>TCIEx</td>
<td></td>
</tr>
<tr>
<td>Transfer error on channel x</td>
<td>TEIFx</td>
<td>TEIEEx</td>
<td></td>
</tr>
<tr>
<td>Half transfer or transfer complete or transfer error on channel x</td>
<td>GIFx</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

12.6 DMA registers

Refer to Section 1.2 for a list of abbreviations used in register descriptions.

The DMA registers have to be accessed by words (32-bit).

*Note:* See Figure 31: DMA block diagram for feature implementation.

12.6.1 DMA interrupt status register (DMA_ISR)

Address offset: 0x00

Reset value: 0x0000 0000

Every status bit is cleared by hardware when the software sets the corresponding clear bit or the corresponding global clear bit CGIxF, in the DMA_IFCR register.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEIF8</td>
<td>HTIF8</td>
<td>TCIF8</td>
<td>GIF8</td>
<td>TEIF7</td>
<td>HTIF7</td>
<td>TCIF7</td>
<td>GIF7</td>
<td>TEIF6</td>
<td>HTIF6</td>
<td>TCIF6</td>
<td>GIF6</td>
<td>TEIF5</td>
<td>HTIF5</td>
<td>TCIF5</td>
<td>GIF5</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>TEIF4</td>
<td>HTIF4</td>
<td>TCIF4</td>
<td>GIF4</td>
<td>TEIF3</td>
<td>HTIF3</td>
<td>TCIF3</td>
<td>GIF3</td>
<td>TEIF2</td>
<td>HTIF2</td>
<td>TCIF2</td>
<td>GIF2</td>
<td>TEIF1</td>
<td>HTIF1</td>
<td>TCIF1</td>
<td>GIF1</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **TEIF8:** Transfer error (TE) flag for channel 8

0: No TE event
1: A TE event occurred.

Bit 30 **HTIF8:** Half transfer (HT) flag for channel 8

0: No HT event
1: An HT event occurred.

Bit 29 **TCIF8:** Transfer complete (TC) flag for channel 8

0: No TC event
1: A TC event occurred.

Bit 28 **GIF8:** Global interrupt flag for channel 8

0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.
Bit 27 **TEIF7**: Transfer error (TE) flag for channel 7
0: No TE event
1: A TE event occurred.

Bit 26 **HTIF7**: Half transfer (HT) flag for channel 7
0: No HT event
1: An HT event occurred.

Bit 25 **TCIF7**: Transfer complete (TC) flag for channel 7
0: No TC event
1: A TC event occurred.

Bit 24 **GIF7**: Global interrupt flag for channel 7
0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.

Bit 23 **TEIF6**: Transfer error (TE) flag for channel 6
0: No TE event
1: A TE event occurred.

Bit 22 **HTIF6**: Half transfer (HT) flag for channel 6
0: No HT event
1: An HT event occurred.

Bit 21 **TCIF6**: Transfer complete (TC) flag for channel 6
0: No TC event
1: A TC event occurred.

Bit 20 **GIF6**: Global interrupt flag for channel 6
0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.

Bit 19 **TEIF5**: Transfer error (TE) flag for channel 5
0: No TE event
1: A TE event occurred.

Bit 18 **HTIF5**: Half transfer (HT) flag for channel 5
0: No HT event
1: An HT event occurred.

Bit 17 **TCIF5**: Transfer complete (TC) flag for channel 5
0: No TC event
1: A TC event occurred.

Bit 16 **GIF5**: Global interrupt flag for channel 5
0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.

Bit 15 **TEIF4**: Transfer error (TE) flag for channel 4
0: No TE event
1: A TE event occurred.

Bit 14 **HTIF4**: Half transfer (HT) flag for channel 4
0: No HT event
1: An HT event occurred.

Bit 13 **TCIF4**: Transfer complete (TC) flag for channel 4
0: No TC event
1: A TC event occurred.
Bit 12 **GIF4**: global interrupt flag for channel 4
0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.

Bit 11 **TEIF3**: Transfer error (TE) flag for channel 3
0: No TE event
1: A TE event occurred.

Bit 10 **HTIF3**: Half transfer (HT) flag for channel 3
0: No HT event
1: An HT event occurred.

Bit 9 **TCIF3**: Transfer complete (TC) flag for channel 3
0: No TC event
1: A TC event occurred.

Bit 8 **GIF3**: Global interrupt flag for channel 3
0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.

Bit 7 **TEIF2**: Transfer error (TE) flag for channel 2
0: No TE event
1: A TE event occurred.

Bit 6 **HTIF2**: Half transfer (HT) flag for channel 2
0: No HT event
1: An HT event occurred.

Bit 5 **TCIF2**: Transfer complete (TC) flag for channel 2
0: No TC event
1: A TC event occurred.

Bit 4 **GIF2**: Global interrupt flag for channel 2
0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.

Bit 3 **TEIF1**: Transfer error (TE) flag for channel 1
0: No TE event
1: A TE event occurred.

Bit 2 **HTIF1**: Half transfer (HT) flag for channel 1
0: No HT event
1: An HT event occurred.

Bit 1 **TCIF1**: Transfer complete (TC) flag for channel 1
0: No TC event
1: A TC event occurred.

Bit 0 **GIF1**: Global interrupt flag for channel 1
0: No TE, HT, or TC event
1: A TE, HT, or TC event occurred.
### 12.6.2 DMA interrupt flag clear register (DMA_IFCR)

Address offset: 0x04

Reset value: 0x0000 0000

Setting the global clear bit CGIFx of the channel x in this DMA_IFCR register, causes the DMA hardware to clear the corresponding GIFx bit and any individual flag among TEIFx, HTIFx, TCIFx, in the DMA_ISR register.

Setting any individual clear bit among CTEIFx, CHTIFx, CTCIFx in this DMA_IFCR register, causes the DMA hardware to clear the corresponding individual flag and the global flag GIFx in the DMA_ISR register, provided that none of the two other individual flags is set.

Writing 0 into any flag clear bit has no effect.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>CTEIF8: Transfer error flag clear for channel 8</td>
<td>w</td>
</tr>
<tr>
<td>30</td>
<td>CHTIF8: Half transfer flag clear for channel 8</td>
<td>w</td>
</tr>
<tr>
<td>29</td>
<td>CTCIF8: Transfer complete flag clear for channel 8</td>
<td>w</td>
</tr>
<tr>
<td>28</td>
<td>CGIF8: Global interrupt flag clear for channel 8</td>
<td>w</td>
</tr>
<tr>
<td>27</td>
<td>CTEIF7: Transfer error flag clear for channel 7</td>
<td>w</td>
</tr>
<tr>
<td>26</td>
<td>CHTIF7: Half transfer flag clear for channel 7</td>
<td>w</td>
</tr>
<tr>
<td>25</td>
<td>CTCIF7: Transfer complete flag clear for channel 7</td>
<td>w</td>
</tr>
<tr>
<td>24</td>
<td>CGIF7: Global interrupt flag clear for channel 7</td>
<td>w</td>
</tr>
<tr>
<td>23</td>
<td>CTEIF6: Transfer error flag clear for channel 6</td>
<td>w</td>
</tr>
<tr>
<td>22</td>
<td>CHTIF6: Half transfer flag clear for channel 6</td>
<td>w</td>
</tr>
<tr>
<td>21</td>
<td>CTCIF6: Transfer complete flag clear for channel 6</td>
<td>w</td>
</tr>
<tr>
<td>20</td>
<td>CGIF6: Global interrupt flag clear for channel 6</td>
<td>w</td>
</tr>
<tr>
<td>19</td>
<td>CTEIF5: Transfer error flag clear for channel 5</td>
<td>w</td>
</tr>
<tr>
<td>18</td>
<td>CHTIF5: Half transfer flag clear for channel 5</td>
<td>w</td>
</tr>
<tr>
<td>17</td>
<td>CTCIF5: Transfer complete flag clear for channel 5</td>
<td>w</td>
</tr>
<tr>
<td>16</td>
<td>CGIF5: Global interrupt flag clear for channel 5</td>
<td>w</td>
</tr>
<tr>
<td>15</td>
<td>CTEIF4: Transfer error flag clear for channel 4</td>
<td>w</td>
</tr>
<tr>
<td>14</td>
<td>CHTIF4: Half transfer flag clear for channel 4</td>
<td>w</td>
</tr>
<tr>
<td>13</td>
<td>CTCIF4: Transfer complete flag clear for channel 4</td>
<td>w</td>
</tr>
<tr>
<td>12</td>
<td>CGIF4: Global interrupt flag clear for channel 4</td>
<td>w</td>
</tr>
<tr>
<td>11</td>
<td>CTEIF3: Transfer error flag clear for channel 3</td>
<td>w</td>
</tr>
<tr>
<td>10</td>
<td>CHTIF3: Half transfer flag clear for channel 3</td>
<td>w</td>
</tr>
</tbody>
</table>

![Flag Clear Register Table](image)
Bit 9 **CTCIF3**: Transfer complete flag clear for channel 3  
Bit 8 **CGIF3**: Global interrupt flag clear for channel 3  
Bit 7 **CTEIF2**: Transfer error flag clear for channel 2  
Bit 6 **CHTIF2**: Half transfer flag clear for channel 2  
Bit 5 **CTCIF2**: Transfer complete flag clear for channel 2  
Bit 4 **CGIF2**: Global interrupt flag clear for channel 2  
Bit 3 **CTEIF1**: Transfer error flag clear for channel 1  
Bit 2 **CHTIF1**: Half transfer flag clear for channel 1  
Bit 1 **CTCIF1**: Transfer complete flag clear for channel 1  
Bit 0 **CGIF1**: Global interrupt flag clear for channel 1

### 12.6.3 DMA channel x configuration register (DMA_CCRx)

Address offset: 0x08 + 0x14 * (x - 1), (x = 1 to 8)  
Reset value: 0x0000 0000

The register fields/bits MEM2MEM, PL[1:0], MSIZE[1:0], PSIZE[1:0], MINC, PINC, and DIR are read-only when EN = 1.

The states of MEM2MEM and CIRC bits must not be both high at the same time.

<table>
<thead>
<tr>
<th>Res.</th>
<th>MEM2MEM</th>
<th>PL[1:0]</th>
<th>MSIZE[1:0]</th>
<th>PSIZE[1:0]</th>
<th>MINC</th>
<th>PINC</th>
<th>CIRC</th>
<th>DIR</th>
<th>TEIE</th>
<th>HTIE</th>
<th>TCIE</th>
<th>EN</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:15 Reserved, must be kept at reset value.

Bit 14 **MEM2MEM**: Memory-to-memory mode  
0: Disabled  
1: Enabled  

*Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).*

Bits 13:12 **PL[1:0]**: Priority level  
00: Low  
01: Medium  
10: High  
11: Very high  

*Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).*
Bits 11:10 **MSIZE[1:0]**: Memory size

Defines the data size of each DMA transfer to the identified memory.

In memory-to-memory mode, this bitfield identifies the memory source if DIR = 1 and the memory destination if DIR = 0.

In peripheral-to-peripheral mode, this bitfield identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.

00: 8 bits
01: 16 bits
10: 32 bits
11: Reserved

*Note:* This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bits 9:8 **PSIZE[1:0]**: Peripheral size

Defines the data size of each DMA transfer to the identified peripheral.

In memory-to-memory mode, this bitfield identifies the memory destination if DIR = 1 and the memory source if DIR = 0.

In peripheral-to-peripheral mode, this bitfield identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.

00: 8 bits
01: 16 bits
10: 32 bits
11: Reserved

*Note:* This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bit 7 **MINC**: Memory increment mode

Defines the increment mode for each DMA transfer to the identified memory.

In memory-to-memory mode, this bit identifies the memory source if DIR = 1 and the memory destination if DIR = 0.

In peripheral-to-peripheral mode, this bit identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.

0: Disabled
1: Enabled

*Note:* This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bit 6 **PINC**: Peripheral increment mode

Defines the increment mode for each DMA transfer to the identified peripheral.

In memory-to-memory mode, this bit identifies the memory destination if DIR = 1 and the memory source if DIR = 0.

In peripheral-to-peripheral mode, this bit identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.

0: Disabled
1: Enabled

*Note:* This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bit 5 **CIRC**: Circular mode

0: Disabled
1: Enabled

*Note:* This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).
Bit 4  **DIR**: Data transfer direction
   This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
   0: Read from peripheral
      – Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register.
         This is still valid in a memory-to-memory mode.
      – Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.
         This is still valid in a peripheral-to-peripheral mode.
   1: Read from memory
      – Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register.
         This is still valid in a memory-to-memory mode.
      – Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.
         This is still valid in a peripheral-to-peripheral mode.
   *Note:* This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bit 3  **TEIE**: Transfer error interrupt enable
   0: Disabled
   1: Enabled
   *Note:* This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

Bit 2  **HTIE**: Half transfer interrupt enable
   0: Disabled
   1: Enabled
   *Note:* This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

Bit 1  **TCIE**: Transfer complete interrupt enable
   0: Disabled
   1: Enabled
   *Note:* This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

Bit 0  **EN**: Channel enable
   When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).
   0: Disabled
   1: Enabled
   *Note:* This bit is set and cleared by software.
### 12.6.4 DMA channel x number of data to transfer register (DMA_CNDTRx)

Address offset: 0x0C + 0x14 * (x - 1), (x = 1 to 8)  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:16</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 15:0</td>
<td><strong>NDT[15:0]</strong>: Number of data to transfer (0 to $2^{16} - 1$)</td>
</tr>
</tbody>
</table>

This bitfield is updated by hardware when the channel is enabled:
- It is decremented after each single DMA ‘read followed by write’ transfer, indicating the remaining amount of data items to transfer.
- It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).
- It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).

If this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).

**Note:** This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

### 12.6.5 DMA channel x peripheral address register (DMA_CPARx)

Address offset: 0x10 + 0x14 * (x - 1), (x = 1 to 8)  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:16</th>
<th>PA[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 15:0</td>
<td>PA[15:0]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Reserved, must be kept at reset value.</th>
<th>PA[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>NDT[15:0]</strong>: Number of data to transfer (0 to $2^{16} - 1$)</td>
<td>PA[15:0]</td>
</tr>
</tbody>
</table>

This bitfield is updated by hardware when the channel is enabled:
- It is decremented after each single DMA ‘read followed by write’ transfer, indicating the remaining amount of data items to transfer.
- It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).
- It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).

If this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).

**Note:** This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).
12.6.6 DMA channel x memory address register (DMA_CMARx)

Address offset: 0x14 + 0x14 * (x - 1), (x = 1 to 8)

Reset value: 0x0000 0000

Bits 31:0  PA[31:0]: Peripheral address

It contains the base address of the peripheral data register from/to which the data is read/written.

When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.
When PSIZE[1:0] = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.

In memory-to-memory mode, this bitfield identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.
In peripheral-to-peripheral mode, this bitfield identifies the peripheral destination address if DIR = 1 and the peripheral source address if DIR = 0.

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

12.6.7 DMA register map

### Table 89. DMA register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>DMA_ISR</td>
<td>HTF</td>
<td>HTF</td>
<td>HTF</td>
<td>HTF</td>
<td>HTF</td>
<td>HTF</td>
<td>TCF</td>
<td>TCF</td>
<td>TCF</td>
<td>TCF</td>
<td>TCF</td>
<td>GFE</td>
<td>GFE</td>
<td>GFE</td>
<td>GFE</td>
<td>GFE</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x004</td>
<td>DMA_IFCR</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>CTF</td>
<td>GFE</td>
<td>GFE</td>
<td>GFE</td>
<td>GFE</td>
<td>GFE</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).
### Table 89. DMA register map and reset values (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Offset Register name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x008</td>
<td>DMA_CCR1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x00C</td>
<td>DMA_CNDTR1</td>
<td>NDDR[15:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x010</td>
<td>DMA_CPAR1</td>
<td>PA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x014</td>
<td>DMA_CMAR1</td>
<td>MA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x018</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x01C</td>
<td>DMA_CCR2</td>
<td>MEM/MEM</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x020</td>
<td>DMA_CNDTR2</td>
<td>NDDR[15:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x024</td>
<td>DMA_CPAR2</td>
<td>PA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x028</td>
<td>DMA_CMAR2</td>
<td>MA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x02C</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x030</td>
<td>DMA_CCR3</td>
<td>MEM/MEM</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x034</td>
<td>DMA_CNDTR3</td>
<td>NDDR[15:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x038</td>
<td>DMA_CPAR3</td>
<td>PA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x03C</td>
<td>DMA_CMAR3</td>
<td>MA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x040</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x044</td>
<td>DMA_CCR4</td>
<td>MEM/MEM</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x048</td>
<td>DMA_CNDTR4</td>
<td>NDDR[15:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x04C</td>
<td>DMA_CPAR4</td>
<td>PA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x050</td>
<td>DMA_CMAR4</td>
<td>MA[31:0]</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>0x054</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x058</td>
<td>DMA_CCR5</td>
<td>MEM/MEM</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
</tbody>
</table>
Table 89. DMA register map and reset values (continued)

| Offset | Register name | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00C  | DMA_CNDTR5    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x02C  | DMA_CPAR5     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x06C  | DMA_CMAR5     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x07C  | DMA_CCR6      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x08C  | DMA_CCR7      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x09C  | DMA_CCR8      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Refer to Section 2.2 for the register boundary addresses.
13 DMA request multiplexer (DMAMUX)

13.1 Introduction

A peripheral indicates a request for DMA transfer by setting its DMA request signal. The DMA request is pending until served by the DMA controller that generates a DMA acknowledge signal, and the corresponding DMA request signal is deasserted.

In this document, the set of control signals required for the DMA request/acknowledge protocol is not explicitly shown or described, and it is referred to as DMA request line.

The DMAMUX request multiplexer enables routing a DMA request line between the peripherals and the DMA controllers of the product. The routing function is ensured by a programmable multi-channel DMA request line multiplexer. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. The DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

The number of DMAMUX instances and their main characteristics are specified in Section 13.3.1.

The assignment of DMAMUX request multiplexer inputs to the DMA request lines from peripherals and to the DMAMUX request generator outputs, the assignment of DMAMUX request multiplexer outputs to DMA controller channels, and the assignment of DMAMUX synchronizations and trigger inputs to internal and external signals depend upon product implementation. They are detailed in Section 13.3.2.
13.2 DMAMUX main features

- Up to 16-channel programmable DMA request line multiplexer output
- 4-channel DMA request generator
- 21 trigger inputs to DMA request generator
- 21 synchronization inputs
- Per DMA request generator channel:
  - DMA request trigger input selector
  - DMA request counter
  - Event overrun flag for selected DMA request trigger input
- Per DMA request line multiplexer channel output:
  - 115 input DMA request lines from peripherals
  - One DMA request line output
  - Synchronization input selector
  - DMA request counter
  - Event overrun flag for selected synchronization input
  - One event output, for DMA request chaining

13.3 DMAMUX implementation

13.3.1 DMAMUX instantiation

DMAMUX is instantiated with the hardware configuration parameters listed in the following table.

Table 90. DMAMUX instantiation

<table>
<thead>
<tr>
<th>Feature</th>
<th>Category 2 devices$^{(1)}$</th>
<th>Category 3 devices$^{(1)}$</th>
<th>Category 4 devices$^{(1)}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of DMAMUX output request channels</td>
<td>12</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>Number of DMAMUX request generator channels</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of DMAMUX request trigger inputs</td>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of DMAMUX synchronization inputs</td>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of DMAMUX peripheral request inputs</td>
<td>115</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. See Table 1: STM32G4 series memory density

13.3.2 DMAMUX mapping

The mapping of resources to DMAMUX is hardwired.

DMAMUX is used with DMA1 and DMA2:

For category 3 and category 4 devices:

- DMAMUX channels 0 to 7 are connected to DMA1 channels 1 to 8
- DMAMUX channels 8 to 15 are connected to DMA2 channels 1 to 8
For category 2 devices:

- DMAMUX channels 0 to 5 are connected to DMA1 channels 1 to 6
- DMAMUX channels 6 to 11 are connected to DMA2 channels 1 to 6

Table 91. DMAMUX: assignment of multiplexer inputs to resources\(^{(1)}\)

<table>
<thead>
<tr>
<th>DMA request MUX input</th>
<th>Resource</th>
<th>DMA request MUX input</th>
<th>Resource</th>
<th>DMA request MUX input</th>
<th>Resource</th>
<th>DMA request MUX input</th>
<th>Resource</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DMAMUX_Req G0</td>
<td>1</td>
<td>TIM1_UP</td>
<td>89</td>
<td>TIM20_UP</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>DMAMUX_Req G1</td>
<td>2</td>
<td>TIM1_UP</td>
<td>88</td>
<td>TIM20_CH3</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>DMAMUX_Req G2</td>
<td>3</td>
<td>TIM1_UP</td>
<td>87</td>
<td>TIM20_CH2</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>DMAMUX_Req G3</td>
<td>4</td>
<td>TIM1_TRIG</td>
<td>90</td>
<td>TIM20_UP</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ADC1</td>
<td>5</td>
<td>TIM1_COM</td>
<td>91</td>
<td>AES_IN</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>DAC1_CH1</td>
<td>6</td>
<td>TIM8_CH1</td>
<td>92</td>
<td>AES_OUT</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>DAC1_CH2</td>
<td>7</td>
<td>TIM8_CH2</td>
<td>93</td>
<td>TIM20_TRIG</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>TIM6_UP</td>
<td>8</td>
<td>TIM8_CH3</td>
<td>94</td>
<td>TIM20_COM</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>TIM7_UP</td>
<td>9</td>
<td>TIM8_CH4</td>
<td>95</td>
<td>HRTIM_MASTER</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>SPI1_RX</td>
<td>10</td>
<td>TIM8_UP</td>
<td>96</td>
<td>HRTIM_TIMA</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>SPI1_TX</td>
<td>11</td>
<td>TIM8_TRIG</td>
<td>97</td>
<td>HRTIM_TIMB</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>SPI2_RX</td>
<td>12</td>
<td>TIM8_COM</td>
<td>98</td>
<td>HRTIM_TIMC</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>SPI2_TX</td>
<td>13</td>
<td>TIM2_CH1</td>
<td>99</td>
<td>HRTIM_TIMD</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>SPI3_RX</td>
<td>14</td>
<td>TIM2_CH2</td>
<td>100</td>
<td>HRTIM_TIME</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>SPI3_TX</td>
<td>15</td>
<td>TIM2_CH3</td>
<td>101</td>
<td>HRTIM_TIMF</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>I2C1_RX</td>
<td>16</td>
<td>TIM2_CH4</td>
<td>102</td>
<td>DAC3_CH1</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>I2C1_TX</td>
<td>17</td>
<td>TIM2_UP</td>
<td>103</td>
<td>DAC3_CH2</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>I2C2_RX</td>
<td>18</td>
<td>TIM3_CH1</td>
<td>104</td>
<td>DAC4_CH1</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>I2C2_TX</td>
<td>19</td>
<td>TIM3_CH2</td>
<td>105</td>
<td>DAC4_CH2</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>I2C3_RX</td>
<td>20</td>
<td>TIM3_CH3</td>
<td>106</td>
<td>SPI4_RX</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>I2C3_TX</td>
<td>21</td>
<td>TIM3_CH4</td>
<td>107</td>
<td>SPI4_TX</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>I2C4_RX</td>
<td>22</td>
<td>TIM3_UP</td>
<td>108</td>
<td>SAI1_A</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>I2C4_TX</td>
<td>23</td>
<td>TIM3_TRIG</td>
<td>109</td>
<td>SAI1_B</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>USART1_RX</td>
<td>24</td>
<td>TIM4_CH1</td>
<td>110</td>
<td>FMAC_Read</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>USART1_TX</td>
<td>25</td>
<td>TIM4_CH2</td>
<td>111</td>
<td>FMAC_Write</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>USART2_RX</td>
<td>26</td>
<td>TIM4_CH3</td>
<td>112</td>
<td>Cordic_Read</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>USART2_TX</td>
<td>27</td>
<td>TIM4_CH4</td>
<td>113</td>
<td>Cordic_Write</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>USART3_RX</td>
<td>28</td>
<td>TIM4_UP</td>
<td>114</td>
<td>UCPD1_RX</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>USART3_TX</td>
<td>29</td>
<td>TIM5_CH1</td>
<td>115</td>
<td>UCPD1_TX</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>UART4_RX</td>
<td>30</td>
<td>TIM5_CH2</td>
<td>116</td>
<td>Reserved</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>UART4_TX</td>
<td>31</td>
<td>TIM5_CH3</td>
<td>117</td>
<td>Reserved</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>UART5_RX</td>
<td>32</td>
<td>TIM5_CH4</td>
<td>118</td>
<td>Reserved</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>
Table 91. DMAMUX: assignment of multiplexer inputs to resources\(^{(1)}\) (continued)

<table>
<thead>
<tr>
<th>DMA request MUX input</th>
<th>Resource</th>
<th>DMA request MUX input</th>
<th>Resource</th>
<th>DMA request MUX input</th>
<th>Resource</th>
</tr>
</thead>
<tbody>
<tr>
<td>33</td>
<td>UART5_TX</td>
<td>76</td>
<td>TIM5_UP</td>
<td>119</td>
<td>Reserved</td>
</tr>
<tr>
<td>34</td>
<td>LPUART1_RX</td>
<td>77</td>
<td>TIM5_TRIG</td>
<td>120</td>
<td>Reserved</td>
</tr>
<tr>
<td>35</td>
<td>LPUART1_TX</td>
<td>78</td>
<td>TIM15_CH1</td>
<td>121</td>
<td>Reserved</td>
</tr>
<tr>
<td>36</td>
<td>ADC2</td>
<td>79</td>
<td>TIM15_UP</td>
<td>122</td>
<td>Reserved</td>
</tr>
<tr>
<td>37</td>
<td>ADC3</td>
<td>80</td>
<td>TIM15_TRIG</td>
<td>123</td>
<td>Reserved</td>
</tr>
<tr>
<td>38</td>
<td>ADC4</td>
<td>81</td>
<td>TIM15_COM</td>
<td>124</td>
<td>Reserved</td>
</tr>
<tr>
<td>39</td>
<td>ADC5</td>
<td>82</td>
<td>TIM16_CH1</td>
<td>125</td>
<td>Reserved</td>
</tr>
<tr>
<td>40</td>
<td>QUADSPI</td>
<td>83</td>
<td>TIM16_UP</td>
<td>126</td>
<td>Reserved</td>
</tr>
<tr>
<td>41</td>
<td>DAC2_CH1</td>
<td>84</td>
<td>TIM17_CH1</td>
<td>127</td>
<td>Reserved</td>
</tr>
<tr>
<td>42</td>
<td>TIM1_CH1</td>
<td>85</td>
<td>TIM17_UP</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>43</td>
<td>TIM1_CH2</td>
<td>86</td>
<td>TIM20_CH1</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

1. See Table 2: Product specific features for available resources.

Table 92. DMAMUX: assignment of trigger inputs to resources

<table>
<thead>
<tr>
<th>Trigger input</th>
<th>Resource</th>
<th>Trigger input</th>
<th>Resource</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EXTI LINE0</td>
<td>16</td>
<td>DMAMUX1_ch0_event</td>
</tr>
<tr>
<td>1</td>
<td>EXTI LINE1</td>
<td>17</td>
<td>DMAMUX1_ch1_event</td>
</tr>
<tr>
<td>2</td>
<td>EXTI LINE2</td>
<td>18</td>
<td>DMAMUX1_ch2_event</td>
</tr>
<tr>
<td>3</td>
<td>EXTI LINE3</td>
<td>19</td>
<td>DMAMUX1_ch3_event</td>
</tr>
<tr>
<td>4</td>
<td>EXTI LINE4</td>
<td>20</td>
<td>LPTIM1_OUT</td>
</tr>
<tr>
<td>5</td>
<td>EXTI LINE5</td>
<td>21</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td>EXTI LINE6</td>
<td>22</td>
<td>Reserved</td>
</tr>
<tr>
<td>7</td>
<td>EXTI LINE7</td>
<td>23</td>
<td>Reserved</td>
</tr>
<tr>
<td>8</td>
<td>EXTI LINE8</td>
<td>24</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>EXTI LINE9</td>
<td>25</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>EXTI LINE10</td>
<td>26</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>EXTI LINE11</td>
<td>27</td>
<td>Reserved</td>
</tr>
<tr>
<td>12</td>
<td>EXTI LINE12</td>
<td>28</td>
<td>Reserved</td>
</tr>
<tr>
<td>13</td>
<td>EXTI LINE13</td>
<td>29</td>
<td>Reserved</td>
</tr>
<tr>
<td>14</td>
<td>EXTI LINE14</td>
<td>30</td>
<td>Reserved</td>
</tr>
<tr>
<td>15</td>
<td>EXTI LINE15</td>
<td>31</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 93. DMAMUX: assignment of synchronization inputs to resources

<table>
<thead>
<tr>
<th>Sync. input</th>
<th>Resource</th>
<th>Sync. input</th>
<th>Resource</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EXTI LINE0</td>
<td>16</td>
<td>DMAMUX1_ch0_event</td>
</tr>
<tr>
<td>1</td>
<td>EXTI LINE1</td>
<td>17</td>
<td>DMAMUX1_ch1_event</td>
</tr>
<tr>
<td>Sync. input</td>
<td>Resource</td>
<td>Sync. input</td>
<td>Resource</td>
</tr>
<tr>
<td>------------</td>
<td>----------------</td>
<td>-------------</td>
<td>-------------------</td>
</tr>
<tr>
<td>2</td>
<td>EXTI LINE2</td>
<td>18</td>
<td>DMAMUX1_ch2_event</td>
</tr>
<tr>
<td>3</td>
<td>EXTI LINE3</td>
<td>19</td>
<td>DMAMUX1_ch3_event</td>
</tr>
<tr>
<td>4</td>
<td>EXTI LINE4</td>
<td>20</td>
<td>LPTIM1_OUT</td>
</tr>
<tr>
<td>5</td>
<td>EXTI LINE5</td>
<td>21</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td>EXTI LINE6</td>
<td>22</td>
<td>Reserved</td>
</tr>
<tr>
<td>7</td>
<td>EXTI LINE7</td>
<td>23</td>
<td>Reserved</td>
</tr>
<tr>
<td>8</td>
<td>EXTI LINE8</td>
<td>24</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>EXTI LINE9</td>
<td>25</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>EXTI LINE10</td>
<td>26</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>EXTI LINE11</td>
<td>27</td>
<td>Reserved</td>
</tr>
<tr>
<td>12</td>
<td>EXTI LINE12</td>
<td>28</td>
<td>Reserved</td>
</tr>
<tr>
<td>13</td>
<td>EXTI LINE13</td>
<td>29</td>
<td>Reserved</td>
</tr>
<tr>
<td>14</td>
<td>EXTI LINE14</td>
<td>30</td>
<td>Reserved</td>
</tr>
<tr>
<td>15</td>
<td>EXTI LINE15</td>
<td>31</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
13.4 DMAMUX functional description

13.4.1 DMAMUX block diagram

*Figure 32* shows the DMAMUX block diagram.

**Figure 32. DMAMUX block diagram**

DMAMUX features two main sub-blocks: the request line multiplexer and the request line generator.

The implementation assigns:

- DMAMUX request multiplexer sub-block inputs (dmamux_reqx) from peripherals (dmamux_req_inx) and from channels of the DMAMUX request generator sub-block (dmamux_req_genx)
- DMAMUX request outputs to channels of DMA controllers (dmamux_req_outx)
- Internal or external signals to DMA request trigger inputs (dmamux_trgx)
- Internal or external signals to synchronization inputs (dmamux_syncx)
13.4.2 DMAMUX signals

Table 94 lists the DMAMUX signals.

Table 94. DMAMUX signals

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dmamux_hclk</td>
<td>DMAMUX AHB clock</td>
</tr>
<tr>
<td>dmamux_req_inx</td>
<td>DMAMUX DMA request line inputs from peripherals</td>
</tr>
<tr>
<td>dmamux_trgx</td>
<td>DMAMUX DMA request triggers inputs (to request generator sub-block)</td>
</tr>
<tr>
<td>dmamux_req_genx</td>
<td>DMAMUX request generator sub-block channels outputs</td>
</tr>
<tr>
<td>dmamux_reqx</td>
<td>DMAMUX request multiplexer sub-block inputs (from peripheral requests and request generator channels)</td>
</tr>
<tr>
<td>dmamux_syncx</td>
<td>DMAMUX synchronization inputs (to request multiplexer sub-block)</td>
</tr>
<tr>
<td>dmamux_req_outx</td>
<td>DMAMUX requests outputs (to DMA controllers)</td>
</tr>
<tr>
<td>dmamux_evtx</td>
<td>DMAMUX events outputs</td>
</tr>
<tr>
<td>dmamux_ovr_it</td>
<td>DMAMUX overrun interrupts</td>
</tr>
</tbody>
</table>

13.4.3 DMAMUX channels

A DMAMUX channel is a request multiplexer channel that can include, depending upon the selected input of the request multiplexer, an additional DMAMUX request generator channel.

A DMAMUX request multiplexer channel is connected and dedicated to a single channel of DMA controller(s).

Channel configuration procedure

Follow the sequence below to configure a DMAMUX x channel and the related DMA channel y:
1. Set and configure completely the DMA channel y, except enabling the channel y.
2. Set and configure completely the related DMAMUX y channel.
3. Last, activate the DMA channel y by setting the EN bit in the DMA y channel register.

13.4.4 DMAMUX request line multiplexer

The DMAMUX request multiplexer with its multiple channels ensures the actual routing of DMA request/acknowledge control signals, named DMA request lines.

Each DMA request line is connected in parallel to all the channels of the DMAMUX request line multiplexer.

A DMA request is sourced either from the peripherals, or from the DMAMUX request generator.

The DMAMUX request line multiplexer channel x selects the DMA request line number as configured by the DMAREQ_ID field in the DMAMUX_CxCR register.

Note: The null value in the field DMAREQ_ID corresponds to no DMA request line selected.
**Caution:** A same non-null DMAREQ_ID cannot be programmed to different x and y DMAMUX request multiplexer channels (via DMAMUX_CxCR and DMAMUX_CyCR), except when the application guarantees that the two connected DMA channels are not simultaneously active.

On top of the DMA request selection, the synchronization mode and/or the event generation may be configured and enabled, if required.

### Synchronization mode and channel event generation

Each DMAMUX request line multiplexer channel x can be individually synchronized by setting the synchronization enable (SE) bit in the DMAMUX_CxCR register.

DMAMUX has multiple synchronization inputs. The synchronization inputs are connected in parallel to all the channels of the request multiplexer.

The synchronization input is selected via the SYNC_ID field in the DMAMUX_CxCR register of a given channel x.

When a channel is in this synchronization mode, the selected input DMA request line is propagated to the multiplexer channel output, once a programmable rising/falling edge is detected on the selected input synchronization signal, via the SPOL[1:0] field of the DMAMUX_CxCR register.

Additionally, internally to the DMAMUX request multiplexer, there is a programmable DMA request counter, which can be used for the channel request output generation, and for an event generation. An event generation on the channel x output is enabled through the EGE bit (event generation enable) of the DMAMUX_CxCR register.

As shown in Figure 34, upon the detected edge of the synchronization input, the pending selected input DMA request line is connected to the DMAMUX multiplexer channel x output.

**Note:** If a synchronization event occurs while there is no pending selected input DMA request line, it is discarded. The following asserted input request lines is not connected to the DMAMUX multiplexer channel output until a synchronization event occurs again.

From this point on, each time the connected DMAMUX request is served by the DMA controller (a served request is deasserted), the DMAMUX request counter is decremented. At its underrun, the DMA request counter is automatically loaded with the value in the NBREQ field of the DMAMUX_CxCR register and the input DMA request line is disconnected from the multiplexer channel x output.

Thus, the number of DMA requests transferred to the multiplexer channel x output following a detected synchronization event, is equal to the value in the NBREQ field, plus one.

**Note:** The NBREQ field value can be written by software only when both synchronization enable bit (SE) and event generation enable bit (EGE) of the corresponding multiplexer channel x are disabled.
If EGE is enabled, the multiplexer channel generates a channel event, as a pulse of one AHB clock cycle, when its DMA request counter is automatically reloaded with the value of the programmed NBREQ field, as shown in Figure 33 and Figure 34.
Note: If EGE is enabled and NBREQ = 0, an event is generated after each served DMA request.

Note: A synchronization event (edge) is detected if the state following the edge remains stable for more than two AHB clock cycles.

Upon writing into DMAMUX_CxCR register, the synchronization events are masked during three AHB clock cycles.

Synchronization overrun and interrupt

If a new synchronization event occurs before the request counter underrun (the internal request counter programmed via the NBREQ field of the DMAMUX_CxCR register), the synchronization overrun flag bit SOFx is set in the DMAMUX_CSR register.

Note: The request multiplexer channel x synchronization must be disabled (DMAMUX_CxCR.SE = 0) when the use of the related channel of the DMA controller is completed. Else, upon a new detected synchronization event, there is a synchronization overrun due to the absence of a DMA acknowledge (that is, no served request) received from the DMA controller.

The overrun flag SOFx is reset by setting the associated clear synchronization overrun flag bit CSOFx in the DMAMUX_CFR register.

Setting the synchronization overrun flag generates an interrupt if the synchronization overrun interrupt enable bit SOIE is set in the DMAMUX_CxCR register.

13.4.5 DMAMUX request generator

The DMAMUX request generator produces DMA requests following trigger events on its DMA request trigger inputs.

The DMAMUX request generator has multiple channels. DMA request trigger inputs are connected in parallel to all channels.

The outputs of DMAMUX request generator channels are inputs to the DMAMUX request line multiplexer.

Each DMAMUX request generator channel x has an enable bit GE (generator enable) in the corresponding DMAMUX_RGxCR register.

The DMA request trigger input for the DMAMUX request generator channel x is selected through the SIG_ID (trigger signal ID) field in the corresponding DMAMUX_RGxCR register.

Trigger events on a DMA request trigger input can be rising edge, falling edge or either edge. The active edge is selected through the GPOL (generator polarity) field in the corresponding DMAMUX_RGxCR register.

Upon the trigger event, the corresponding generator channel starts generating DMA requests on its output. Each time the DMAMUX generated request is served by the connected DMA controller (a served request is deasserted), a built-in (inside the DMAMUX request generator) DMA request counter is decremented. At its underrun, the request generator channel stops generating DMA requests and the DMA request counter is automatically reloaded to its programmed value upon the next trigger event.

Thus, the number of DMA requests generated after the trigger event is GNBREQ + 1.
Note: The GNBREQ field value can be written by software only when the enable GE bit of the corresponding generator channel x is disabled.

There is no hardware write protection.

A trigger event (edge) is detected if the state following the edge remains stable for more than two AHB clock cycles.

Upon writing into DMAMUX_RGxCR register, the trigger events are masked during three AHB clock cycles.

Trigger overrun and interrupt

If a new DMA request trigger event occurs before the DMAMUX request generator counter underrun (the internal counter programmed via the GNBREQ field of the DMAMUX_RGxCR register), and if the request generator channel x was enabled via GE, then the request trigger event overrun flag bit OFx is asserted by the hardware in the DMAMUX_RGSR register.

Note: The request generator channel x must be disabled (DMAMUX_RGxCR.GE = 0) when the usage of the related channel of the DMA controller is completed. Else, upon a new detected trigger event, there is a trigger overrun due to the absence of an acknowledge (that is, no served request) received from the DMA.

The overrun flag OFx is reset by setting the associated clear overrun flag bit COFx in the DMAMUX_RGCFR register.

Setting the DMAMUX request trigger overrun flag generates an interrupt if the DMA request trigger event overrun interrupt enable bit OIE is set in the DMAMUX_RGxCR register.

13.5 DMAMUX interrupts

An interrupt can be generated upon:

- a synchronization event overrun in each DMA request line multiplexer channel
- a trigger event overrun in each DMA request generator channel

For each case, per-channel individual interrupt enable, status, and clear flag register bits are available.

<table>
<thead>
<tr>
<th>Interrupt signal</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Clear bit</th>
<th>Enable bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>dmamuxovr_it</td>
<td>Synchronization event overrun on channel x of the DMAMUX request line multiplexer</td>
<td>SOFx</td>
<td>CSOFx</td>
<td>SOIE</td>
</tr>
<tr>
<td></td>
<td>Trigger event overrun on channel x of the DMAMUX request generator</td>
<td>OFx</td>
<td>COFx</td>
<td>OIE</td>
</tr>
</tbody>
</table>
13.6 DMAMUX registers

Refer to the table containing register boundary addresses for the DMAMUX base address.

DMAMUX registers may be accessed per byte (8-bit), half-word (16-bit), or word (32-bit). The address must be aligned with the data size.

13.6.1 DMAMUX request line multiplexer channel x configuration register (DMAMUX_CxCR)

Address offset: 0x0000 + 0x04 * x (x = 0 to 15)

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:29</th>
<th>Bits 28:24</th>
<th>Bits 23:19</th>
<th>Bits 18:17</th>
<th>Bit 16</th>
<th>Bits 15:10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved, must be kept at reset value.</td>
<td>SYNC_ID[4:0]: Synchronization identification</td>
<td>NBREQ[4:0]: Number of DMA requests minus 1 to forward</td>
<td>SPOL[1:0]: Synchronization polarity</td>
<td>SE: Synchronization enable</td>
<td>Reserved, must be kept at reset value.</td>
<td>EGE: Event generation enable</td>
<td>SOIE: Synchronization overrun interrupt enable</td>
</tr>
<tr>
<td>rw rw rw rw rw rw rw rw rw rw rw rw rw</td>
<td>Selects the synchronization input (see Table 93: DMAMUX: assignment of synchronization inputs to resources).</td>
<td>Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field must only be written when both SE and EGE bits are low.</td>
<td>Defines the edge polarity of the selected synchronization input: 00: No event (no synchronization, no detection). 01: Rising edge 10: Falling edge 11: Rising and falling edges</td>
<td>0: Synchronization disabled 1: Synchronization enabled</td>
<td>0: Event generation disabled 1: Event generation enabled</td>
<td>0: Interrupt disabled 1: Interrupt enabled</td>
<td></td>
</tr>
</tbody>
</table>
13.6.2 **DMAMUX request line multiplexer interrupt channel status register (DMAMUX_CSR)**

Address offset: 0x080

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF15</td>
<td>OF14</td>
<td>OF13</td>
<td>OF12</td>
<td>OF11</td>
<td>OF10</td>
<td>OF9</td>
<td>OF8</td>
<td>OF7</td>
<td>OF6</td>
<td>OF5</td>
<td>OF4</td>
<td>OF3</td>
<td>OF2</td>
<td>OF1</td>
<td>OF0</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **SOF[15:0]: Synchronization overrun event flag**

The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.

The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register.

13.6.3 **DMAMUX request line multiplexer interrupt clear flag register (DMAMUX_CFR)**

Address offset: 0x084

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSOF15</td>
<td>CSOF14</td>
<td>CSOF13</td>
<td>CSOF12</td>
<td>CSOF11</td>
<td>CSOF10</td>
<td>CSOF9</td>
<td>CSOF8</td>
<td>CSOF7</td>
<td>CSOF6</td>
<td>CSOF5</td>
<td>CSOF4</td>
<td>CSOF3</td>
<td>CSOF2</td>
<td>CSOF1</td>
<td>CSOF0</td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **CSOF[15:0]: Clear synchronization overrun event flag**

Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
13.6.4 DMAMUX request generator channel x configuration register (DMAMUX_RGxCR)

Address offset: 0x100 + 0x04 * x (x = 0 to 3)

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:24</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>
| Bits 23:19 | **GNBREQ[4:0]**: Number of DMA requests to be generated (minus 1)  
 Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ + 1.  
*Note: This field must be written only when GE bit is disabled.* |
| Bits 18:17 | **GPOL[1:0]**: DMA request generator trigger polarity  
Defines the edge polarity of the selected trigger input  
00: No event, i.e. no trigger detection nor generation.  
01: Rising edge  
10: Falling edge  
11: Rising and falling edges |
| Bit 16 | **GE**: DMA request generator channel x enable  
0: DMA request generator channel x disabled  
1: DMA request generator channel x enabled |
| Bits 15:9 | Reserved, must be kept at reset value. |
| Bit 8 | **OIE**: Trigger overrun interrupt enable  
0: Interrupt on a trigger overrun event occurrence is disabled  
1: Interrupt on a trigger overrun event occurrence is enabled |
| Bits 7:5 | Reserved, must be kept at reset value. |
| Bits 4:0 | **SIG_ID[4:0]**: Signal identification  
Selects the DMA request trigger input used for the channel x of the DMA request generator |
13.6.5 DMAMUX request generator interrupt status register (DMAMUX_RGSR)

Address offset: 0x140
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:4 Reserved, must be kept at reset value.

Bits 3:0 **OF[3:0]**: Trigger overrun event flag

The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).

The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register.

13.6.6 DMAMUX request generator interrupt clear flag register (DMAMUX_RGCFR)

Address offset: 0x144
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:4 Reserved, must be kept at reset value.

Bits 3:0 **COF[3:0]**: Clear trigger overrun event flag

Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register.
RM0440

13.6.7

DMA request multiplexer (DMAMUX)

DMAMUX register map
The following table summarizes the DMAMUX registers and reset values. Refer to the
register boundary address table for the DMAMUX register base address.

0

0

0

0

0

0

0

0

0

0

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

SOIE
SOIE

Res.
Res.

SOIE
0

Res.

SOIE

0

Res.

SOIE
0

Res.

SOIE

0

0
Res.

SOIE
0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

0

0

0

0

0

DMAREQ_ID[6:0]
0

Res.

SOIE

0

0

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

Res.

SOIE
0

0

DMAREQ_ID[6:0]

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

Res.

SOIE

0

0

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

Res.

SOIE
0

0

DMAREQ_ID[6:0]

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

Res.

0

SOIE

SOIE

0

0

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

Res.

0

0

DMAREQ_ID[6:0]

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

Res.

Res.

EGE
EGE
EGE
EGE
EGE
EGE
EGE
EGE

Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.

EGE

Res.

Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.

EGE

Res.

Res.

Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.

EGE

Res.

Res.

Res.

Res.

Res.
Res.

Res.
Res.

Res.
Res.

Res.
Res.

Res.
Res.

Res.
Res.

Res.
Res.

Res.
Res.

Res.
Res.

Res.
Res.

0

EGE

Res.

Res.

Res.

Res.

Res.

SE
SE

Res.
Res.

SE
SE

Res.
Res.

SE
SE

Res.
Res.

SE

0

RM0440 Rev 8

Res.

SE
SE

0

Res.

NBREQ[4:0]

0

0

0

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

0

0

0

0

0

0

DMAREQ_ID[6:0]
0

0

0

0

0

0

0
Res.

0

0

0

Res.

0

0

0

Res.

0

0

0

Res.

0

0

0

Res.

0

0

Res.

SYNC_ID[4:0]

0

0

0

0

Res.

NBREQ[4:0]
0

0

0

0

Res.

0

0

SOIE

0

0

0

Res.

0

0

0

SOIE

0

0

0

0

DMAREQ_ID[6:0]

Res.

0

0

0

SOIE

0

0

EGE

0

0

EGE

0

NBREQ[4:0]

0

Res.

0

0

Res.

SPOL
[1:0]

NBREQ[4:0]
0

0

0

DMAREQ_ID[6:0]
0

Res.

0

0

0

Res.

0

0

0

EGE

0

0

0

0

EGE

0

0

0

0

Res.

0

SPOL
[1:0]

NBREQ[4:0]
0

0

Res.

0

0

Res.

0

0

Res.

0

0

0

Res.

0

0

0

Res.

0

SPOL
[1:0]

NBREQ[4:0]
0

0

Res.

0

0

Res.

0

0

Res.

0

0

0

Res.

0

0

0

Res.

0

0

Res.

0

0

Res.

0

0

Res.

0

0

NBREQ[4:0]

0

Res.

0

0

0

Res.

0

SPOL
[1:0]

NBREQ[4:0]
0

0

Res.

0

0

Res.

0

0

Res.

0

0

0

Res.

0

0

0

Res.

0

SPOL
[1:0]

NBREQ[4:0]
0

0

Res.

0

0

SE

0

0

Res.

0

0

0

SE

0

0

0

Res.

0

SPOL
[1:0]

NBREQ[4:0]
0

0

SE

0

0

Res.

0

0

SE

0

0

0

Res.

0

0

0

SPOL
[1:0]

0

0

SE

0

0

0

Res.

0

0

SPOL
[1:0]

0

0

0

Res.

Res.

Res.

Reserved

Res.

Reset value
0x040 0x07C

0

0

0

Res.

Res.

DMAMUX_C15CR

Res.

0x03C

0

0

NBREQ[4:0]

SYNC_ID[4:0]
0

Res.

Reset value

0

0

0

Res.

Res.

DMAMUX_C14CR

Res.

0x038

0

SYNC_ID[4:0]
0

Res.

Reset value

0

0

0

SE

Res.

Res.

0x034

0

SYNC_ID[4:0]
0

Res.

Reset value
DMAMUX_C13CR

0

0

0

0

Res.

Res.

DMAMUX_C12CR

Res.

0x030

0

0

NBREQ[4:0]

SYNC_ID[4:0]
0

Res.

Reset value

0

0

0

SE

Res.

DMAMUX_C11CR

Res.

0x02C

0

SYNC_ID[4:0]
0

Res.

Reset value

0

0

0

Res.

Res.

DMAMUX_C10CR

Res.

0x028

0

0

NBREQ[4:0]

SYNC_ID[4:0]
0

Res.

Reset value

0

0

0

Res.

Res.

Res.

0x024

0

SYNC_ID[4:0]
0

Res.

Reset value
DMAMUX_C9CR

0

0

0

SPOL
[1:0]

Res.

DMAMUX_C8CR

Res.

0x020

0

SYNC_ID[4:0]
0

Res.

Reset value

0

0

0

SPOL
[1:0]

Res.

DMAMUX_C7CR

Res.

0x01C

0

0

NBREQ[4:0]

SYNC_ID[4:0]
0

Res.

Reset value

0

0

SPOL
[1:0]

Res.

DMAMUX_C6CR

Res.

0x018

0

SYNC_ID[4:0]
0

Res.

Reset value

0

0

SPOL
[1:0]

Res.

Res.

0x014

0

SYNC_ID[4:0]
0

Res.

Reset value
DMAMUX_C5CR

0

0

SPOL
[1:0]

Res.

DMAMUX_C4CR

Res.

0x010

0

0

NBREQ[4:0]

SYNC_ID[4:0]
0

Res.

Reset value

0

SPOL
[1:0]

Res.

DMAMUX_C3CR

Res.

0x00C

0

SYNC_ID[4:0]
0

Res.

Reset value

0

SPOL
[1:0]

Res.

DMAMUX_C2CR

Res.

0x008

0

SYNC_ID[4:0]
0

Res.

Reset value

0

NBREQ[4:0]

SPOL
[1:0]

Res.
Res.

Res.

0x004

0
Res.

Reset value
DMAMUX_C1CR

SYNC_ID[4:0]

Res.

DMAMUX_C0CR

Res.

0x000

Register

Res.

Offset

31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0

Table 96. DMAMUX register map and reset values

433/2138
434


Table 96. DMAMUX register map and reset values (continued)

| Offset  | Register      | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|---------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x080   | DMAMUX_CSR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x084   | DMAMUX_CCFR   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x088   | Reserved      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x090   | DMAMUX_RG0CR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x094   | DMAMUX_RG1CR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x098   | DMAMUX_RG2CR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x09C   | DMAMUX_RG3CR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x100   | DMAMUX_RG0SR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x104   | DMAMUX_RG1SR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x108   | DMAMUX_RG2SR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x10C   | DMAMUX_RG3SR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x110   | Reserved      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x114   | DMAMUX_RG0CF  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x118   | DMAMUX_RG1CF  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x11C   | DMAMUX_RG2CF  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x120   | DMAMUX_RG3CF  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Refer to *Section 2.2 on page 81* for the register boundary addresses.
14 Nested vectored interrupt controller (NVIC)

14.1 NVIC main features

- 102 maskable interrupt channels (not including the sixteen Cortex®-M4 with FPU interrupt lines)
- 16 programmable priority levels (4 bits of interrupt priority are used)
- Low-latency exception and interrupt handling
- Power management control
- Implementation of system control registers

The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts.

All interrupts including the core exceptions are managed by the NVIC. For more information on exceptions and NVIC programming, refer to the PM0214 programming manual for Cortex™-M4 products.

14.2 SysTick calibration value register

The SysTick calibration value is set to 0x3E8, which gives a reference time base of 1 ms with the SysTick clock set to 125 KHz (1 MHz / 8).
### 14.3 Interrupt and exception vectors

The gray rows in Table 97 describe the vectors without specific position.

<table>
<thead>
<tr>
<th>Position</th>
<th>Priority</th>
<th>Type of priority</th>
<th>Acronym</th>
<th>Description</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
<td></td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>-</td>
<td>-3</td>
<td>Fixed</td>
<td>Reset</td>
<td>Reset</td>
<td>0x0000 0004</td>
</tr>
<tr>
<td>-</td>
<td>-2</td>
<td>Fixed</td>
<td>NMI</td>
<td>Non maskable interrupt. SRAM parity err + FLASH ECC err + HSE CSS</td>
<td>0x0000 0008</td>
</tr>
<tr>
<td>-</td>
<td>-1</td>
<td>Fixed</td>
<td>HardFault</td>
<td>All classes of fault</td>
<td>0x0000 000C</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>Settable</td>
<td>MemManage</td>
<td>Memory management</td>
<td>0x0000 0010</td>
</tr>
<tr>
<td>-</td>
<td>1</td>
<td>Settable</td>
<td>BusFault</td>
<td>Pre-fetch fault, memory access fault</td>
<td>0x0000 0014</td>
</tr>
<tr>
<td>-</td>
<td>2</td>
<td>Settable</td>
<td>UsageFault</td>
<td>Undefined instruction or illegal state</td>
<td>0x0000 0018</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
<td></td>
<td>0x0000 001C - 0x0000 0028</td>
</tr>
<tr>
<td>-</td>
<td>3</td>
<td>-</td>
<td>System service call via SWI instruction</td>
<td>0x0000 002C</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>4</td>
<td>-</td>
<td>Monitor</td>
<td></td>
<td>0x0000 0030</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
<td></td>
<td>0x0000 0034</td>
</tr>
<tr>
<td>-</td>
<td>5</td>
<td>Settable</td>
<td>PendSV</td>
<td>Pendable request for system service</td>
<td>0x0000 0038</td>
</tr>
<tr>
<td>-</td>
<td>6</td>
<td>Settable</td>
<td>SysTick</td>
<td>System tick timer</td>
<td>0x0000 003C</td>
</tr>
<tr>
<td>0</td>
<td>7</td>
<td>Settable</td>
<td>WWDG</td>
<td>Window Watchdog interrupt</td>
<td>0x0000 0040</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>Settable</td>
<td>PVD_PVM</td>
<td>PVD through EXTI line 16 interrupt</td>
<td>0x0000 0044</td>
</tr>
<tr>
<td>2</td>
<td>9</td>
<td>Settable</td>
<td>RTC/TAMP/CSS_LSE</td>
<td>RTC/TAMP/CSS on LSE through EXTI line 19 interrupt</td>
<td>0x0000 0048</td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>Settable</td>
<td>RTC_WKUP</td>
<td>RTC wake-up timer through EXTI line 20 interrupt</td>
<td>0x0000 004C</td>
</tr>
<tr>
<td>4</td>
<td>11</td>
<td>Settable</td>
<td>FLASH</td>
<td>Flash global interrupt</td>
<td>0x0000 0050</td>
</tr>
<tr>
<td>5</td>
<td>12</td>
<td>Settable</td>
<td>RCC</td>
<td>RCC global interrupt</td>
<td>0x0000 0054</td>
</tr>
<tr>
<td>6</td>
<td>13</td>
<td>Settable</td>
<td>EXTI0</td>
<td>EXTI Line0 interrupt</td>
<td>0x0000 0058</td>
</tr>
<tr>
<td>7</td>
<td>14</td>
<td>Settable</td>
<td>EXTI1</td>
<td>EXTI Line1 interrupt</td>
<td>0x0000 005C</td>
</tr>
<tr>
<td>8</td>
<td>15</td>
<td>Settable</td>
<td>EXTI2</td>
<td>EXTI Line2 interrupt</td>
<td>0x0000 0060</td>
</tr>
<tr>
<td>9</td>
<td>16</td>
<td>Settable</td>
<td>EXTI3</td>
<td>EXTI Line3 interrupt</td>
<td>0x0000 0064</td>
</tr>
<tr>
<td>10</td>
<td>17</td>
<td>Settable</td>
<td>EXTI4</td>
<td>EXTI Line4 interrupt</td>
<td>0x0000 0068</td>
</tr>
<tr>
<td>11</td>
<td>18</td>
<td>Settable</td>
<td>DMA1_CH1</td>
<td>DMA1 channel 1 interrupt</td>
<td>0x0000 006C</td>
</tr>
<tr>
<td>12</td>
<td>19</td>
<td>Settable</td>
<td>DMA1_CH2</td>
<td>DMA1 channel 2 interrupt</td>
<td>0x0000 0070</td>
</tr>
<tr>
<td>13</td>
<td>20</td>
<td>Settable</td>
<td>DMA1_CH3</td>
<td>DMA1 channel 3 interrupt</td>
<td>0x0000 0074</td>
</tr>
<tr>
<td>14</td>
<td>21</td>
<td>Settable</td>
<td>DMA1_CH4</td>
<td>DMA1 channel 4 interrupt</td>
<td>0x0000 0078</td>
</tr>
<tr>
<td>Position</td>
<td>Priority</td>
<td>Type of priority</td>
<td>Acronym</td>
<td>Description</td>
<td>Address</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>------------------</td>
<td>---------</td>
<td>-------------</td>
<td>---------</td>
</tr>
<tr>
<td>15</td>
<td>22</td>
<td>Settable</td>
<td>DMA1_CH5</td>
<td>DMA1 channel 5 interrupt</td>
<td>0x0000 007C</td>
</tr>
<tr>
<td>16</td>
<td>23</td>
<td>Settable</td>
<td>DMA1_CH6</td>
<td>DMA1 channel 6 interrupt</td>
<td>0x0000 0080</td>
</tr>
<tr>
<td>17</td>
<td>24</td>
<td>Settable</td>
<td>DMA1_CH7</td>
<td>DMA1 channel 7 interrupt</td>
<td>0x0000 0084</td>
</tr>
<tr>
<td>18</td>
<td>25</td>
<td>Settable</td>
<td>ADC1_2</td>
<td>ADC1 and ADC2 global interrupt</td>
<td>0x0000 0088</td>
</tr>
<tr>
<td>19</td>
<td>26</td>
<td>Settable</td>
<td>USB_HP</td>
<td>USB High priority interrupts</td>
<td>0x0000 008C</td>
</tr>
<tr>
<td>20</td>
<td>27</td>
<td>Settable</td>
<td>USB_LP</td>
<td>USB Low priority interrupts</td>
<td>0x0000 0090</td>
</tr>
<tr>
<td>21</td>
<td>28</td>
<td>Settable</td>
<td>FDCAN1_IT0</td>
<td>FDCAN1 interrupt 0</td>
<td>0x0000 0094</td>
</tr>
<tr>
<td>22</td>
<td>29</td>
<td>Settable</td>
<td>FDCAN1_IT1</td>
<td>FDCAN1 interrupt1</td>
<td>0x0000 0098</td>
</tr>
<tr>
<td>23</td>
<td>30</td>
<td>Settable</td>
<td>EXTI9_5</td>
<td>EXTI Line[9:5] interrupts</td>
<td>0x0000 009C</td>
</tr>
<tr>
<td>24</td>
<td>31</td>
<td>Settable</td>
<td>TIM1_BRK/TIM15</td>
<td>TIM1 Break/TIM15 global interrupts</td>
<td>0x0000 00A0</td>
</tr>
<tr>
<td>25</td>
<td>32</td>
<td>Settable</td>
<td>TIM1_UP/TIM16</td>
<td>TIM1 Update/TIM16 global interrupts</td>
<td>0x0000 00A4</td>
</tr>
<tr>
<td>26</td>
<td>33</td>
<td>Settable</td>
<td>TIM1_TRG_COM/TIM17/TIM1_DIR/TIM1_IDX</td>
<td>TIM1 trigger and commutation/TIM17 interrupts/TIM1 Direction Change interrupt/TIM1 Index</td>
<td>0x0000 00A8</td>
</tr>
<tr>
<td>27</td>
<td>34</td>
<td>Settable</td>
<td>TIM1_CC</td>
<td>TIM1 capture compare interrupt</td>
<td>0x0000 00AC</td>
</tr>
<tr>
<td>28</td>
<td>35</td>
<td>Settable</td>
<td>TIM2</td>
<td>TIM2 global interrupt</td>
<td>0x0000 00B0</td>
</tr>
<tr>
<td>29</td>
<td>36</td>
<td>Settable</td>
<td>TIM3</td>
<td>TIM3 global interrupt</td>
<td>0x0000 00B4</td>
</tr>
<tr>
<td>30</td>
<td>37</td>
<td>Settable</td>
<td>TIM4</td>
<td>TIM4 global interrupt</td>
<td>0x0000 00B8</td>
</tr>
<tr>
<td>31</td>
<td>38</td>
<td>Settable</td>
<td>I2C1_EV</td>
<td>I2C1 event interrupt and EXTI line 23 interrupt</td>
<td>0x0000 00BC</td>
</tr>
<tr>
<td>32</td>
<td>39</td>
<td>Settable</td>
<td>I2C1_ER</td>
<td>I2C1 error interrupt</td>
<td>0x0000 00C0</td>
</tr>
<tr>
<td>33</td>
<td>40</td>
<td>Settable</td>
<td>I2C2_EV</td>
<td>I2C2 event interrupt and EXTI line 24 interrupt</td>
<td>0x0000 00C4</td>
</tr>
<tr>
<td>34</td>
<td>41</td>
<td>Settable</td>
<td>I2C2_ER</td>
<td>I2C2 error interrupt</td>
<td>0x0000 00C8</td>
</tr>
<tr>
<td>35</td>
<td>42</td>
<td>Settable</td>
<td>SPI1</td>
<td>SPI1 global interrupt</td>
<td>0x0000 00CC</td>
</tr>
<tr>
<td>36</td>
<td>43</td>
<td>Settable</td>
<td>SPI2</td>
<td>SPI2 global interrupt</td>
<td>0x0000 00D0</td>
</tr>
<tr>
<td>37</td>
<td>44</td>
<td>Settable</td>
<td>USART1</td>
<td>USART1 global interrupt and EXTI line 25</td>
<td>0x0000 00D4</td>
</tr>
<tr>
<td>38</td>
<td>45</td>
<td>Settable</td>
<td>USART2</td>
<td>USART2 global interrupt and EXTI line 26</td>
<td>0x0000 00D8</td>
</tr>
<tr>
<td>39</td>
<td>46</td>
<td>Settable</td>
<td>USART3</td>
<td>USART3 global interrupt and EXTI line 28</td>
<td>0x0000 00DC</td>
</tr>
<tr>
<td>40</td>
<td>47</td>
<td>Settable</td>
<td>EXTI15_10</td>
<td>EXTI line[15:10] interrupts</td>
<td>0x0000 00E0</td>
</tr>
<tr>
<td>41</td>
<td>48</td>
<td>Settable</td>
<td>RTC_ALARM</td>
<td>RTC alarms interrupts</td>
<td>0x0000 00E4</td>
</tr>
<tr>
<td>42</td>
<td>49</td>
<td>Settable</td>
<td>USBWakeUP</td>
<td>USB wake-up from suspend (EXTI line 18)</td>
<td>0x0000 00E8</td>
</tr>
<tr>
<td>43</td>
<td>50</td>
<td>Settable</td>
<td>TIM8_BRK/TIM8_TERR/TIM8_IERR</td>
<td>TIM8 Break interrupt/TIM8 Transition error/TIM8 Index error</td>
<td>0x0000 00EC</td>
</tr>
<tr>
<td>44</td>
<td>51</td>
<td>Settable</td>
<td>TIM8_UP</td>
<td>TIM8 Update interrupt</td>
<td>0x0000 00F0</td>
</tr>
</tbody>
</table>
### Nested vectored interrupt controller (NVIC)

Table 97. STM32G4 series vector table (continued)

<table>
<thead>
<tr>
<th>Position</th>
<th>Priority</th>
<th>Type of priority</th>
<th>Acronym</th>
<th>Description</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>52</td>
<td>Settable</td>
<td>TIM8_TRG_COM/TIM8_DIR/TIM8_IDX</td>
<td>TIM8 trigger and commutation interrupt/TIM8 Direction Change interrupt/TIM8 Index</td>
<td>0x0000 00F4</td>
</tr>
<tr>
<td>46</td>
<td>53</td>
<td>Settable</td>
<td>TIM8_CC</td>
<td>TIM8 capture compare interrupt</td>
<td>0x0000 00F8</td>
</tr>
<tr>
<td>47</td>
<td>54</td>
<td>Settable</td>
<td>ADC3</td>
<td>ADC3 global interrupt</td>
<td>0x0000 00FC</td>
</tr>
<tr>
<td>48</td>
<td>55</td>
<td>Settable</td>
<td>FSMC</td>
<td>FSMC global interrupt</td>
<td>0x0000 0100</td>
</tr>
<tr>
<td>49</td>
<td>56</td>
<td>Settable</td>
<td>LPTIM1</td>
<td>LPTIM1 global interrupt</td>
<td>0x0000 0104</td>
</tr>
<tr>
<td>50</td>
<td>57</td>
<td>Settable</td>
<td>TIM5</td>
<td>TIM5 global interrupt</td>
<td>0x0000 0108</td>
</tr>
<tr>
<td>51</td>
<td>58</td>
<td>Settable</td>
<td>SPI3</td>
<td>SPI3 global interrupt</td>
<td>0x0000 010C</td>
</tr>
<tr>
<td>52</td>
<td>59</td>
<td>Settable</td>
<td>UART4</td>
<td>UART4 global interrupt and EXTI line 34 interrupts</td>
<td>0x0000 0110</td>
</tr>
<tr>
<td>53</td>
<td>60</td>
<td>Settable</td>
<td>UART5</td>
<td>UART5 global interrupt and EXTI line 35 interrupts</td>
<td>0x0000 0114</td>
</tr>
<tr>
<td>54</td>
<td>61</td>
<td>Settable</td>
<td>TIM6_DACUNDER</td>
<td>TIM6 and DAC1/3 underrun global interrupts</td>
<td>0x0000 0118</td>
</tr>
<tr>
<td>55</td>
<td>62</td>
<td>Settable</td>
<td>TIM7_DACUNDER</td>
<td>TIM7 and DAC2/4 underrun global interrupts</td>
<td>0x0000 011C</td>
</tr>
<tr>
<td>56</td>
<td>63</td>
<td>Settable</td>
<td>DMA2_CH1</td>
<td>DMA2 channel 1 interrupt</td>
<td>0x0000 0120</td>
</tr>
<tr>
<td>57</td>
<td>64</td>
<td>Settable</td>
<td>DMA2_CH2</td>
<td>DMA2 channel 2 interrupt</td>
<td>0x0000 0124</td>
</tr>
<tr>
<td>58</td>
<td>65</td>
<td>Settable</td>
<td>DMA2_CH3</td>
<td>DMA2 channel 3 interrupt</td>
<td>0x0000 0128</td>
</tr>
<tr>
<td>59</td>
<td>66</td>
<td>Settable</td>
<td>DMA2_CH4</td>
<td>DMA2 channel 4 interrupt</td>
<td>0x0000 012C</td>
</tr>
<tr>
<td>60</td>
<td>67</td>
<td>Settable</td>
<td>DMA2_CH5</td>
<td>DMA2 channel 5 interrupt</td>
<td>0x0000 0130</td>
</tr>
<tr>
<td>61</td>
<td>68</td>
<td>Settable</td>
<td>ADC4</td>
<td>ADC4 global interrupt</td>
<td>0x0000 0134</td>
</tr>
<tr>
<td>62</td>
<td>69</td>
<td>Settable</td>
<td>ADC5</td>
<td>ADC5 global interrupt</td>
<td>0x0000 0138</td>
</tr>
<tr>
<td>63</td>
<td>70</td>
<td>Settable</td>
<td>UCPD1</td>
<td>UCPD1 global interrupt and EXTI line 43</td>
<td>0x0000 013C</td>
</tr>
<tr>
<td>64</td>
<td>71</td>
<td>Settable</td>
<td>COMP1_2_3</td>
<td>COMP1/COMP2/COMP3 through EXTI lines 21/22/29 interrupts</td>
<td>0x0000 0140</td>
</tr>
<tr>
<td>65</td>
<td>72</td>
<td>Settable</td>
<td>COMP4_5_6</td>
<td>COMP4/COMP5/COMP6 through EXTI lines 30/31/32 interrupts</td>
<td>0x0000 0144</td>
</tr>
<tr>
<td>66</td>
<td>73</td>
<td>Settable</td>
<td>COMP7</td>
<td>COMP7 through EXTI line 33</td>
<td>0x0000 0148</td>
</tr>
<tr>
<td>67</td>
<td>74</td>
<td>Settable</td>
<td>HRTIM_Master_IRQHandler</td>
<td>HRTIM master timer interrupt (hrtim_it1)</td>
<td>0x0000 014C</td>
</tr>
<tr>
<td>68</td>
<td>75</td>
<td>Settable</td>
<td>HRTIM_TIMA_IRQHandler</td>
<td>HRTIM timer A interrupt (hrtim_it2)</td>
<td>0x0000 0150</td>
</tr>
<tr>
<td>69</td>
<td>76</td>
<td>Settable</td>
<td>HRTIM_TIMB_IRQHandler</td>
<td>HRTIM timer B interrupt (hrtim_it3)</td>
<td>0x0000 0154</td>
</tr>
<tr>
<td>70</td>
<td>77</td>
<td>Settable</td>
<td>HRTIM_TIMC_IRQHandler</td>
<td>HRTIM timer C interrupt (hrtim_it4)</td>
<td>0x0000 0158</td>
</tr>
<tr>
<td>71</td>
<td>78</td>
<td>Settable</td>
<td>HRTIM_TIMD_IRQHandler</td>
<td>HRTIM timer D interrupt (hrtim_it5)</td>
<td>0x0000 015C</td>
</tr>
<tr>
<td>72</td>
<td>79</td>
<td>Settable</td>
<td>HRTIM_TIME_IRQHandler</td>
<td>HRTIM timer E interrupt (hrtim_it6)</td>
<td>0x0000 0160</td>
</tr>
<tr>
<td>73</td>
<td>80</td>
<td>Settable</td>
<td>HRTIM_TIM_FLT_IRQHandler</td>
<td>HRTIM fault interrupt (hrtim_it8)</td>
<td>0x0000 0164</td>
</tr>
<tr>
<td>74</td>
<td>81</td>
<td>Settable</td>
<td>HRTIM_TIMF_IRQHandler</td>
<td>hrtim_it7 / HRTIM timer F interrupt</td>
<td>0x0000 0168</td>
</tr>
<tr>
<td>75</td>
<td>82</td>
<td>Settable</td>
<td>CRS</td>
<td>CRS interrupt</td>
<td>0x0000 016C</td>
</tr>
</tbody>
</table>
### Table 97. STM32G4 series vector table (continued)

<table>
<thead>
<tr>
<th>Position</th>
<th>Priority</th>
<th>Type of priority</th>
<th>Acronym</th>
<th>Description</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>76</td>
<td>83</td>
<td>Settable</td>
<td>SAI</td>
<td>SAI</td>
<td>0x0000 0170</td>
</tr>
<tr>
<td>77</td>
<td>84</td>
<td>Settable</td>
<td>TIM20_BRK/ TIM20_TERR/ TIM20_IERR</td>
<td>TIM20 Break interrupt/TIM20 Transition error/TIM20 Index error</td>
<td>0x0000 0174</td>
</tr>
<tr>
<td>78</td>
<td>85</td>
<td>Settable</td>
<td>TIM20_UP</td>
<td>TIM20 Update interrupt</td>
<td>0x0000 0178</td>
</tr>
<tr>
<td>79</td>
<td>86</td>
<td>Settable</td>
<td>TIM20_TRG_COM/ TIM20_DIR/TIM20_IDX</td>
<td>TIM20 Trigger and commutation interrupt/TIM20 Direction Change interrupt/TIM20 Index</td>
<td>0x0000 017C</td>
</tr>
<tr>
<td>80</td>
<td>87</td>
<td>Settable</td>
<td>TIM20_CC</td>
<td>TIM20 capture compare interrupt</td>
<td>0x0000 0180</td>
</tr>
<tr>
<td>81</td>
<td>88</td>
<td>Settable</td>
<td>FPU</td>
<td>Floating point interrupt</td>
<td>0x0000 0184</td>
</tr>
<tr>
<td>82</td>
<td>89</td>
<td>Settable</td>
<td>I2C4_EV</td>
<td>I2C4 event interrupt and EXTI line 42</td>
<td>0x0000 0188</td>
</tr>
<tr>
<td>83</td>
<td>90</td>
<td>Settable</td>
<td>I2C4_ER</td>
<td>I2C4 error interrupt</td>
<td>0x0000 018C</td>
</tr>
<tr>
<td>84</td>
<td>91</td>
<td>Settable</td>
<td>SPI4</td>
<td>SPI4 global interrupt</td>
<td>0x0000 0190</td>
</tr>
<tr>
<td>85</td>
<td>92</td>
<td>Settable</td>
<td>AES</td>
<td>AES global interrupt</td>
<td>0x0000 0194</td>
</tr>
<tr>
<td>86</td>
<td>93</td>
<td>Settable</td>
<td>FDCAN2_IT0</td>
<td>FDCAN2 Interrupt 0</td>
<td>0x0000 0198</td>
</tr>
<tr>
<td>87</td>
<td>94</td>
<td>Settable</td>
<td>FDCAN2_IT1</td>
<td>FDCAN2 Interrupt 1</td>
<td>0x0000 019C</td>
</tr>
<tr>
<td>88</td>
<td>95</td>
<td>Settable</td>
<td>FDCAN3_IT0</td>
<td>FDCAN3 Interrupt 0</td>
<td>0x0000 01A0</td>
</tr>
<tr>
<td>89</td>
<td>96</td>
<td>Settable</td>
<td>FDCAN3_IT1</td>
<td>FDCAN3 Interrupt 0</td>
<td>0x0000 01A4</td>
</tr>
<tr>
<td>90</td>
<td>97</td>
<td>Settable</td>
<td>RNG</td>
<td>RNG global interrupt</td>
<td>0x0000 01A8</td>
</tr>
<tr>
<td>91</td>
<td>98</td>
<td>Settable</td>
<td>LPUART</td>
<td>LPUART global interrupt</td>
<td>0x0000 01AC</td>
</tr>
<tr>
<td>92</td>
<td>99</td>
<td>Settable</td>
<td>I2C3_EV</td>
<td>I2C3 event and EXTI line 27 interrupts</td>
<td>0x0000 01B0</td>
</tr>
<tr>
<td>93</td>
<td>100</td>
<td>Settable</td>
<td>I2C3_ER</td>
<td>I2C3 error interrupt</td>
<td>0x0000 01B4</td>
</tr>
<tr>
<td>94</td>
<td>101</td>
<td>Settable</td>
<td>DMAMUX_OVR</td>
<td>DMAMUX overrun interrupt</td>
<td>0x0000 01B8</td>
</tr>
<tr>
<td>95</td>
<td>102</td>
<td>Settable</td>
<td>QUADSPI</td>
<td>QUADSPI global interrupt</td>
<td>0x0000 01BC</td>
</tr>
<tr>
<td>96</td>
<td>103</td>
<td>Settable</td>
<td>DMA1_CH8</td>
<td>DMA1 channel 8 interrupt</td>
<td>0x0000 01C0</td>
</tr>
<tr>
<td>97</td>
<td>104</td>
<td>Settable</td>
<td>DMA2_CH6</td>
<td>DMA2 channel 6 interrupt</td>
<td>0x0000 01C4</td>
</tr>
<tr>
<td>98</td>
<td>105</td>
<td>Settable</td>
<td>DMA2_CH7</td>
<td>DMA2 channel 7 interrupt</td>
<td>0x0000 01C8</td>
</tr>
<tr>
<td>99</td>
<td>106</td>
<td>Settable</td>
<td>DMA2_CH8</td>
<td>DMA2 channel 8 interrupt</td>
<td>0x0000 01CC</td>
</tr>
<tr>
<td>100</td>
<td>107</td>
<td>Settable</td>
<td>CORDIC</td>
<td>CORDIC interrupt</td>
<td>0x0000 01D0</td>
</tr>
<tr>
<td>101</td>
<td>108</td>
<td>Settable</td>
<td>FMAC</td>
<td>FMAC interrupt</td>
<td>0x0000 01D4</td>
</tr>
</tbody>
</table>
15 Extended interrupts and events controller (EXTI)

15.1 Introduction

The EXTI main features are:
- Generation of up to 42 event/interrupt requests
  - 29 configurable lines
  - 13 direct lines
- Independent mask on each event/interrupt line
- Configurable rising or falling edge (configurable lines only)
- Dedicated status bit (configurable lines only)
- Emulation of event/interrupt requests (configurable lines only)

15.2 EXTI main features

The extended interrupts and events controller (EXTI) manages the external and internal asynchronous events/interrupts and generates the event request to the CPU/Interrupt Controller and a wake-up request to the Power Controller.

The EXTI allows the management of up to 42 event lines which can wake up from the Stop mode.

The lines are either configurable or direct:
- The lines are configurable: the active edge can be chosen independently, and a status flag indicates the source of the interrupt. The configurable lines are used by the I/Os external interrupts, and by few peripherals.
- The lines are direct: they are used by some peripherals to generate a wake-up from Stop event or interrupt. The status flag is provided by the peripheral.

Each line can be masked independently for an interrupt or an event generation.

This controller also allows to emulate events or interrupts by software, multiplexed with the corresponding hardware event line, by writing to a dedicated register.

15.3 EXTI functional description

For the configurable interrupt lines, the interrupt line should be configured and enabled in order to generate an interrupt. This is done by programming the two trigger registers with the desired edge detection and by enabling the interrupt request by writing 1 to the corresponding bit in the interrupt mask register. When the selected edge occurs on the interrupt line, an interrupt request is generated. The pending bit corresponding to the interrupt line is also set. This request is cleared by writing 1 in the pending register.

For the direct interrupt lines, the interrupt is enabled by default in the interrupt mask register and there is no corresponding pending bit in the pending register.

To generate an event, the event line should be configured and enabled. This is done by programming the two trigger registers with the desired edge detection and by enabling the event request by writing 1 to the corresponding bit in the event mask register. When the
selected edge occurs on the event line, an event pulse is generated. The pending bit corresponding to the event line is not set.

For the configurable lines, an interrupt/event request can also be generated by software by writing 1 in the software interrupt/event register.

Note: The interrupts or events associated to the direct lines are triggered only when the system is in Stop mode. If the system is still running, no interrupt/event is generated by the EXTI.

15.3.1 EXTI block diagram

The extended interrupt/event block diagram is shown on Figure 35.

**Figure 35. Configurable interrupt/event block diagram**

15.3.2 Wake-up event management

The devices handle external or internal events to wake up the core (WFE). The wake-up event can be generated either by:

- enabling an interrupt in the peripheral control register but not in the NVIC, and enabling the SEVONPEND bit in the Cortex™-M4 System Control register. When the MCU resumes from WFE, the EXTI peripheral interrupt pending bit and the peripheral NVIC IRQ channel pending bit (in the NVIC interrupt clear pending register) have to be cleared
- or by configuring an EXTI line in event mode. When the CPU resumes from WFE, it is not necessary to clear the peripheral interrupt pending bit or the NVIC IRQ channel pending bit as the pending bit corresponding to the event line is not set.
15.3.3 Peripherals asynchronous Interrupts

Some peripherals are able to generate events when the system is in run mode and also when the system is in Stop mode, allowing to wake up the system from Stop mode.

To accomplish this, the peripheral generates both a synchronized (to the system clock, e.g. APB clock) and an asynchronous version of the event. This asynchronous event is connected to an EXTI direct line.

*Note:* Few peripherals with wake-up from Stop capability are connected to an EXTI configurable line. In this case, the EXTI configuration is necessary to allow the wake-up from Stop mode.

15.3.4 Hardware interrupt selection

To configure a line as an interrupt source, use the following procedure:

1. Configure the corresponding mask bit in the EXTI_IMR register.
2. Configure the Trigger Selection bits of the Interrupt line (EXTI_RTSR and EXTI_FTSR).
3. Configure the enable and mask bits that control the NVIC IRQ channel mapped to the EXTI so that an interrupt coming from one of the EXTI lines can be correctly acknowledged.

*Note:* The direct lines do not require any EXTI configuration.

15.3.5 Hardware event selection

To configure a line as an event source, use the following procedure:

1. Configure the corresponding mask bit in the EXTI_EMR register.
2. Configure the Trigger Selection bits of the Event line (EXTI_RTSR and EXTI_FTSR).

15.3.6 Software interrupt/event selection

Any of the configurable lines can be configured as a software interrupt/event line. The procedure to generate a software interrupt is as follows:

1. Configure the corresponding mask bit (EXTI_IMR, EXTI_EMR).
2. Set the required bit of the software interrupt register (EXTI_SWIER).

15.4 EXTI interrupt/event line mapping

In the STM32G4 series, 42 interrupt/event lines are available. The GPIOs are connected to 16 configurable interrupt/event lines (see Figure 36).
The EXTI lines are connected as shown in Table 98: EXTI lines connections.

### Table 98. EXTI lines connections

<table>
<thead>
<tr>
<th>EXTI line</th>
<th>Line source</th>
<th>Line type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-15</td>
<td>GPIO</td>
<td>Configurable</td>
</tr>
<tr>
<td>16</td>
<td>PVD</td>
<td>Configurable</td>
</tr>
<tr>
<td>17</td>
<td>RTC alarm event</td>
<td>Configurable</td>
</tr>
<tr>
<td>18</td>
<td>USB Device FS wake-up event</td>
<td>Direct</td>
</tr>
<tr>
<td>19</td>
<td>Timestamp or CSS_LSE</td>
<td>Configurable</td>
</tr>
<tr>
<td>20</td>
<td>RTC wake-up timer</td>
<td>Configurable</td>
</tr>
</tbody>
</table>
### Table 98. EXTI lines connections (continued)

<table>
<thead>
<tr>
<th>EXTI line</th>
<th>Line source</th>
<th>Line type</th>
</tr>
</thead>
<tbody>
<tr>
<td>21</td>
<td>COMP1 output</td>
<td>Configurable</td>
</tr>
<tr>
<td>22</td>
<td>COMP2 output</td>
<td>Configurable</td>
</tr>
<tr>
<td>23</td>
<td>I2C1 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>24</td>
<td>I2C2 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>25</td>
<td>USART1 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>26</td>
<td>USART2 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>27</td>
<td>I2C3 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>28</td>
<td>USART3 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>29</td>
<td>COMP3 output</td>
<td>Configurable</td>
</tr>
<tr>
<td>30</td>
<td>COMP4 output</td>
<td>Configurable</td>
</tr>
<tr>
<td>31</td>
<td>COMP5 output</td>
<td>Configurable</td>
</tr>
<tr>
<td>32</td>
<td>COMP6 output</td>
<td>Configurable</td>
</tr>
<tr>
<td>33</td>
<td>COMP7 output</td>
<td>Configurable</td>
</tr>
<tr>
<td>34</td>
<td>UART4 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>35</td>
<td>UART5 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>36</td>
<td>LPUART1 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>37</td>
<td>LPTIM1 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>40</td>
<td>PVM1 wake-up</td>
<td>Configurable</td>
</tr>
<tr>
<td>41</td>
<td>PVM2 wake-up</td>
<td>Configurable</td>
</tr>
<tr>
<td>42</td>
<td>I2C4 wake-up</td>
<td>Direct</td>
</tr>
<tr>
<td>43</td>
<td>UCPD1</td>
<td>Direct</td>
</tr>
</tbody>
</table>
15.5 **EXTI registers**

Refer to [Section 1.2 on page 73](#) for a list of abbreviations used in register descriptions.

The peripheral registers have to be accessed by words (32-bit).

### 15.5.1 Interrupt mask register 1 (EXTI_IMR1)

Address offset: 0x00

Reset value: Direct lines are set to 1, others lines are set to 0. See Table 98.

<table>
<thead>
<tr>
<th>IM31</th>
<th>IM30</th>
<th>IM29</th>
<th>IM28</th>
<th>IM27</th>
<th>IM26</th>
<th>IM25</th>
<th>IM24</th>
<th>IM23</th>
<th>IM22</th>
<th>IM21</th>
<th>IM20</th>
<th>IM19</th>
<th>IM18</th>
<th>IM17</th>
<th>IM16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IM15</th>
<th>IM14</th>
<th>IM13</th>
<th>IM12</th>
<th>IM11</th>
<th>IM10</th>
<th>IM9</th>
<th>IM8</th>
<th>IM7</th>
<th>IM6</th>
<th>IM5</th>
<th>IM4</th>
<th>IM3</th>
<th>IM2</th>
<th>IM1</th>
<th>IM0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:0 **IMx**: Interrupt Mask on line x (x = 31 to 0)

0: Interrupt request from Line x is masked
1: Interrupt request from Line x is not masked

**Note:** The reset value for the direct lines is set to 1 to enable the interrupt by default.

### 15.5.2 Event mask register 1 (EXTI_EMR1)

Address offset: 0x04

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>EM15</th>
<th>EM14</th>
<th>EM13</th>
<th>EM12</th>
<th>EM11</th>
<th>EM10</th>
<th>EM9</th>
<th>EM8</th>
<th>EM7</th>
<th>EM6</th>
<th>EM5</th>
<th>EM4</th>
<th>EM3</th>
<th>EM2</th>
<th>EM1</th>
<th>EM0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:0 **EMx**: Event mask on line x (x = 31 to 0)

0: Event request from line x is masked
1: Event request from line x is not masked

### 15.5.3 Rising trigger selection register 1 (EXTI_RTSR1)

Address offset: 0x08

Reset value: 0x0000 0000
### 15.5.4 Falling trigger selection register 1 (EXTI_FTSR1)

Address offset: 0x0C

<table>
<thead>
<tr>
<th>Bits</th>
<th>Configuration</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:29</td>
<td>RTx: Rising trigger event configuration bit of line x (x = 31 to 29)</td>
<td>0: Rising trigger disabled (for Event and Interrupt) for input line 1: Rising trigger enabled (for Event and Interrupt) for input line</td>
</tr>
<tr>
<td>28:23</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>22:19</td>
<td>FTx: Falling trigger event configuration bit of line x (x = 22 to 19)</td>
<td>0: Falling trigger disabled (for Event and Interrupt) for input line 1: Falling trigger enabled (for Event and Interrupt) for input line</td>
</tr>
<tr>
<td>18</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>17:0</td>
<td>FTx: Falling trigger event configuration bit of line x (x = 17 to 0)</td>
<td>0: Falling trigger disabled (for Event and Interrupt) for input line 1: Falling trigger enabled (for Event and Interrupt) for input line</td>
</tr>
</tbody>
</table>

Note: The configurable wake-up lines are edge-triggered. No glitch must be generated on these lines. If a rising edge on a configurable interrupt line occurs during a write operation in the EXTI_RTSR register, the pending bit is not set. Rising and falling edge triggers can be set for the same interrupt line. In this case, both generate a trigger condition.
Bits 17:0 **FTx**: Falling trigger event configuration bit of line x (x = 17 to 0)
0: Falling trigger disabled (for Event and Interrupt) for input line
1: Falling trigger enabled (for Event and Interrupt) for input line

**Note:** The configurable wake-up lines are edge-triggered. No glitch must be generated on these lines. If a falling edge on a configurable interrupt line occurs during a write operation to the EXTI_FTSR register, the pending bit is not set.
Rising and falling edge triggers can be set for the same interrupt line. In this case, both generate a trigger condition.

### 15.5.5 Software interrupt event register 1 (EXTI_SWIER1)

Address offset: 0x10
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>SWI 15</td>
<td>SWI 14</td>
<td>SWI 13</td>
<td>SWI 12</td>
<td>SWI 11</td>
<td>SWI 10</td>
<td>SWI 9</td>
<td>SWI 8</td>
<td>SWI 7</td>
<td>SWI 6</td>
<td>SWI 5</td>
<td>SWI 4</td>
<td>SWI 3</td>
<td>SWI 2</td>
<td>SWI 1</td>
<td>SWI 0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:29 **SWIx**: Software interrupt on line x (x = 31 o 29)
If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it is at '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generation.
This bit is cleared by clearing the corresponding bit in the EXTI_PR register (by writing 1 into the bit).

Bits 28:23 Reserved, must be kept at reset value.

Bits 22:19 **SWIx**: Software interrupt on line x (x = 22 o 19)
If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it is at '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generation.
This bit is cleared by clearing the corresponding bit in the EXTI_PR register (by writing 1 into the bit).

Bit 18 Reserved, must be kept at reset value.

Bits 17:0 **SWIx**: Software interrupt on line x (x = 17 to 0)
If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it is at '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generation.
This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing 1 into the bit).
### 15.5.6 Pending register 1 (EXTI_PR1)

Address offset: 0x14  
Reset value: undefined

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td></td>
<td></td>
<td></td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>PIF15</td>
<td>PIF14</td>
<td>PIF13</td>
<td>PIF12</td>
<td>PIF11</td>
<td>PIF10</td>
<td>PIF9</td>
<td>PIF8</td>
<td>PIF7</td>
<td>PIF6</td>
<td>PIF5</td>
<td>PIF4</td>
<td>PIF3</td>
<td>PIF2</td>
<td>PIF1</td>
<td>PIF0</td>
</tr>
<tr>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
</tr>
</tbody>
</table>

**Bits 31:29 PIFx**: Pending interrupt flag on line x (x = 31 to 29)

0: No trigger request occurred  
1: Selected trigger request occurred  
This bit is set when the selected edge event arrives on the interrupt line. This bit is cleared by writing 1 to the bit.

**Bits 28:23** Reserved, must be kept at reset value.

**Bits 22:19 PIFx**: Pending interrupt flag on line x (x = 22 to 19)

0: No trigger request occurred  
1: Selected trigger request occurred  
This bit is set when the selected edge event arrives on the interrupt line. This bit is cleared by writing 1 to the bit.

**Bit 18** Reserved, must be kept at reset value.

**Bits 17:0 PIFx**: Pending interrupt flag on line x (x = 17 to 0)

0: No trigger request occurred  
1: Selected trigger request occurred  
This bit is set when the selected edge event arrives on the interrupt line. This bit is cleared by writing 1 to the bit.

### 15.5.7 Interrupt mask register 2 (EXTI_IMR2)

Address offset: 0x20  
Reset value: Direct lines are set to 1, others lines are set to 0. See Table 98.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:12  Reserved, must be kept at reset value

Bits 11:8  IMx: Interrupt mask on line x (x = 43 to 40)
0: Interrupt request from line x is masked
1: Interrupt request from line x is not masked

Bits 7:6  Reserved, must be kept at reset value

Bits 5:0  IMx: Interrupt mask on line x (x = 37 to 32)
0: Interrupt request from line x is masked
1: Interrupt request from line x is not masked

Note: The reset value for the direct lines is set to 1 to enable the interrupt by default.

15.5.8  Event mask register 2 (EXTI_EMR2)

Address offset: 0x24
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:12  Reserved, must be kept at reset value.

Bits 11:8  EMx: Event mask on line x (x = 43 to 40)
0: Event request from line x is masked
1: Event request from line x is not masked

Bits 7:6  Reserved, must be kept at reset value.

Bits 5:0  EMx: Event mask on line x (x = 37 to 32)
0: Event request from line x is masked
1: Event request from line x is not masked

15.5.9  Rising trigger selection register 2 (EXTI_RTSR2)

Address offset: 0x28
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Extended interrupts and events controller (EXTI) RM0440

Bits 31:10  Reserved, must be kept at reset value.

Bits 9:8  \textbf{RT}x: Rising trigger event configuration bit of line x (x = 40 to 41)
0: Rising trigger disabled (for Event and Interrupt) for input line
1: Rising trigger enabled (for Event and Interrupt) for input line

Bits 7:2  Reserved, must be kept at reset value.

Bits 1:0  \textbf{RT}x: Rising trigger event configuration bit of line x (x = 32 to 33)
0: Rising trigger disabled (for Event and Interrupt) for input line
1: Rising trigger enabled (for Event and Interrupt) for input line

Note:  The configurable wake-up lines are edge-triggered. No glitch must be generated on these lines. If a rising edge on a configurable interrupt line occurs during a write operation to the EXTI_RTSR register, the pending bit is not set.
Rising and falling edge triggers can be set for the same interrupt line. In this case, both generate a trigger condition.
15.5.10 **Falling trigger selection register 2 (EXTI_FTSR2)**

Address offset: 0x2C  
Reset value: 0x0000 0000

| Bits 31:10 | Reserved, must be kept at reset value. |
| Bits 9:8  | FTx: Falling trigger event configuration bit of line x (x = 40 to 41) |
| 0: Falling trigger disabled (for Event and Interrupt) for input line |
| 1: Falling trigger enabled (for Event and Interrupt) for input line |
| Bits 7:2  | Reserved, must be kept at reset value. |
| Bits 1:0  | FTx: Falling trigger event configuration bit of line x (x = 32 to 33) |
| 0: Falling trigger disabled (for Event and Interrupt) for input line |
| 1: Falling trigger enabled (for Event and Interrupt) for input line |

**Note:** The configurable wake-up lines are edge-triggered. No glitch must be generated on these lines. If a falling edge on a configurable interrupt line occurs during a write operation to the EXTI_FTSR register, the pending bit is not set.  
Rising and falling edge triggers can be set for the same interrupt line. In this case, both generate a trigger condition.

15.5.11 **Software interrupt event register 2 (EXTI_SWIER2)**

Address offset: 0x30  
Reset value: 0x0000 0000

| Bits 31:10 | Reserved, must be kept at reset value. |
| Bits 29:20 | Reserved, must be kept at reset value. |
| Bits 19:12 | Reserved, must be kept at reset value. |
| Bits 11:2 | FTx: Falling trigger event configuration bit of line x (x = 29 to 30) |
| 0: Falling trigger disabled (for Event and Interrupt) for input line |
| 1: Falling trigger enabled (for Event and Interrupt) for input line |
15.5.12 Pending register 2 (EXTI_PR2)

Address offset: 0x34
Reset value: undefined

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rc_w1</td>
<td>rc_w1</td>
<td>PIF41</td>
<td>PIF40</td>
<td>PIF39</td>
<td>PIF38</td>
<td>PIF37</td>
<td>PIF36</td>
<td>PIF35</td>
<td>PIF34</td>
<td>PIF33</td>
<td>PIF32</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
<td>rc_w1</td>
</tr>
</tbody>
</table>

Bits 31:10 Reserved, must be kept at reset value.

Bits 9:8 **PIFx**: Pending interrupt flag on line x (x = 40 to 41)
- 0: No trigger request occurred
- 1: Selected trigger request occurred
  This bit is set when the selected edge event arrives on the interrupt line. This bit is cleared by writing 1 into the bit.

Bits 7:2 Reserved, must be kept at reset value.

Bits 1:0 **PIFx**: Pending interrupt flag on line x (x = 32 to 33)
- 0: No trigger request occurred
- 1: Selected trigger request occurred
  This bit is set when the selected edge event arrives on the interrupt line. This bit is cleared by writing 1 into the bit.

Bits 9:8 **SWIx**: Software interrupt on line x (x = 40 to 41)
- If the interrupt is enabled on this line in EXTI_IMR, writing a ‘1’ to this bit when it is at ‘0’ sets the corresponding pending bit of EXTI_PR resulting in an interrupt request generation.
- This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing 1 to the bit).

Bits 7:2 Reserved, must be kept at reset value.

Bits 1:0 **SWIx**: Software interrupt on line x (x = 32 to 33)
- If the interrupt is enabled on this line in EXTI_IMR, writing a ‘1’ to this bit when it is at ‘0’ sets the corresponding pending bit of EXTI_PR resulting in an interrupt request generation.
- This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing 1 to the bit).
15.5.13 EXTI register map

Table 99 gives the EXTI register map and the reset values.

### Table 99. Extended interrupt/event controller register map and reset values

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00   | EXTI IMR1|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 11111111100000100000000000000000 |
| 0x04   | EXTI EMR1|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x08   | EXTI RTSR1|   RT31| RT30| RT29|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x0C   | EXTI FTSR1|   FT31| FT30| FT29|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x10   | EXTI SWIER1|  SW312| SW30| SW29|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x14   | EXTI PR1 |  PIF31| PIF30| PIF29|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x20   | EXTI IMR2 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 1101000111 |
| 0x24   | EXTI EMR2 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x28   | EXTI RTSR2|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x2C   | EXTI FTSR2|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x30   | EXTI SWIER2|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |
| 0x34   | EXTI PR2 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Reset value 00000000000000000000000000000000 |

Refer to Section 2.2 on page 81 for the register boundary addresses.
16  Cyclic redundancy check calculation unit (CRC)

16.1  Introduction

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from 8-, 16- or 32-bit data word and a generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the functional safety standards, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

16.2  CRC main features

- Uses CRC-32 (Ethernet) polynomial: 0x4C11DB7
  \[X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1\]
- Alternatively, uses fully programmable polynomial with programmable size (7, 8, 16, 32 bits)
- Handles 8-, 16-, 32-bit data size
- Programmable CRC initial value
- Single input/output 32-bit data register
- Input buffer to avoid bus stall during calculation
- CRC computation done in 4 AHB clock cycles (HCLK) for the 32-bit data size
- General-purpose 8-bit register (can be used for temporary storage)
- Reversibility option on I/O data
- Accessed through AHB slave peripheral by 32-bit words only, with the exception of CRC_DR register that can be accessed by words, right-aligned half-words and right-aligned bytes
16.3 CRC functional description

16.3.1 CRC block diagram

Figure 37. CRC calculation unit block diagram

16.3.2 CRC internal signals

Table 100. CRC internal input/output signals

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>crc_hclk</td>
<td>Digital input</td>
<td>AHB clock</td>
</tr>
</tbody>
</table>

16.3.3 CRC operation

The CRC calculation unit has a single 32-bit read/write data register (CRC_DR). It is used to input new data (write access), and holds the result of the previous CRC calculation (read access).

Each write operation to the data register creates a combination of the previous CRC value (stored in CRC_DR) and the new one. CRC computation is done on the whole 32-bit data word or byte by byte depending on the format of the data being written.

The CRC_DR register can be accessed by word, right-aligned half-word and right-aligned byte. For the other registers only 32-bit accesses are allowed.

The duration of the computation depends on data width:
- 4 AHB clock cycles for 32 bits
- 2 AHB clock cycles for 16 bits
- 1 AHB clock cycles for 8 bits

An input buffer allows a second data to be immediately written without waiting for any wait-states due to the previous CRC calculation.
The data size can be dynamically adjusted to minimize the number of write accesses for a given number of bytes. For instance, a CRC for 5 bytes can be computed with a word write followed by a byte write.

The input data can be reversed to manage the various endianness schemes. The reversing operation can be performed on 8 bits, 16 bits and 32 bits depending on the REV_IN[1:0] bits in the CRC_CR register.

For example, 0x1A2B3C4D input data are used for CRC calculation as:
- 0x58D43CB2 with bit-reversal done by byte
- 0xD458B23C with bit-reversal done by half-word
- 0xB23CD458 with bit-reversal done on the full word

The output data can also be reversed by setting the REV_OUT bit in the CRC_CR register. The operation is done at bit level. For example, 0x11223344 output data are converted to 0x22CC4488.

The CRC calculator can be initialized to a programmable value using the RESET control bit in the CRC_CR register (the default value is 0xFFFFFFFF).

The initial CRC value can be programmed with the CRC_INIT register. The CRC_DR register is automatically initialized upon CRC_INIT register write access.

The CRC_IDR register can be used to hold a temporary value related to CRC calculation. It is not affected by the RESET bit in the CRC_CR register.

**Polynomial programmability**

The polynomial coefficients are fully programmable through the CRC_POL register, and the polynomial size can be configured to be 7, 8, 16 or 32 bits by programming the POLYSIZE[1:0] bits in the CRC_CR register. Even polynomials are not supported.

*Note:* The type of an even polynomial is \(X+X^2+..+X^n\), while the type of an odd polynomial is \(1+X+X^2+..+X^n\).

If the CRC data is less than 32-bit, its value can be read from the least significant bits of the CRC_DR register.

To obtain a reliable CRC calculation, the change on-fly of the polynomial value or size cannot be performed during a CRC calculation. As a result, if a CRC calculation is ongoing, the application must either reset it or perform a CRC_DR read before changing the polynomial.

The default polynomial value is the CRC-32 (Ethernet) polynomial: 0x4C11DB7.
16.4 CRC registers

The CRC_DR register can be accessed by words, right-aligned half-words and right-aligned bytes. For the other registers only 32-bit accesses are allowed.

16.4.1 CRC data register (CRC_DR)

Address offset: 0x00
Reset value: 0xFFFF FFFF

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Bits 31:0** **DR[31:0]:** Data register bits

This register is used to write new data to the CRC calculator. It holds the previous CRC calculation result when it is read. If the data size is less than 32 bits, the least significant bits are used to write/read the correct value.

16.4.2 CRC independent data register (CRC_IDR)

Address offset: 0x04
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Bits 31:0** **IDR[31:0]:** General-purpose 32-bit data register bits

These bits can be used as a temporary storage location for four bytes. This register is not affected by CRC resets generated by the RESET bit in the CRC_CR register.
### 16.4.3 CRC control register (CRC_CR)

Address offset: 0x08  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

| 31:8 | Reserved, must be kept at reset value. |

**Bit 7** `REV_OUT`: Reverse output data  
This bit controls the reversal of the bit order of the output data.  
0: Bit order not affected  
1: Bit-reversed output format

**Bits 6:5** `REV_IN[1:0]`: Reverse input data  
This bitfield controls the reversal of the bit order of the input data  
00: Bit order not affected  
01: Bit reversal done by byte  
10: Bit reversal done by half-word  
11: Bit reversal done by word

**Bits 4:3** `POLYSIZE[1:0]`: Polynomial size  
These bits control the size of the polynomial.  
00: 32 bit polynomial  
01: 16 bit polynomial  
10: 8 bit polynomial  
11: 7 bit polynomial

**Bits 2:1** Reserved, must be kept at reset value.

**Bit 0** `RESET`: RESET bit  
This bit is set by software to reset the CRC calculation unit and set the data register to the value stored in the CRC_INIT register. This bit can only be set, it is automatically cleared by hardware.
16.4.4 CRC initial value (CRC_INIT)

Address offset: 0x10
Reset value: 0xFFFF FFFF

Bits 31:0 CRCINIT[31:0]: Programmable initial CRC value
This register is used to write the CRC initial value.

16.4.5 CRC polynomial (CRC_POL)

Address offset: 0x14
Reset value: 0x04C1 1DB7

Bits 31:0 POL[31:0]: Programmable polynomial
This register is used to write the coefficients of the polynomial to be used for CRC calculation.
If the polynomial size is less than 32 bits, the least significant bits have to be used to program the correct value.
### 16.4.6 CRC register map

#### Table 101. CRC register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Offset value</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>CRC_DR</td>
<td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>
<td>DR[31:0]</td>
</tr>
<tr>
<td>0x04</td>
<td>CRC_IDR</td>
<td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>IDR[31:0]</td>
</tr>
<tr>
<td>0x06</td>
<td>CRC_CR</td>
<td>7 6 5 4 3 2 1 0</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>REV.OUT REV.IN[1:0] POLYSIZE[1:0] RESET</td>
</tr>
<tr>
<td>0x10</td>
<td>CRC_INIT</td>
<td>7 6 5 4 3 2 1 0</td>
<td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>
<td>CRC_INIT[31:0]</td>
</tr>
<tr>
<td>0x14</td>
<td>CRC_POL</td>
<td>7 6 5 4 3 2 1 0</td>
<td>0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 1 1 0 1 1 0 1 1 0 1 1</td>
<td>POL[31:0]</td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
17  CORDIC coprocessor (CORDIC)

17.1  CORDIC introduction

The CORDIC coprocessor provides hardware acceleration of mathematical functions (mainly trigonometric ones) commonly used in motor control, metering, signal processing, and many other applications.

It speeds up the calculation of these functions compared to a software implementation, making possible the use of a lower operating frequency, or freeing up processor cycles to perform other tasks.

17.2  CORDIC main features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: sine, cosine, sinh, cosh, atan, atan2, atanh, modulus, square root, natural logarithm
- Programmable precision
- Low latency AHB slave interface
- Results can be read as soon as ready, without polling or interrupt
- DMA read and write channels
- Multiple register read/write by DMA

17.3  CORDIC functional description

17.3.1  General description

The CORDIC is a cost-efficient successive approximation algorithm for evaluating trigonometric and hyperbolic functions.

In trigonometric (circular) mode, the sine and cosine of an angle $\theta$ are determined by rotating the unit vector $[1, 0]$ through decreasing angles until the cumulative sum of the rotation angles equals the input angle $\theta$. The $x$ and $y$ cartesian components of the rotated vector then correspond, respectively, to the cosine and sine of $\theta$. Inversely, the angle of a vector $[x, y]$ corresponding to arctangent ($y / x$), is determined by rotating $[x, y]$ through successively decreasing angles to obtain the unit vector $[1, 0]$. The cumulative sum of the rotation angles gives the angle of the original vector.

The CORDIC algorithm can also be used for calculating hyperbolic functions (sinh, cosh, atanh), by replacing the successive circular rotations by steps along a hyperbole.

Other functions can be derived from the basic functions described above.

17.3.2  CORDIC functions

The first step when using the coprocessor is to select the required function, by programming the FUNC field of the CORDIC_CR register accordingly.
Table 102 lists the functions supported by the CORDIC coprocessor.

### Table 102. CORDIC functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Primary argument (ARG1)</th>
<th>Secondary argument (ARG2)</th>
<th>Primary result (RES1)</th>
<th>Secondary result (RES2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cosine</td>
<td>angle $\theta$</td>
<td>modulus $m$</td>
<td>$m \cdot \cos \theta$</td>
<td>$m \cdot \sin \theta$</td>
</tr>
<tr>
<td>Sine</td>
<td>angle $\theta$</td>
<td>modulus $m$</td>
<td>$m \cdot \sin \theta$</td>
<td>$m \cdot \cos \theta$</td>
</tr>
<tr>
<td>Phase</td>
<td>$x$</td>
<td>$y$</td>
<td>atan2($y$, $x$)</td>
<td>$\sqrt{x^2 + y^2}$</td>
</tr>
<tr>
<td>Modulus</td>
<td>$x$</td>
<td>$y$</td>
<td>$\sqrt{x^2 + y^2}$</td>
<td>atan2($y$, $x$)</td>
</tr>
<tr>
<td>Arctangent</td>
<td>$x$</td>
<td>none</td>
<td>$\tan^{-1} x$</td>
<td>none</td>
</tr>
<tr>
<td>Hyperbolic cosine</td>
<td>$x$</td>
<td>none</td>
<td>$\cosh x$</td>
<td>$\sinh x$</td>
</tr>
<tr>
<td>Hyperbolic sine</td>
<td>$x$</td>
<td>none</td>
<td>$\sinh x$</td>
<td>$\cosh x$</td>
</tr>
<tr>
<td>Hyperbolic arctangent</td>
<td>$x$</td>
<td>none</td>
<td>$\tanh^{-1} x$</td>
<td>none</td>
</tr>
<tr>
<td>Natural logarithm</td>
<td>$x$</td>
<td>none</td>
<td>$\ln x$</td>
<td>none</td>
</tr>
<tr>
<td>Square root</td>
<td>$x$</td>
<td>none</td>
<td>$\sqrt{x}$</td>
<td>none</td>
</tr>
</tbody>
</table>

Several functions take two input arguments (ARG1 and ARG2) and some generate two results (RES1 and RES2) simultaneously. This is a side-effect of the algorithm and means that only one operation is needed to obtain two values. This is the case, for example, when performing polar-to-rectangular conversion: $\sin \theta$ also generates $\cos \theta$, $\cos \theta$ also generates $\sin \theta$. Similarly, for rectangular-to-polar conversion ($\text{phase}(x,y)$, $\text{modulus}(x,y)$) and for hyperbolic functions ($\cosh \theta$, $\sinh \theta$).

**Note:** The exponential function, $\exp x$, can be obtained as the sum of $\sinh x$ and $\cosh x$. Furthermore, base $N$ logarithms, $\log_N x$, can be derived by multiplying $\ln x$ by a constant $K$, where $K = 1/\ln N$.

For certain functions (atan, log, sqrt) a scaling factor (see Section 17.3.4) can be applied to extend the range of the function beyond the maximum $[-1, 1]$ supported by the q1.31 fixed point format. The scaling factor must be set to 0 for all other circular functions, and to 1 for hyperbolic functions.

### Cosine

**Table 103. Cosine parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>Angle $\theta$ in radians, divided by $\pi$</td>
<td>$[-1, 1]$</td>
</tr>
<tr>
<td>ARG2</td>
<td>Modulus $m$</td>
<td>$[0, 1]$</td>
</tr>
<tr>
<td>RES1</td>
<td>$m \cdot \cos \theta$</td>
<td>$[-1, 1]$</td>
</tr>
</tbody>
</table>
Table 103. Cosine parameters (continued)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES2</td>
<td>$m \cdot \sin \theta$</td>
<td>[-1, 1]</td>
</tr>
<tr>
<td>SCALE</td>
<td>Not applicable</td>
<td>0</td>
</tr>
</tbody>
</table>

This function calculates the cosine of an angle in the range $-\pi$ to $\pi$. It can also be used to perform polar to rectangular conversion.

The primary argument is the angle $\theta$ in radians. It must be divided by $\pi$ before programming ARG1.

The secondary argument is the modulus $m$. If $m$ is greater than 1, a scaling must be applied in software to adapt it to the q1.31 range of ARG2.

The primary result, RES1, is the cosine of the angle, multiplied by the modulus.

The secondary result, RES2, is the sine of the angle, multiplied by the modulus.

Sine

Table 104. Sine parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>Angle $\theta$ in radians, divided by $\pi$</td>
<td>[-1, 1]</td>
</tr>
<tr>
<td>ARG2</td>
<td>Modulus $m$</td>
<td>[0, 1]</td>
</tr>
<tr>
<td>RES1</td>
<td>$m \cdot \sin \theta$</td>
<td>[-1, 1]</td>
</tr>
<tr>
<td>RES2</td>
<td>$m \cdot \cos \theta$</td>
<td>[-1, 1]</td>
</tr>
<tr>
<td>SCALE</td>
<td>Not applicable</td>
<td>0</td>
</tr>
</tbody>
</table>

This function calculates the sine of an angle in the range $-\pi$ to $\pi$. It can also be used to perform polar to rectangular conversion.

The primary argument is the angle $\theta$ in radians. It must be divided by $\pi$ before programming ARG1.

The secondary argument is the modulus $m$. If $m$ is greater than 1, a scaling must be applied in software to adapt it to the q1.31 range of ARG2.

The primary result, RES1, is the sine of the angle, multiplied by the modulus.

The secondary result, RES2, is the cosine of the angle, multiplied by the modulus.

Phase

Table 105. Phase parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>x coordinate</td>
<td>[-1, 1]</td>
</tr>
<tr>
<td>ARG2</td>
<td>y coordinate</td>
<td>[-1, 1]</td>
</tr>
<tr>
<td>RES1</td>
<td>Phase angle $\theta$ in radians, divided by $\pi$</td>
<td>[-1, 1]</td>
</tr>
</tbody>
</table>
This function calculates the phase angle in the range $-\pi$ to $\pi$ of a vector $v = [x \ y]$ (also known as $\text{atan2}(y,x)$). It can also be used to perform rectangular to polar conversion.

The primary argument is the $x$ coordinate, that is, the magnitude of the vector in the direction of the $x$ axis. If $|x| > 1$, a scaling must be applied in software to adapt it to the q1.31 range of argv1.

The secondary argument is the $y$ coordinate, that is, the magnitude of the vector in the direction of the $y$ axis. If $|y| > 1$, a scaling must be applied in software to adapt it to the q1.31 range of argv2.

The primary result, argv1, is the phase angle $\theta$ of the vector $v$. argv1 must be multiplied by $\pi$ to obtain the angle in radians. Note that values close to $\pi$ may sometimes wrap to $-\pi$ due to the circular nature of the phase angle.

The secondary result, argv2, is the modulus, given by: $|v| = \sqrt{x^2 + y^2}$. If $|v| > 1$ the result in argv2 is saturated to 1.

**Modulus**

This function calculates the magnitude, or modulus, of a vector $v = [x \ y]$. It can also be used to perform rectangular to polar conversion.

The primary argument is the $x$ coordinate, that is, the magnitude of the vector in the direction of the $x$ axis. If $|x| > 1$, a scaling must be applied in software to adapt it to the q1.31 range of argv1.

The secondary argument is the $y$ coordinate, that is, the magnitude of the vector in the direction of the $y$ axis. If $|y| > 1$, a scaling must be applied in software to adapt it to the q1.31 range of argv2.

The primary result, argv1, is the modulus, given by: $|v| = \sqrt{x^2 + y^2}$. If $|v| > 1$ the result in argv1 is saturated to 1.

The secondary result, argv2, is the phase angle $\theta$ of the vector $v$. argv2 must be multiplied by $\pi$ to obtain the angle in radians. Note that values close to $\pi$ may sometimes wrap to $-\pi$ due to the circular nature of the phase angle.
Arctangent

This function calculates the arctangent, or inverse tangent, of the input argument \( x \).

The primary argument, ARG1, is the input value, \( x = \tan \theta \). If \( |x| > 1 \), a scaling factor of \( 2^{-n} \) must be applied in software such that \(-1 < x \cdot 2^{-n} < 1\). The scaled value \( x \cdot 2^{-n} \) is programmed in ARG1 and the scale factor \( n \) must be programmed in the SCALE parameter.

Note that the maximum input value allowed is \( \tan \theta = 128 \), which corresponds to an angle \( \theta = 89.55 \) degrees. For \( |x| > 128 \), a software method must be used to find \( \tan^{-1} x \).

The secondary argument, ARG2, is unused.

The primary result, RES1, is the angle \( \theta = \tan^{-1} x \). RES1 must be multiplied by \( 2^n \cdot \pi \) to obtain the angle in radians.

The secondary result, RES2, is unused.

Hyperbolic cosine

This function calculates the hyperbolic cosine of a hyperbolic angle \( x \). It can also be used to calculate the exponential functions \( e^x = \cosh x + \sinh x \) and \( e^{-x} = \cosh x - \sinh x \).

The primary argument is the hyperbolic angle \( x \). Only values of \( x \) in the range \(-1.118\) to \(+1.118\) are supported. Since the minimum value of \( \cosh x \) is \( 1 \), which is beyond the range of the q1.31 format, a scaling factor of \( 2^n \) must be applied in software. The factor \( n = 1 \) must be programmed in the SCALE parameter.

The secondary argument is not used.

### Table 107. Arctangent parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>( x \cdot 2^{-n} )</td>
<td>([-1, 1])</td>
</tr>
<tr>
<td>ARG2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>RES1</td>
<td>( 2^n \cdot \tan^{-1} x ), in radians, divided by ( \pi )</td>
<td>([-1, 1])</td>
</tr>
<tr>
<td>RES2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>SCALE</td>
<td>( n )</td>
<td>([0 7])</td>
</tr>
</tbody>
</table>

### Table 108. Hyperbolic cosine parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>( x \cdot 2^{-n} )</td>
<td>([-0.559 0.559])</td>
</tr>
<tr>
<td>ARG2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>RES1</td>
<td>( 2^n \cdot \cosh x )</td>
<td>([0.5 0.846])</td>
</tr>
<tr>
<td>RES2</td>
<td>( 2^n \cdot \sinh x )</td>
<td>([-0.683 0.683])</td>
</tr>
<tr>
<td>SCALE</td>
<td>( n )</td>
<td>1</td>
</tr>
</tbody>
</table>
The primary result, RES1, is the hyperbolic cosine, \( \cosh x \). RES1 must be multiplied by 2 to obtain the correct result.

The secondary result, RES2, is the hyperbolic sine, \( \sinh x \). RES2 must be multiplied by 2 to obtain the correct result.

### Hyperbolic sine

This function calculates the hyperbolic sine of a hyperbolic angle \( x \). It can also be used to calculate the exponential functions \( e^x = \cosh x + \sinh x \) and \( e^{-x} = \cosh x - \sinh x \).

The primary argument is the hyperbolic angle \( x \). Only values of \( x \) in the range \(-1.118 \) to \(+1.118 \) are supported. For all input values, a scaling factor of \( 2^{-n} \) must be applied in software, where \( n = 1 \). The scaled value \( x \cdot 0.5 \) is programmed in ARG1 and the factor \( n = 1 \) must be programmed in the SCALE parameter.

The secondary argument is not used.

The primary result, RES1, is the hyperbolic sine, \( \sinh x \). RES1 must be multiplied by 2 to obtain the correct result.

The secondary result, RES2, is the hyperbolic cosine, \( \cosh x \). RES2 must be multiplied by 2 to obtain the correct result.

#### Table 109. Hyperbolic sine parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>( x \cdot 2^{-n} )</td>
<td>([-0.559, 0.559])</td>
</tr>
<tr>
<td>ARG2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>RES1</td>
<td>( 2^{-n} \cdot \sinh x )</td>
<td>([-0.683, 0.683])</td>
</tr>
<tr>
<td>RES2</td>
<td>( 2^{-n} \cdot \cosh x )</td>
<td>([0.5, 0.846])</td>
</tr>
<tr>
<td>SCALE</td>
<td>( n )</td>
<td>1</td>
</tr>
</tbody>
</table>

This function calculates the hyperbolic sine of a hyperbolic angle \( x \). It can also be used to calculate the exponential functions \( e^x = \cosh x + \sinh x \) and \( e^{-x} = \cosh x - \sinh x \).

The primary argument is the hyperbolic angle \( x \). Only values of \( x \) in the range \(-1.118 \) to \(+1.118 \) are supported. For all input values, a scaling factor of \( 2^{-n} \) must be applied in software, where \( n = 1 \). The scaled value \( x \cdot 0.5 \) is programmed in ARG1 and the factor \( n = 1 \) must be programmed in the SCALE parameter.

The secondary argument is not used.

The primary result, RES1, is the hyperbolic sine, \( \sinh x \). RES1 must be multiplied by 2 to obtain the correct result.

The secondary result, RES2, is the hyperbolic cosine, \( \cosh x \). RES2 must be multiplied by 2 to obtain the correct result.

### Hyperbolic arctangent

#### Table 110. Hyperbolic arctangent parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>( x \cdot 2^{-n} )</td>
<td>([-0.403, 0.403])</td>
</tr>
<tr>
<td>ARG2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>RES1</td>
<td>( 2^{-n} \cdot \text{atanh} , x )</td>
<td>([-0.559, 0.559])</td>
</tr>
<tr>
<td>RES2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>SCALE</td>
<td>( n )</td>
<td>1</td>
</tr>
</tbody>
</table>

This function calculates the hyperbolic arctangent of the input argument \( x \). The primary argument is the input value \( x \). Only values of \( x \) in the range \(-0.806 \) to \(+0.806 \) are supported. The value \( x \) must be scaled by a factor \( 2^{-n} \), where \( n = 1 \). The scaled value
x \cdot 0.5 is programmed in ARG1 and the factor \( n = 1 \) must be programmed in the SCALE parameter.

The secondary argument is not used.

The primary result is the hyperbolic arctangent, \( \text{atanh} \ x \). RES1 must be multiplied by 2 to obtain the correct value.

The secondary result is not used.

**Natural logarithm**

**Table 111. Natural logarithm parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>( x \cdot 2^n )</td>
<td>([0.054 \ 0.875])</td>
</tr>
<tr>
<td>ARG2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>RES1</td>
<td>( 2^{(n+1)} \ln x )</td>
<td>([-0.279 \ 0.137])</td>
</tr>
<tr>
<td>RES2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>SCALE</td>
<td>( n )</td>
<td>([1 \ 4])</td>
</tr>
</tbody>
</table>

This function calculates the natural logarithm of the input argument \( x \).

The primary argument is the input value \( x \). Only values of \( x \) in the range 0.107 to 9.35 are supported. The value \( x \) must be scaled by a factor \( 2^{-n} \), such that \( x \cdot 2^{-n} < 1-2^{-n} \). The scaled value \( x \cdot 2^{-n} \) is programmed in ARG1 and the factor \( n \) must be programmed in the SCALE parameter.

*Table 112* lists the valid scaling factors, \( n \), and the corresponding ranges of \( x \) and ARG1.

**Table 112. Natural log scaling factors and corresponding ranges**

<table>
<thead>
<tr>
<th>( n )</th>
<th>( x ) range</th>
<th>ARG1 range</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 0.107 \leq x &lt; 1 )</td>
<td>( 0.0535 \leq \text{ARG1} &lt; 0.5 )</td>
</tr>
<tr>
<td>2</td>
<td>( 1 \leq x &lt; 3 )</td>
<td>( 0.25 \leq \text{ARG1} &lt; 0.75 )</td>
</tr>
<tr>
<td>3</td>
<td>( 3 \leq x &lt; 7 )</td>
<td>( 0.375 \leq \text{ARG1} &lt; 0.875 )</td>
</tr>
<tr>
<td>4</td>
<td>( 7 \leq x \leq 9.35 )</td>
<td>( 0.4375 \leq \text{ARG1} &lt; 0.584 )</td>
</tr>
</tbody>
</table>

The secondary argument is not used.

The primary result is the natural logarithm, \( \ln x \). RES1 must be multiplied by \( 2^{(n+1)} \) to obtain the correct value.

The secondary result is not used.
Square root

Table 113. Square root parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARG1</td>
<td>$x \cdot 2^n$</td>
<td>[0.027 0.875]</td>
</tr>
<tr>
<td>ARG2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>RES1</td>
<td>$2^{-n}\sqrt{x}$</td>
<td>[0.04 1]</td>
</tr>
<tr>
<td>RES2</td>
<td>Not applicable</td>
<td>-</td>
</tr>
<tr>
<td>SCALE</td>
<td>$n$</td>
<td>[0 2]</td>
</tr>
</tbody>
</table>

This function calculates the square root of the input argument $x$.

The primary argument is the input value $x$. Only values of $x$ in the range 0.027 to 2.34 are supported. The value $x$ must be scaled by a factor $2^n$, such that $x \cdot 2^n < (1 - 2^{(n-2)})$.

The scaled value $x \cdot 2^n$ is programmed in ARG1 and the factor $n$ must be programmed in the SCALE parameter.

Table 114 lists the valid scaling factors, $n$, and the corresponding ranges of $x$ and ARG1.

Table 114. Square root scaling factors and corresponding ranges

<table>
<thead>
<tr>
<th>n</th>
<th>$x$ range</th>
<th>ARG1 range</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$0.027 \leq x &lt; 0.75$</td>
<td>$0.027 \leq ARG1 &lt; 0.75$</td>
</tr>
<tr>
<td>1</td>
<td>$0.75 \leq x &lt; 1.75$</td>
<td>$0.375 \leq ARG1 &lt; 0.875$</td>
</tr>
<tr>
<td>2</td>
<td>$1.75 \leq x \leq 2.341$</td>
<td>$0.4375 \leq ARG1 \leq 0.585$</td>
</tr>
</tbody>
</table>

The secondary argument is not used.

The primary result is the square root of $x$. RES1 must be multiplied by $2^n$ to obtain the correct value.

The secondary result is not used.

17.3.3 Fixed point representation

The CORDIC operates in fixed point signed integer format. Input and output values can be either q1.31 or q1.15.

In q1.31 format, numbers are represented by one sign bit and 31 fractional bits (binary decimal places). The numeric range is therefore -1 (0x80000000) to 1 - $2^{31}$ (0x7FFFFFFF).

In q1.15 format, the numeric range is 1 (0x8000) to 1 - $2^{-15}$ (0x7FFF). This format has the advantage that two input arguments can be packed into a single 32-bit write, and two results can be fetched in one 32-bit read.

17.3.4 Scaling factor

Several of the functions listed in Section 17.3.2 specify a scaling factor, SCALE. This allows the function input range to be extended to cover the full range of values supported by the CORDIC, without saturating the input, output, or internal registers. If the scaling factor is...
required, it must be calculated by software and programmed into the SCALE field of the CORDIC_CSR register. The input arguments must be scaled accordingly before programming the scaled values in the CORDIC_WDATA register. The scaling must also be undone on the results read from the CORDIC_RDATA register.

Note: The scaling factor entails a loss of precision due to truncation of the scaled value.

17.3.5 Precision

The precision of the result is dependent on the number of CORDIC iterations. The algorithm converges at a constant rate of one binary digit per iteration for trigonometric functions (sine, cosine, phase, modulus), see Figure 38.

For hyperbolic functions (hyperbolic sine, hyperbolic cosine, natural logarithm), the convergence rate is less constant due to the peculiarities of the CORDIC algorithm (see Figure 39). The square root function converges at roughly twice the speed of the hyperbolic functions (see Figure 40).

Figure 38. CORDIC convergence for trigonometric functions
Figure 39. CORDIC convergence for hyperbolic functions
The convergence rate decreases as the quantization error starts to become significant. The CORDIC can perform four iterations per clock cycle. For each function, the maximum error remaining after every four iterations is shown in Table 115, together with the number of clock cycles required to reach that precision. From this table, the desired number of cycles can be determined and programmed in the PRECISION field of the CORDIC_CR register. The coprocessor stops as soon as the programmed number of iterations is completed, and the result can be read immediately.

### Table 115. Precision vs. number of iterations

<table>
<thead>
<tr>
<th>Function</th>
<th>Number of iterations</th>
<th>Number of cycles</th>
<th>Max residual error(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>q1.31 format</td>
</tr>
<tr>
<td>Sin, Cos, Phase(2), Mod,</td>
<td></td>
<td></td>
<td>2⁻³</td>
</tr>
<tr>
<td>Atan(4)</td>
<td>4</td>
<td>1</td>
<td>2⁻⁷</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>2</td>
<td>2⁻¹¹</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>3</td>
<td>2⁻¹⁵</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>4</td>
<td>2⁻¹⁸</td>
</tr>
<tr>
<td></td>
<td>20</td>
<td>5</td>
<td>2⁻¹⁹</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>

Note: The convergence rate decreases as the quantization error starts to become significant.
17.3.6 **Zero-overhead mode**

The fastest way to use the coprocessor is to preprogram the CORDIC_CSR register with the function to be performed (FUNC), the desired number of clock cycles (PRECISION), the size of the input and output values (ARGSIZE, RESSIZE), the number of input arguments (NARGS) and/or results (NRES), and the scaling factor (SCALE), if applicable.

The calculation is triggered by writing the input arguments to the CORDIC_WDATA register. As soon as the correct number of input arguments has been written (and any ongoing calculation has finished), a new calculation is launched using these input arguments and the current CORDIC_CSR settings. There is no need to reprogram the CORDIC_CSR register if there is no change.

If a dual 32-bit input argument is needed (ARGSIZE = 0, NARGS = 1), the primary input argument (ARG1) must be written first, followed by the secondary argument (ARG2). If the secondary argument remains unchanged for a series of calculations, the second write can be avoided, by reprogramming the number of arguments to one (NARGS = 0), once the first calculation has started. The secondary argument retains its programmed value as long as the function is not changed.

**Note:**

ARG2 is set to +1 (0x7FFFFFFFF) after a reset.

If two 16-bit arguments are used (ARGSIZE = 1) they must be packed into a 32-bit word, with ARG1 in the least significant half-word and ARG2 in the most significant half-word. The packed 32-bit word is then written to the CORDIC_WDATA register. Only one write is needed in this case (NARGS = 0).

For functions taking only one input argument, ARG1, it is recommended to set NARGS = 0. If NARGS = 1, a second write to CORDIC_WDATA must be performed to trigger the calculation. The ARG2 data in this case is not used.
Once the calculation starts, any attempt to read the CORDIC_RDATA register inserts bus
wait-states until the calculation is completed, before returning the result. It is then possible
for the software to write the input and immediately read the result without polling to see if it is
valid. Alternatively, the processor can wait for the appropriate number of clock cycles before
reading the result. This time can be used to program the CORDIC_CSR register for the next
calculation, and prepare the next input data, if needed. The CORDIC_CSR register can be
reprogrammed while a calculation is in progress, without affecting the result of the ongoing
calculation. In the same way, the CORDIC_WDATA register can be updated with the next
argument(s) once the previous ones have been taken into account. The next arguments and
settings remain pending until the previous calculation has completed.

When a calculation is finished, the result(s) can be read from the CORDIC_RDATA register.
If two 32-bit results are expected (NRES = 1, RESSIZE = 0), the primary result (RES1) is
read out first, followed by the secondary result (RES2). If only one 32-bit result is expected
(NRES = 0, RESSIZE = 0), then RES1 is output on the first read.

If 16-bit results are expected (RESSIZE = 1), a single read to CORDIC_RDATA fetches both
results packed into a 32-bit word. RES1 is in the lower half-word, and RES2 in the upper
half-word. In this case, it is recommended to program NRES = 0. If NRES = 1, a second
read of CORDIC_RDATA must be performed to free up the CORDIC for the next operation.
The data from this second read must be discarded.

The next calculation starts when the expected number of results has been read, provided
the expected number of arguments has been written. This means that at any time, there can
be a calculation in progress, or waiting for the results to be read, and an operation pending.
Any further access to CORDIC_WDATA while an operation is pending cancels it and
overwrites the data.

The following sequence summarizes the use of the CORDIC_IP in zero-overhead mode:
1. Program the CORDIC_CSR register with the appropriate settings
2. Program the argument(s) for the first calculation in the CORDIC_WDATA register. This
   launches the first calculation.
3. If needed, update the CORDIC_CSR register settings for the next calculation.
4. Program the argument(s) for the next calculation in the CORDIC_WDATA register.
5. Read the result(s) from the CORDIC_RDATA register. This triggers the next
calculation.
6. Go to step 3.

17.3.7 Polling mode

When a new result is available in the CORDIC_RDATA register, the RRDY flag is set in the
CORDIC_CSR register. The flag can be polled by reading the register. It is reset by reading
the CORDIC_RDATA register (once or twice, depending on the NRES field of the
CORDIC_CSR register).

Polling the RRDY flag takes slightly longer than reading the CORDIC_RDATA register
directly, since the result is not read as soon as it is available. The processor and bus
interface are not stalled while reading the CORDIC_CSR register, so this mode may be of
interest if stalling the processor is not acceptable (for example, if low latency interrupts must
be serviced).
17.3.8 Interrupt mode

By setting the interrupt enable (IE) bit in the CORDIC_CSR register, an interrupt is generated whenever the RRDY flag is set. The interrupt is cleared when the flag is reset.

This mode allows the result of the calculation to be read under interrupt service routine, and hence given a priority relative to other tasks. However, it is slower than directly reading the result, or polling the flag, due to the interrupt handling delays.

17.3.9 DMA mode

If the DMA write enable (DMAWEN) bit is set in the CORDIC_CSR register, and no operation is pending, a DMA write channel request is generated. The DMA controller can transfer a primary input argument (ARG1) from memory into the CORDIC_WDATA register. Writing into the register deasserts the DMA request. If NARGS = 1 in the CORDIC_CSR register, a second DMA write channel request is generated to transfer the secondary input argument (ARG2) into the CORDIC_WDATA register. When all input arguments have been written, and any ongoing calculation has been completed (by reading the results), a new calculation is started and another DMA write channel request is generated.

If the DMA read enable (DMAREN) bit is set in the CORDIC_CSR register, the RRDY flag going active generates a DMA read channel request. The DMA controller can then transfer the primary result (RES1) from the CORDIC_RDATA register to memory. Reading the register deasserts the DMA request. If NRES = 1 in the CORDIC_CSR register, a second DMA request is generated to read out the secondary result (RES2). When all results have been read, the RRDY flag is deasserted.

The DMA read and write channels can be enabled separately. If both channels are enabled, the CORDIC can autonomously perform repeated calculations on a buffer of data without processor intervention. This allows the processor to perform other tasks. The DMA controller is operating in memory-to-peripheral mode for the write channel, and peripheral-to-memory mode for the read channel. The sequence is started by the processor setting the DMAWEN flag, the DMA read and write requests are generated as fast as the CORDIC can process the data.

In some cases, the input data may be stored in memory, and the output is transferred at regular intervals to another peripheral, such as a digital-to-analog converter. In this case, the destination peripheral generates a DMA request each time it needs a new data. The DMA controller can directly fetch the next sample from the CORDIC_RDATA register (in this case the DMA controller is operating in memory-to-peripheral mode, even though the source is a peripheral register). The act of reading the result allows the CORDIC to start a new calculation, which in turn generates a DMA write channel request, and the DMA controller transfers the next input value to the CORDIC_WDATA register. The DMA write channel is enabled (DMAWEN = 1), but the read channel must not be enabled.

In a similar way, data coming from another peripheral, such as an ADC, can be transferred directly to the CORDIC_WDATA register (in peripheral-to-memory mode). The DMA write channel must not be enabled. The CORDIC processes the input data and generates a DMA read request when complete, if DMAREN = 1. The DMA controller then transfers the result from CORDIC_RDATA register to memory (peripheral-to-memory mode).

Note: No DMA request is generated to program the CORDIC_CSR register. DMA mode is therefore useful only when repeatedly performing the same function with the same settings. The scale factor cannot be changed during a series of DMA transfers.
Note: Each DMA request must be acknowledged, as a result of the DMA performing an access to the CORDIC_WDATA or CORDIC_RDATA register. If an extraneous access to the relevant register occurs before this, the acknowledge is asserted prematurely, and may block the DMA channel. Therefore, when the DMA read channel is enabled, CPU access to the CORDIC_RDATA register must be avoided. Similarly, the processor must avoid accessing the CORDIC_WDATA register when the DMA write channel is enabled.

17.4 CORDIC registers

The CORDIC registers can only be accessed in 32-bit word format

17.4.1 CORDIC control/status register (CORDIC_CSR)

Address offset: 0x00
Reset value: 0x0000 0050

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RRDY: Result ready flag</td>
<td>rw</td>
<td>23</td>
<td>RESIZE: Width of input data</td>
<td>rw</td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td>11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td></td>
<td>rw</td>
<td>23</td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td>11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 RRDY: Result ready flag
0: No new data in output register
1: CORDIC_RDATA register contains new data.

This bit is set by hardware when a CORDIC operation completes. It is reset by hardware when the CORDIC_RDATA register is read (NRES+1) times.

When this bit is set, if the IEN bit is also set, the CORDIC interrupt is asserted. If the DMAREN bit is set, a DMA read channel request is generated. While this bit is set, no new calculation is started.

Bits 30:23 Reserved, must be kept at reset value.

Bit 22 ARGSIZE: Width of input data
0: 32-bit
1: 16-bit

ARGSIZE selects the number of bits used to represent input data.

If 32-bit data is selected, the CORDIC_WDATA register expects arguments in q1.31 format.
If 16-bit data is selected, the CORDIC_WDATA register expects arguments in q1.15 format.
The primary argument (ARG1) is written to the least significant half-word, and the secondary argument (ARG2) to the most significant half-word.

Bit 21 RESIZE: Width of output data
0: 32-bit
1: 16-bit

RESIZE selects the number of bits used to represent output data.

If 32-bit data is selected, the CORDIC_RDATA register contains results in q1.31 format.
If 16-bit data is selected, the least significant half-word of CORDIC_RDATA contains the primary result (RES1) in q1.15 format, and the most significant half-word contains the secondary result (RES2), also in q1.15 format.
Bit 20  **NARGS**: Number of arguments expected by the CORDIC_WDATA register
   0: Only one 32-bit write (or two 16-bit values if ARGSIZE = 1) is needed for the next calculation.
   1: Two 32-bit values must be written to the CORDIC_WDATA register to trigger the next calculation.
   Reads return the current state of the bit.

Bit 19  **NRES**: Number of results in the CORDIC_RDATA register
   0: Only one 32-bit value (or two 16-bit values if RESSIZE = 1) is transferred to the CORDIC_RDATA register on completion of the next calculation. One read from CORDIC_RDATA resets the RRDY flag.
   1: Two 32-bit values are transferred to the CORDIC_RDATA register on completion of the next calculation. Two reads from CORDIC_RDATA are necessary to reset the RRDY flag.
   Reads return the current state of the bit.

Bit 18  **DMAWEN**: Enable DMA write channel
   0: Disabled. No DMA write requests are generated.
   1: Enabled. Requests are generated on the DMA write channel whenever no operation is pending.
   This bit is set and cleared by software. A read returns the current state of the bit.

Bit 17  **DMAREN**: Enable DMA read channel
   0: Disabled. No DMA read requests are generated.
   1: Enabled. Requests are generated on the DMA read channel whenever the RRDY flag is set.
   This bit is set and cleared by software. A read returns the current state of the bit.

Bit 16  **IEN**: Enable interrupt.
   0: Disabled. No interrupt requests are generated.
   1: Enabled. An interrupt request is generated whenever the RRDY flag is set.
   This bit is set and cleared by software. A read returns the current state of the bit.

Bits 15:11  Reserved, must be kept at reset value.

Bits 10:8  **SCALE[2:0]**: Scaling factor
   The value of this field indicates the scaling factor applied to the arguments and/or results. A value n implies that the arguments have been multiplied by a factor $2^n$, and/or the results need to be multiplied by $2^n$. Refer to Section 17.3.2 for the applicability of the scaling factor for each function and the appropriate range.

Bits 7:4  **PRECISION[3:0]**: Precision required (number of iterations)
   0: reserved
   1 to 15: (Number of iterations)/4
   To determine the number of iterations needed for a given accuracy refer to Table 115.
   Note that for most functions, the recommended range for this field is 3 to 6.
### 17.4.2 CORDIC argument register (CORDIC_WDATA)

**Address offset:** 0x04  
**Reset value:** 0xXXXX XXXX  

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

**Bits 31:0 ARG[31:0]: Function input arguments**

This register is programmed with the input arguments for the function selected in the CORDIC_CSR register FUNC field.

- If 32-bit format is selected (CORDIC_CSR.ARGSIZE = 0) and two input arguments are required (CORDIC_CSR.NARGS = 1), two successive writes are required to this register. The first writes the primary argument (ARG1), the second writes the secondary argument (ARG2).
- If 32-bit format is selected and only one input argument is required (NARGS = 0), only one write is required to this register, containing the primary argument (ARG1).
- If 16-bit format is selected (CORDIC_CSR.ARGSIZE = 1), one write to this register contains both arguments. The primary argument (ARG1) is in the lower half, ARG[15:0], and the secondary argument (ARG2) is in the upper half, ARG[31:16]. In this case, NARGS must be set to 0.

Refer to Section 17.3.2 for the arguments required by each function, and their permitted range.

When the required number of arguments has been written, the CORDIC evaluates the function designated by CORDIC_CSR.FUNC using the supplied input arguments, provided any previous calculation has completed. If a calculation is ongoing, the ARG1 and ARG2 values are held pending until the calculation is completed and the results read. During this time, a write to the register cancels the pending operation and overwrites the argument data.
17.4.3 CORDIC result register (CORDIC_RDATA)

Address offset: 0x08
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:16</th>
<th>RES[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 15:0</th>
<th>RES[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:0 RES[31:0]: Function result
If 32-bit format is selected (CORDIC_CSR.RESSIZE = 0) and two output values are expected (CORDIC_CSR.NRES = 1), this register must be read twice when the RRDY flag is set. The first read fetches the primary result (RES1). The second read fetches the secondary result (RES2) and resets RRDY.

If 32-bit format is selected and only one output value is expected (NRES = 0), only one read of this register is required to fetch the primary result (RES1) and reset the RRDY flag.

If 16-bit format is selected (CORDIC_CSR.RESSIZE = 1), this register contains the primary result (RES1) in the lower half, RES[15:0], and the secondary result (RES2) in the upper half, RES[31:16]. In this case, NRES must be set to 0, and only one read performed. A read from this register resets the RRDY flag in the CORDIC_CSR register.

17.4.4 CORDIC register map

Refer to Section 2.2 for the register boundary addresses.
18  Filter math accelerator (FMAC)

18.1  FMAC introduction

The filter math accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

18.2  FMAC main features

- 16 x 16-bit multiplier
- 24 + 2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output buffers can be circular
- Filter functions: FIR, IIR (direct form 1)
- Vector functions: Dot product, convolution, correlation
- AHB slave interface
- DMA read and write data channels
18.3 FMAC functional description

18.3.1 General description

The FMAC is shown in Figure 41.

The unit is built around a fixed point multiplier and accumulator (MAC). The MAC can take two 16-bit input signed values from memory, multiply them together and add them to the contents of the accumulator. The address of the input values in memory is determined using a set of pointers. These pointers can be loaded, incremented, decremented or reset by the internal hardware. The pointer and MAC operations are controlled by a built-in sequencer in order to execute the requested operation.

To calculate a dot product, the two input vectors are loaded into the local memory by the processor or DMA controller, and the requested operation is selected and started. Each pair of input vector elements is fetched from memory, multiplied together and accumulated. When all the vector elements have been processed, the contents of the accumulator are stored in the local memory, from where they can be read out by the processor or DMA.

The finite impulse response (FIR) filter operation (also known as convolution) consists in repeatedly calculating the dot product of the coefficient vector and a vector of input samples, the latter being shifted by one sample delay, with the least recent sample being discarded and a new sample added, at each repetition.

The infinite impulse response (IIR) filter operation is the convolution of the feedback coefficients with the previous output samples, added to the result of the FIR convolution.

A more detailed description of the filter operations is given in Section 18.3.6: Filter functions.
18.3.2 Local memory and buffers

The unit contains a 256 x 16-bit read/write memory which is used for local storage:

- Input values (the elements of the input vectors) are stored in two buffers, X1 and X2.
- Output values (the results of the operations) are stored in another buffer, Y.
- The locations and sizes of the buffers are designated as follows:
  - x1_base: the base address of the X1 buffer
  - x2_base: the base address of the X2 buffer
  - y_base: the base address of the Y buffer
  - x1_buf_size: the number of 16-bit addresses allocated to the X1 buffer
  - x2_buf_size: the number of 16-bit addresses allocated to the X2 buffer
  - y_buf_size: the number of 16-bit addresses allocated to the Y buffer.

These parameters are programmed in the corresponding registers when configuring the unit.

The CPU (or DMA controller) can initialize the contents of each buffer using the Initialization functions (Section 18.3.5: Initialization functions) and writing to the write data register. The data is transferred to the location within the target buffer indicated by a write pointer. After each new write, the write pointer is incremented. When the write pointer reaches the end of the allocated buffer space, it wraps back to the base address. This feature is used to load the elements of a vector prior to an operation, or to initialize a filter and load filter coefficients.

Buffer configuration

The buffer sizes and base address offsets must be configured in the X1, X2 and Y buffer configuration registers. For each function, the required buffer size is specified in the function description in Section 18.3.6: Filter functions. The base addresses can be chosen anywhere in internal memory, provided that all buffers fit within the internal memory address range (0x00 to 0xFF), that is, base address + buffer size must be less than 256.

There is no constraint on the size and location of the buffers (they can overlap or even coincide exactly). For filter functions it is recommended not to overlap buffers as this can lead to erroneous behavior.

When circular buffer operation is required, an optional “headroom”, d, can be added to the buffer size. Furthermore, a watermark level can be set, to regulate the CPU or DMA activity. The value of d and the watermark level must be chosen according to the application performance requirements. For maximum throughput, the input buffer must never go empty, so d must be somewhat greater than the watermark level, allowing for any interrupt or DMA latency. On the other hand, if the input data can not be provided as fast as the unit can process them, the buffer can be allowed to empty waiting for the next data to be written, so d can be equal to the watermark level (to ensure that no overflow occurs on the input).

18.3.3 Input buffers

The X1 and X2 buffers are used to store data for input to the MAC. Each multiplication takes a value from the X1 buffer and a value from the X2 buffer and multiplies them together. A pointer in the control unit generates the read address offset (relative to the buffer base address) for each value. The pointers are managed by hardware according to the current function.
The X1 buffer can be used as a circular buffer, in which case new data are continually transferred into the input buffer whenever space is available. Pre-loading this buffer is optional for digital filters, since if no input samples have been written in the buffer when the operation is started, it is flagged as empty, which triggers the CPU or DMA to load new samples until there are enough to begin operation. Pre-loading is nevertheless useful in the case of a vector operation, that is, the input data is already available in system memory and circular operation is not required.
The X2 buffer can only be used in vector mode (that is not circular), and needs to be pre-loaded, except if the contents of the buffer do not change from one operation to the next. For filter functions, the X2 buffer is used to store the filter coefficients.

When operating as a circular buffer, the space allocated to the buffer (x1_buf_size) must generally be bigger than the number of elements in use for the current calculation, so that there are always new values available in the buffer. *Figure 43* illustrates the layout of the buffer for a filter operation. While calculating an output sample y[n], the unit uses a set of N+1 input samples, x[n-N] to x[n]. When this is finished, the unit starts the calculation of y[n+1], using the set of input samples x[n-N+1] to x[n+1]. The least-recent input sample, x[n-N], drops out of the input set, and a new sample, x[n+1], is added to it.

The processor, or DMA controller, must ensure that the new sample x[n+1] is available in the buffer space when required. If not, the buffer is flagged as empty, which stalls the execution of the unit until a new sample is added. No underflow condition is signaled on the X1 buffer.

![Figure 43. Circular input buffer](image)
**Note:** If the flow of samples is controlled by a timer or other peripheral such as an ADC, the buffer regularly goes empty, since the filter processes each new sample faster than the source can provide it. This is an essential feature of filter operation.

If the number of free spaces in the buffer is less than the watermark threshold programmed in the FULL_WM bitfield of the FMAC_X1BUFCFG register, the buffer is flagged as full. As long as the full flag is not set, interrupts are generated, if enabled, to request more data for the buffer. The watermark allows several data to be transferred under one interrupt, without danger of overflow. Nevertheless, if an overflow does occur, the OVFL error flag is set and the write data is ignored. The write pointer is not incremented in the event of an overflow.

The operation of the X1 buffer during a filtering operation is illustrated in **Figure 44**. This example shows an 8-tap FIR filter with a watermark set to four.

**Figure 44. Circular input buffer operation**

18.3.4 **Output buffer**

The Y (output) buffer is used to store the output of an accumulation. Each new output value is stored in the buffer until it is read by the processor or DMA controller. Each time a read access is made to the read data register, the read data is fetched from the address indicated by the read pointer. This pointer is incremented after each read, and wraps back to the base address when it reaches the end of the allocated Y buffer space.
The Y buffer can also operate as a circular buffer. If the address for the next output value is the same as that indicated by the read pointer (an unread sample), then the buffer is flagged as full and execution stalled until the sample is read.

In the case of IIR filters, the Y buffer is used to store the set of M previous output samples, \(y[n-M]\) to \(y[n-1]\), used for calculating the next output sample \(y[n]\). Each time a new sample is added to the set, the least recent sample \(y[n-M]\) drops out.

If the number of unread data in the buffer is less than the watermark threshold programmed in the EMPTY_WM bitfield of the FMAC_YBUFCFG register, the buffer is flagged as empty. As long as the empty flag is not set, interrupts or DMA requests are generated, if enabled, to request reads from the buffer. The watermark allows several data to be transferred under one interrupt, without danger of underflow. Nevertheless, if an underflow does occur, the UNFL error flag is set. In this case, the read pointer is not incremented and the read operation returns the content of the memory at the read pointer address.

The operation of the Y buffer in circular mode is illustrated in Figure 46. This example shows a 7-tap IIR filter with a watermark set to four.
18.3.5 Initialization functions

The following functions initialize the FMAC unit. They are triggered by writing the appropriate value in the FUNC bitfield of the FMAC_PARAM register, with the START bit set. The P and Q bitfields must also contain the appropriate parameter values for each function as detailed below. The R bitfield is not used. When the function completes, the START bit is automatically reset by hardware.

During initialization, it is recommended that the DMA requests and interrupts be disabled. The transfer of data into the FMAC memory can be done by software or by memory-to-memory DMA transfers, since no flow control is required.

Load X1 buffer

This function pre-loads the X1 buffer with N values, starting from the address in X1_BASE. Successive writes to the FMAC_WDATA register load the write data into the X1 buffer and increment the write address. The write pointer points to the address X1_BASE + N when the function completes.

The function can be used to pre-load the buffer with the elements of a vector, or to initialize the input storage elements of a filter.

Parameters

- The parameter P contains the number of values, N, to be loaded into the X1 buffer.
- The parameters Q and R are not used.

The function completes when N writes have been performed to the FMAC_WDATA register.
Load X2 buffer

This function pre-loads the X2 buffer with N + M values, starting from the address in X2_BASE. Successive writes to the FMAC_WDATA register load the write data into the X2 buffer and increment the write address.

The function can be used to pre-load the buffer with the elements of a vector, or the coefficients of a filter. In the case of an IIR, the N feed-forward and M feed-back coefficients are concatenated and loaded together into the X2 buffer. The total number of coefficients is equal to N + M. For an FIR, there are no feedback coefficients, so M = 0.

Parameters
- The parameter P contains the number of values, N, to be loaded into the X2 buffer starting from address X2_BASE.
- The parameter Q contains the number of values, M, to be loaded into the X2 buffer starting from address X2_BASE + N.
- The parameter R is not used.

The function completes when N + M writes have been performed to the FMAC_WDATA register.

Load Y buffer

This function pre-loads the Y buffer with N values, starting from the address in Y_BASE. Successive writes to the FMAC_WDATA register load the write data into the Y buffer and increment the write address. The read pointer points to the address Y_BASE + N when the function completes.

The function can be used to pre-load the feedback storage elements of an IIR filter.

Parameters
- The parameter P contains the number of values to be loaded into the Y buffer.
- The parameters Q and R are not used.

The function completes when N writes have been performed to the FMAC_WDATA register.

18.3.6 Filter functions

The following filter functions are supported by the FMAC unit. These functions are triggered by writing the corresponding value in the FUNC bitfield of the FMAC_PARAM register with the START bit set. The P, Q and R bitfields must also contain the appropriate parameter values for each function as detailed below. The filter functions continue to run until the START bit is reset by software.

Convolution (FIR filter)

\[ Y = B^\ast X \]

\[ y_n = 2^R \sum_{k=0}^{N} b_k x_{n-k} \]

This function performs a convolution of a vector \( B \) of length N+1 and a vector \( X \) of indefinite length. The elements of \( Y \) for incrementing values of n are calculated as the dot product,
\[ y_n = \mathbf{B} \mathbf{X}_n, \] where \( \mathbf{X}_n = [x_{n-N}, ..., x_n] \) is composed of the \( N+1 \) elements of \( \mathbf{X} \) at indexes \( n - N \) to \( n \).

This function corresponds to a finite impulse response (FIR) filter, where vector \( \mathbf{B} \) contains the filter coefficients and vector \( \mathbf{X} \) the sampled data.

The structure of the filter (direct form) is shown in Figure 47.

**Figure 47. FIR filter structure**

Note that the cross correlation vector can be calculated by reversing the order of the coefficient vector \( \mathbf{B} \).

**Input:**
- X1 buffer contains the elements of vector \( \mathbf{X} \). It is a circular buffer of length \( N + 1 + d \).
- X2 buffer contains the elements of vector \( \mathbf{B} \). It is a fixed buffer of length \( N + 1 \).

**Output:**
- Y buffer contains the output values, \( y_n \). It is a circular buffer of length \( d \).
Parameters:

- The parameter P contains the length, N+1, of the coefficient vector \( B \) in the range \([2:127]\).
- The parameter R contains the gain to be applied to the accumulator output. The value output to the \( Y \) buffer is multiplied by \( 2^R \), where \( R \) is in the range \([0:7]\).
- The parameter Q is not used.

The function completes when the START bit in the FMAC_PARAM register is reset by software.

**IIR filter**

\[
Y = B \cdot X + A \cdot Y'
\]

\[
y_n = 2^R \cdot \left( \sum_{k=0}^{N} b_k x_{n-k} + \sum_{k=1}^{M} a_k y_{n-k} \right)
\]

This function implements an infinite impulse response (IIR) filter. The filter output vector \( Y \) is the convolution of a coefficient vector \( B \) of length N+1 and a vector \( X \) of indefinite length, plus the convolution of the delayed output vector \( Y' \) with a second coefficient vector \( A \) of length M. The elements of \( Y \) for incrementing values of \( n \) are calculated as \( y_n = B \cdot X_n + A \cdot Y_{n-1} \), where \( X_n = [x_{n-N}, \ldots, x_n] \) comprises the N+1 elements of \( X \) at indexes \( n - N \) to \( n \), while \( Y_{n-1} = [y_{n-M}, \ldots, y_{n-1}] \) comprises the M elements of \( Y \) at indexes \( n - M \) to \( n - 1 \). The structure of the filter (direct form 1) is shown in Figure 48.
Input:
- X1 buffer contains the elements of vector $\mathbf{X}$. It is a circular buffer of length $N + 1 + d$.
- X2 buffer contains the elements of coefficient vectors $\mathbf{B}$ and $\mathbf{A}$ concatenated ($b_0, b_1, b_2, ..., b_N, a_1, a_2, ..., a_M$). It is a fixed buffer of length $M+N+1$.

Output:
- Y buffer contains the output values, $y_n$. It is a circular buffer of length $M + d$.

Parameters
- The parameter $P$ contains the length, $N + 1$, of the coefficient vector $\mathbf{B}$ in the range $[2:64]$.
- The parameter $Q$ contains the length, $M$, of the coefficient vector $\mathbf{A}$ in the range $[1:63]$.
- The parameter $R$ contains the gain to be applied to the accumulator output. The value output to the Y buffer is multiplied by $2^R$, where $R$ is in the range $[0:7]$.
The function completes when the START bit in the FMAC_PARAM register is reset by software.

18.3.7 Fixed point representation

The FMAC operates in fixed point signed integer format. Input and output values are q1.15.

In q1.15 format, numbers are represented by one sign bit and 15 fractional bits (binary decimal places). The numeric range is therefore -1 (0x8000) to 1 - 2⁻¹⁵ (0x7FFF).

The accumulator has 26 bits, of which 22 are fractional and 4 are integer/sign (q4.22). This allows it to support partial accumulation sums in the range -8 (0x2000000) to +7.99999976 (0x1FFFFFF). A programmable gain from 0dB to 42dB in steps of 6dB can be applied at the output of the accumulator.

Note that the content of the accumulator is not saturated if the numeric range is exceeded. Partial sums whose value is greater than +7.99999976 or less than -8, wrap but this is harmless provided subsequent accumulations undo the wrapping. Nevertheless, the SAT flag in the FMAC_SR register is set if wrapping occurs, and generates an interrupt if the SATIEN bit is set in the FMAC_CR register. This helps in debugging the filter.

The data output by the accumulator can optionally be saturated, after application of the programmable gain, by setting the CLIPEN bit in the FMAC_CR register. If this bit is set, then any value which exceeds the numeric range of the q1.15 output, is set to 1 - 2⁻¹⁵ or -1, according to the sign. If clipping is not enabled, the unused accumulator bits after applying the gain is simply truncated.

18.3.8 Implementing FIR filters with the FMAC

The FMAC supports FIR filters of length N, where N is the number of taps or coefficients. The minimum local memory requirement for a FIR filter of length N is 2N + 1:

- N coefficients
- N input samples
- 1 output sample

Since the local memory size is 256, the maximum value for N is 127.

If maximum throughput is required, it may be necessary to allocate a small amount of extra space, d1 and d2, to the input and output sample buffers respectively, to ensure that the filter never stalls waiting for a new input sample, or waiting for the output sample to be read. In this case, the local memory requirement is 2N + d1 + d2.

The buffers must be configured as follows:

- X1_BUF_SIZE = N + d1;
- X2_BUF_SIZE = N;
- Y_BUF_SIZE = d2 (or 1 if no extra space is required)

The buffer base addresses can be allocated anywhere, but the X2 buffer must not overlap with the others, or else the coefficients are overwritten. An example configuration is:

- X2_BASE = 0;
- X1_BASE = N;
- Y_BASE = 2N + d1
However, if the memory space is limited, the X1 and Y buffer areas can be overlapped, such that each output sample takes the place of the oldest input sample, which is no longer required:

- $X2\_BASE = 0$
- $X1\_BASE = N$
- $Y\_BASE = N$

In this case, $Y\_BUF\_SIZE = X1\_BUF\_SIZE = N + d1$, so that the buffers remain in sync.

**Note:** The $FULL\_WM$ bitfield of X1 buffer configuration register must be programmed with a value less than or equal to $\log_2(d1)$, otherwise the buffer is flagged full before $N$ input samples have been written, and no more samples are requested. Similarly, the $EMPTY\_WM$ bitfield of the Y buffer configuration register must be less than or equal to $\log_2(d2)$.

The filter coefficients **must** be pre-loaded into the X2 buffer, using the Load X2 Buffer function. The X1 buffer can optionally be pre-loaded with any number of samples up to a maximum of $N$. There is no point in pre-loading the Y buffer, since for the FIR filter there is no feedback path.

After configuring and initializing the buffers, the FMAC_CR register must be programmed according to the method used for writing and reading data to and from the FMAC memory. There are three methods supported:

- **Polling:** No DMA request or Interrupt request is generated. Software must check that the $X1\_FULL$ flag is low before writing to $WDATA$, or that the $Y\_EMPTY$ flag is low before reading from $RDATA$.
- **Interrupt:** The interrupt request is asserted while the $X1\_FULL$ flag is low, for writes, or when the $Y\_EMPTY$ flag is low, for reads.
- **DMA:** DMA requests are asserted on the DMA write channel while the $X1\_FULL$ flag is low, and on the read channel while the $Y\_EMPTY$ flag is low.

Different methods can be used for read and for write. However, it is not recommended to use both interrupts and DMA requests for the same operation\(^a\). The valid combinations are listed in Table 117.

### Table 117. Valid combinations for read and write methods

<table>
<thead>
<tr>
<th>WIEN</th>
<th>RIEN</th>
<th>DMAWEN</th>
<th>DMAREN</th>
<th>Write</th>
<th>Read</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Polling</td>
<td>Polling</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Polling</td>
<td>Interrupt</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Interrupt</td>
<td>Polling</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Interrupt</td>
<td>Interrupt</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Polling</td>
<td>DMA</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>DMA</td>
<td>Polling</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>DMA</td>
<td>DMA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>DMA</td>
<td>Interrupt</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Interrupt</td>
<td>DMA</td>
</tr>
</tbody>
</table>

\(^a\) If both interrupts and DMA requests are enabled then only DMA must perform the transfer.
The filter is started by writing to the FMAC_PARAM register with the following bitfield values:

- **FUNC** = 8 (FIR filter);
- **P** = N (number of coefficients);
- **Q** = “Don’t care”;
- **R** = Gain;
- **START** = 1;

If less than \( N + d - 2^{\text{FULL} \_\text{WM}} \) values have been pre-loaded in the X1 buffer, the X1FULL flag remains low. If the WIEN bit is set in the FMAC_CR register, then the interrupt request is asserted immediately to request the processor to write \( 2^{\text{FULL} \_\text{WM}} \) additional samples into the buffer, via the FMAC_WDATA register. It remains asserted until the X1FULL flag goes high in the FMAC_SR register. The interrupt service routine must check the X1FULL flag after every \( 2^{\text{FULL} \_\text{WM}} \) writes to the FMAC_WDATA register, and repeat the transfer until the flag goes high. Similarly, if the DMAWEN bit is set in the FMAC_CR register, DMA write channel requests are generated until the X1FULL flag goes high.

The filter calculates the first output sample when at least N samples have been written into the X1 buffer (including any pre-loaded samples).

When \( 2^{\text{EMPTY} \_\text{WM}} \) output samples have been written into the Y buffer, the YEMPTY flag in the FMAC_SR register goes low. If the RIEN bit is set in the FMAC_CR register, the interrupt request is asserted to request the processor to read \( 2^{\text{EMPTY} \_\text{WM}} \) samples from the buffer, via the FMAC_RDATA register. It remains asserted until the YEMPTY flag goes high. The interrupt service routine must check the YEMPTY flag after every \( 2^{\text{EMPTY} \_\text{WM}} \) reads from the FMAC_RDATA register, and repeat the transfer until the flag goes high. If the DMAREN bit is set in the FMAC_CR, DMA read channel requests are generated until the YEMPTY flag goes high.

The filter continues to operate in this fashion until it is stopped by the software resetting the START bit.

### 18.3.9 Implementing IIR filters with the FMAC

The FMAC supports IIR filters of length N, where N is the number of feed-forward taps or coefficients. The number of feedback coefficients, M, can be any value from 1 to N-1. Only direct form 1 implementations can be realized, so filters designed for other forms need to be converted.

The minimum memory requirement for an IIR filter with N feed-forward coefficients and M feed-back coefficients is \( 2N + 2M \):

- N + M coefficients
- N input samples
- M output samples

If \( M = N-1 \), then the maximum filter length that can be implemented is \( N = 64 \).

As for the FIR, for maximum throughput, a small amount of additional space, \( d1 \) and \( d2 \), is allowed in the input and output buffer size respectively, making the total memory requirement \( 2M + 2N + d1 + d2 \).

The buffers must be configured as follows:

- \( \text{X1\_BUF\_SIZE} = N + d1 \);
- \( \text{X2\_BUF\_SIZE} = N + M \);
- \( \text{Y\_BUF\_SIZE} = M + d2 \);
The buffer base addresses can be allocated anywhere, but must not overlap. An example configuration is given below:

- X2_BASE = 0;
- X1_BASE = N + M;
- Y_BASE = 2N + M + d1;

**Note:** The FULL_WM bitfield of X1 buffer configuration register must be programmed with a value less than or equal to \( \log_2(d1) \), otherwise the buffer is flagged full before N input samples have been written, and no more samples are requested. Similarly, the EMPTY_WM bitfield of the Y buffer configuration register must be less than or equal to \( \log_2(d2) \).

The filter coefficients (N feed-forward followed by M feedback) must be pre-loaded into the X2 buffer, using the Load X2 Buffer function. The X1 buffer can optionally be pre-loaded with any number of samples up to a maximum of N. The Y buffer can optionally be pre-loaded with any number of values up to a maximum of M. This has the effect of initializing the feedback delay line.

After configuring the buffers, the FMAC_CR register must be programmed in the same way as for the FIR filter (see Section 18.3.8: Implementing FIR filters with the FMAC).

The filter is started by writing to the FMAC_PARAM register with the following bitfield values:

- FUNC = 9 (IIR filter);
- P = N (number of feed-forward coefficients);
- Q = M (number of feed-back coefficients);
- R = Gain;
- START = 1;

If less than \( N + d - 2^{\text{FULL_WM}} \) values have been pre-loaded in the X1 buffer, the X1FULL flag remains low. If the WIEN bit is set in the FMAC_CR register, then the interrupt request is asserted immediately to request the processor to write \( 2^{\text{FULL_WM}} \) additional samples into the buffer, via the FMAC_WDATA register. It remains asserted until the X1FULL flag goes high in the FMAC_SR register. The interrupt service routine must check the X1FULL flag after every \( 2^{\text{FULL_WM}} \) writes to the FMAC_WDATA register, and repeat the transfer until the flag goes high. Similarly, if the DMAWEN bit is set in the FMAC_CR register, DMA write channel requests are generated until the X1FULL flag goes high.

The filter calculates the first output sample when at least N samples have been written into the X1 buffer (including any pre-loaded samples). The first sample is calculated using the first N samples in the X1 buffer, and the first M samples in the Y buffer (whether or not they are preloaded. The first output sample is written into the Y buffer at Y_BASE + M.

When \( 2^{\text{EMPTY_WM}} \) new output samples have been written into the Y buffer, the YEMPTY flag in the FMAC_SR register goes low. If the RIEN bit is set in the FMAC_CR register, the interrupt request is asserted to request the processor to read \( 2^{\text{EMPTY_WM}} \) samples from the buffer, via the FMAC_RDATA register. It remains asserted until the YEMPTY flag goes high. The interrupt service routine must check the YEMPTY flag after every \( 2^{\text{EMPTY_WM}} \) reads from the FMAC_RDATA register, and repeat the transfer until the flag goes high. If the DMAREN bit is set in the FMAC_CR, DMA read channel requests are generated until the YEMPTY flag goes high.

The filter continues to operate in this fashion until it is stopped by the software resetting the START bit.
18.3.10 Examples of filter initialization

The example in Figure 49 illustrates an X1 buffer pre-load with four samples (P = 4). The buffer size is six (X1_BUF_SIZE = 6). The initialization is launched by programming the FMAC_PARAM register with the START bit set. The four samples are then written to FMAC_WDATA, and transferred into local memory from X1_BASE onwards. The START bit resets after the fourth sample has been written. At this point, the X1 buffer contains the four samples, in order of writing, and the write pointer (next empty space) is at X1_BASE + 0x4.
18.3.11 Examples of filter operation

The example in Figure 50 illustrates the beginning of a filter operation. The filter has four taps (P=4). The X1 buffer size is six and the Y buffer size is two. The FULL_WM and EMPTY_WM bitfields are both set to 0. Prior to starting the filter, the X1 buffer has been pre-loaded with four samples, x[0:3] as in Figure 49. So the filter starts calculating the first output sample, y[0], immediately after the START bit is set. Since the X1FULL flag is not set (due to two uninitialized spaces in the X1 buffer), the interrupt is asserted straight away, to request new data. The processor writes two new samples, x[4] and x[5], to the FMAC_WDATA register, which are transferred to the empty locations in the X1 buffer.

In the mean time, the FMAC finishes calculating the first output sample, y[0], and writes it into the Y buffer, causing the Y_EMPTY flag to go low. At the same time, the x[0] sample is discarded, as it is no longer required, freeing up its location in memory (at X1_BASE). The FMAC can immediately start work on the second output sample, y[1], since all the required input samples x[1:5] are present in the X1 buffer.

Since the Y_EMPTY flag is low, the interrupt remains active after the processor finishes writing x[5]. The processor reads y[0] from the FMAC_RDATA register, freeing up its location in the Y buffer. There are now no samples in the output buffer since y[1] is still being calculated, so the Y_EMPTY flag goes high. Nevertheless, the interrupt remains active, because there is still free space in the X1 buffer, which the processor next fills with x[6], and so on.

**Note:** In this example, the processor can fill the input buffer more quickly than the FMAC can process them, so the X1_full flag regularly goes active. However, it struggles to read the Y buffer fast enough, so the FMAC stalls regularly waiting for space to be freed up in the Y buffer. This means the filter is not executing at maximum throughput. The reason is that the
filter length is small and the processor relatively slow, in this example. So increasing the Y buffer size would not help.

Figure 51. Filtering example 2

The example in Figure 51 illustrates the beginning of the same filter operation, but this time the filter has six taps (P=6). The X1 buffer size is six and the Y buffer size is two. The FULL_WM and EMPTY_WM bitfields are both set to 0. Prior to starting the filter, the X1 buffer has been pre-loaded with four samples, x[0:3] as in Figure 49. Because there are not enough samples in the input buffer, the X1FULL flag is not set, so the interrupt is asserted straight away, to request new data. The FMAC is stalled.

The processor writes two new samples, x[4] and x[5], to the FMAC_WDATA register, which are transferred to the empty locations in the X1 buffer. As soon as there are six unused samples in the X1 buffer, the X1_FULL flag goes active (since the buffer size is six), causing the interrupt to go inactive. The FMAC starts calculating the first output sample, y[0]. Since this requires all six input samples, there are no free spaces in the X1 buffer and so the X1_FULL flag remains active. Only when the FMAC finishes calculating y[0] and writes it into the Y buffer, can x[0] be discarded, freeing up a space in the X1 buffer, and deasserting X1_FULL. At the same time, the Y_EMPTY flag goes inactive. Both these flag states cause the interrupt to be asserted, requesting the processor to write a new input sample, first of all, and then read the output sample just calculated. The FMAC remains stalled until a new input sample is written.

In this example, the processor has to wait for the FMAC to finish calculating the current output sample, before it can write a new input sample, and therefore the X1 buffer regularly goes empty, stalling the FMAC. This can be avoided by allowing some extra space in the input buffer.
18.3.12 Filter design tips

The FMAC architecture imposes some constraints detailed below, on the design of digital filters.

1. Implementation of direct form 2, or transposed forms, is not efficient. Filters which have been designed for such forms must be converted to direct form 1.

2. Cascaded filters must either be combined into a single stage, or implemented as separate filters. In the latter case, multiple sets of filter coefficients can be pre-loaded into the memory, one set per stage, and only the X2_BASE address changed to select which set is used. The most efficient method of implementing a multi-stage filter is to pre-load a large X1 buffer with input samples, run the IIR filter function on it using the first stage coefficients, and store the output samples back in memory. Then change the X2_BASE pointer to point to the 2nd stage coefficients, and reload the input buffer with the output of the first stage (with a gain if required), before running the IIR function again. The procedure is repeated for all stages. Once the final stage samples have been transferred back into system memory, the input buffer can be loaded with the next set of input samples, and a new round of calculations started. Note that the N sample input buffer of each stage must be pre-loaded first of all with the N-1 last inputs from the previous round, plus one new sample, in order to keep continuity between each round. Similarly, the output buffer of each stage must be loaded with the last M samples from the previous round, for the same reason.

3. The use of direct form 1 for IIR designs can lead to large positive or negative partial sums in the accumulator, if for example a large step occurs on the input, or some of the filter coefficients’ absolute values are >1. Since the accumulator is limited to 26 bits, the biggest value that it can handle without wrapping (changing sign) is 0x1FFFFFF positive or 0x2000000 negative. This corresponds to 3.99999988 and -4 respectively in q3.23 fixed point format. Wrapping does not represent a problem provided the wrapping is “undone” before the end of the accumulation. However this is not always the case when a filter is starting up and can lead to unexpected results. Consider pre-loading the output buffer with suitable values to avoid this.

4. The IIR filter has feed-forward (numerator) coefficients \([b_0, b_1, ..., b_{N-1}]\), and feed-back (denominator) coefficients \([1, a_1, ..., a_M]\). Many IIR filters require some of the denominator coefficients to have an absolute value greater than 1 to achieve a steep roll-off in the frequency response. Given that the coefficients are coded in fixed point q1.15 format, this is not possible. Nevertheless, by scaling the denominator coefficients by a factor \(2^R\), such that \(2^{-R} \cdot [1, a_1, ..., a_M]\) are all less than 1, such filters can be implemented. However an inverse gain of \(2^R\) must be applied at the output of the accumulator to compensate the scaling. This has an adverse effect on the signal-to-noise ratio.
18.4 **FMAC registers**

18.4.1 **FMAC X1 buffer configuration register (FMAC_X1BUFCFG)**

Address offset: 0x00  
Reset value: 0x0000 0000  
Access: word access

This register can only be modified if START = 0 in the FMAC_PARAM register.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### FULL_WM[1:0]

  - Defines the threshold for setting the X1 buffer full flag when operating in circular mode. The flag is set if the number of free spaces in the buffer is less than \(2^{\text{FULL_WM}}\).
  - 0: Threshold = 1
  - 1: Threshold = 2
  - 2: Threshold = 4
  - 3: Threshold = 8

Setting a threshold greater than 1 allows several data to be transferred into the buffer under one interrupt. Threshold must be set to 1 if DMA write requests are enabled (DMAWEN = 1 in FMAC_CR register).

### X1_BUF_SIZE[7:0]  
### X1_BASE[7:0]

Bits 31:26 Reserved, must be kept at reset value.

Bits 23:16 Reserved, must be kept at reset value.

Bits 15:8 **X1_BUF_SIZE[7:0]**: Allocated size of X1 buffer in 16-bit words

The minimum buffer size is the number of feed-forward taps in the filter (+ the watermark threshold - 1).

Bits 7:0 **X1_BASE[7:0]**: Base address of X1 buffer

18.4.2 **FMAC X2 buffer configuration register (FMAC_X2BUFCFG)**

Address offset: 0x04  
Reset value: 0x0000 0000  
Access: word access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### X2_BUF_SIZE[7:0]  
### X2_BASE[7:0]

Bits 31:26 Reserved, must be kept at reset value.

Bits 23:16 Reserved, must be kept at reset value.

Bits 15:8 **X2_BUF_SIZE[7:0]**: Allocated size of X2 buffer in 16-bit words

The minimum buffer size is the number of feed-forward taps in the filter (+ the watermark threshold - 1).

Bits 7:0 **X2_BASE[7:0]**: Base address of X2 buffer
18.4.3 FMAC Y buffer configuration register (FMAC_YBUFCFG)

Address offset: 0x08
Reset value: 0x0000 0000
Access: word access

This register can only be modified if START = 0 in the FMAC_PARAM register.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-16</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>15-8</td>
<td>X2_BUF_SIZE[7:0]: Size of X2 buffer in 16-bit words</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bitfield cannot be modified when a function is ongoing (START = 1).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7-0</td>
<td>X2_BASE[7:0]: Base address of X2 buffer</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The X2 buffer base address can be modified while START=1, for example to change coefficient values. The filter must be stalled when doing this, since changing the coefficients while a calculation is ongoing affects the result.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>31-26</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>25-24</td>
<td>EMPTY_W[1:0]: Watermark for buffer empty flag</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Defines the threshold for setting the Y buffer empty flag when operating in circular mode. The flag is set if the number of unread values in the buffer is less than 2^EMPTY_W[1:0].</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Threshold = 1</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Threshold = 2</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2: Threshold = 4</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3: Threshold = 8</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Setting a threshold greater than 1 allows several data to be transferred from the buffer under one interrupt. The threshold must be set to 1 if DMA read requests are enabled (DMAREN = 1 in FMAC_CR register).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23-16</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>15-8</td>
<td>Y_BUF_SIZE[7:0]: Size of Y buffer in 16-bit words</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>For FIR filters, the minimum buffer size is 1 (+ the watermark threshold). For IIR filters the minimum buffer size is the number of feedback taps (+ the watermark threshold).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7-0</td>
<td>Y_BASE[7:0]: Base address of Y buffer</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>
18.4.4 FMAC parameter register (FMAC_PARAM)

Address offset: 0x0C
Reset value: 0x0000 0000
Access: word access

<table>
<thead>
<tr>
<th>START</th>
<th>FUNC[6:0]</th>
<th>R[7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31 START: Enable execution
0: Stop execution
1: Start execution
Setting this bit triggers the execution of the function selected in the FUNC bitfield. Resetting it by software stops any ongoing function. For initialization functions, this bit is reset by hardware.

Bits 30:24 FUNC[6:0]: Function
0: Reserved
1: Load X1 buffer
2: Load X2 buffer
3: Load Y buffer
4 to 7: Reserved
8: Convolution (FIR filter)
9: IIR filter (direct form 1)
10 to 127: Reserved
This bitfield can not be modified when a function is ongoing (START = 1)

Bits 23:16 R[7:0]: Input parameter R.
The value of this parameter is dependent on the function.
This bitfield can not be modified when a function is ongoing (START = 1)

Bits 15:8 Q[7:0]: Input parameter Q.
The value of this parameter is dependent on the function.
This bitfield can not be modified when a function is ongoing (START = 1)

Bits 7:0 P[7:0]: Input parameter P.
The value of this parameter is dependent on the function.
This bitfield can not be modified when a function is ongoing (START = 1)
### 18.4.5 FMAC control register (FMAC_CR)

Address offset: 0x10  
Reset value: 0x0000 0000  
Access: word access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RESET</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:17 Reserved, must be kept at reset value.

**Bit 16** **RESET**: Reset FMAC unit  
This resets the write and read pointers, the internal control logic, the FMAC_SR register and the FMAC_PARAM register, including the START bit if active. Other register settings are not affected. This bit is reset by hardware.  
0: Reset inactive  
1: Reset active

**Bit 15** **CLIPEN**: Enable clipping  
0: Clipping disabled. Values at the output of the accumulator which exceed the q1.15 range, wrap.  
1: Clipping enabled. Values at the output of the accumulator which exceed the q1.15 range are saturated to the maximum positive or negative value (+1 or -1) according to the sign.

Bits 14:10 Reserved, must be kept at reset value.

**Bit 9** **DMAWEN**: Enable DMA write channel requests  
0: Disable. No DMA requests are generated  
1: Enable. DMA requests are generated while the X1 buffer is not full.  
This bit can only be modified when START= 0 in the FMAC_PARAM register. A read returns the current state of the bit.

**Bit 8** **DMAREN**: Enable DMA read channel requests  
0: Disable. No DMA requests are generated  
1: Enable. DMA requests are generated while the Y buffer is not empty.  
This bit can only be modified when START= 0 in the FMAC_PARAM register. A read returns the current state of the bit.

Bits 7:5 Reserved, must be kept at reset value.

**Bit 4** **SATIEN**: Enable saturation error interrupts  
0: Disabled. No interrupts are generated upon saturation detection.  
1: Enabled. An interrupt request is generated if the SAT flag is set  
This bit is set and cleared by software. A read returns the current state of the bit.

**Bit 3** **UNFLIEN**: Enable underflow error interrupts  
0: Disabled. No interrupts are generated upon underflow detection.  
1: Enabled. An interrupt request is generated if the UNFL flag is set  
This bit is set and cleared by software. A read returns the current state of the bit.
Bit 2 **OVFLIEN**: Enable overflow error interrupts  
0: Disabled. No interrupts are generated upon overflow detection. 
1: Enabled. An interrupt request is generated if the OVFL flag is set 
This bit is set and cleared by software. A read returns the current state of the bit.

Bit 1 **WIEN**: Enable write interrupt  
0: Disabled. No write interrupt requests are generated. 
1: Enabled. An interrupt request is generated while the X1 buffer FULL flag is not set. 
This bit is set and cleared by software. A read returns the current state of the bit.

Bit 0 **RIEN**: Enable read interrupt  
0: Disabled. No read interrupt requests are generated. 
1: Enabled. An interrupt request is generated while the Y buffer EMPTY flag is not set. 
This bit is set and cleared by software. A read returns the current state of the bit.

### 18.4.6 FMAC status register (FMAC_SR)

**Address offset: 0x14**  
**Reset value: 0x0000 0001**  
**Access: word access**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>SAT</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>UNFL</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>OVFL</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Res.</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Res.</td>
<td>X1 FULL</td>
</tr>
<tr>
<td>1</td>
<td>Res.</td>
<td>Y EMPTY</td>
</tr>
<tr>
<td>0</td>
<td>Res.</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 **SAT**: Saturation error flag  
Saturation occurs when the result of an accumulation exceeds the numeric range of the accumulator.  
0: No saturation detected  
1: Saturation detected. If the SATIEN bit is set, an interrupt is generated. 
This flag is cleared by a reset of the unit.

Bit 9 **UNFL**: Underflow error flag  
An underflow occurs when a read is made from FMAC_RDATA when no valid data is available in the Y buffer.  
0: No underflow detected  
1: Underflow detected. If the UNFLIEN bit is set, an interrupt is generated. 
This flag is cleared by a reset of the unit.

Bit 8 **OVFL**: Overflow error flag  
An overflow occurs when a write is made to FMAC_WDATA when no free space is available in the X1 buffer.  
0: No overflow detected  
1: Overflow detected. If the OVFLIEN bit is set, an interrupt is generated. 
This flag is cleared by a reset of the unit.

Bits 7:2 Reserved, must be kept at reset value.
Bit 1  X1FULL: X1 buffer full flag

The buffer is flagged as full if the number of available spaces is less than the FULL_WM threshold. The number of available spaces is the difference between the write pointer and the least recent sample currently in use.

0: X1 buffer not full. If the WIEN bit is set, the interrupt request is asserted until the flag is set. If DMAWEN is set, DMA write channel requests are generated until the flag is set.
1: X1 buffer full.

This flag is set and cleared by hardware, or by a reset.

Note: after the last available space in the X1 buffer is filled there is a delay of 3 clock cycles before the X1FULL flag goes high. To avoid any risk of overflow it is recommended to insert a software delay after writing to the X1 buffer before reading the FMAC_SR. Alternatively, a FULL_WM threshold of 2 can be used.

Bit 0  YEMPTY: Y buffer empty flag

The buffer is flagged as empty if the number of unread data is less than the EMPTY_WM threshold. The number of unread data is the difference between the read pointer and the current output destination address.

0: Y buffer not empty. If the RIEN bit is set, the interrupt request is asserted until the flag is set. If DMAREN is set, DMA read channel requests are generated until the flag is set.
1: Y buffer empty.

This flag is set and cleared by hardware, or by a reset.

Note: after the last sample is read from the Y buffer there is a delay of 3 clock cycles before the YEMPTY flag goes high. To avoid any risk of underflow it is recommended to insert a software delay after reading from the Y buffer before reading the FMAC_SR. Alternatively, an EMPTY_WM threshold of 2 can be used.

18.4.7  FMAC write data register (FMAC_WDATA)

Address offset: 0x18
Reset value: 0x0000 0000
Access: word access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:16  Reserved, must be kept at reset value.
Bits 15:0  WDATA[15:0]: Write data

When a write access to this register occurs, the write data are transferred to the address offset indicated by the write pointer. The pointer address is automatically incremented after each write access.
18.4.8 FMAC read data register (FMAC_RDATA)

Address offset: 0x1C
Reset value: 0x0000 0000
Access: word access

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 FMAC_RDATA[15:0]: Read data
When a read access to this register occurs, the read data are the contents of the Y output buffer at the address offset indicated by the READ pointer. The pointer address is automatically incremented after each read access.

18.4.9 FMAC register map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</th>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>FMAC_X1BUFCFG</td>
<td>START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X1_BUF_SIZE[7:0]</td>
<td>X1_BASE[7:0]</td>
</tr>
<tr>
<td>Reset value</td>
<td></td>
<td>U U U U U U U U U U U U U U</td>
<td></td>
</tr>
</tbody>
</table>

| 0x04   | FMAC_X2BUFCFG | | |
|        |              | X2_BUF_SIZE[7:0] | X2_BASE[7:0] |
| Reset value |                  | U U U U U U U U U U U U U U |

| 0x08   | FMAC_YBUFCFG  | | |
|        |              | Y_BUF_SIZE[7:0] | Y_BASE[7:0] |
| Reset value |                  | U U U U U U U U U U U U U U |

| 0x0C   | FMAC_PARAM    | wipe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|        |              | START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|        |              | FUNC[6:0] | R[7:0] | Q[7:0] | P[7:0] |
| Reset value |                  | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |

| 0x10   | FMAC_CR       | | |
|        |              | RESET 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|        |              | CLIPEN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |

| 0x14   | FMAC_SR       | | |
|        |              | SAT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|        |              | UNFL 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|        |              | OVL 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|        |              | XFULL 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|        |              | XEMPTY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |

| 0x18   | FMAC_WDATA    | | |
|        |              | WDATA[15:0] |
| Reset value |                  | U U U U U U U U U U U U U U |

| 0x1C   | FMAC_RDATA    | | |
|        |              | RDATA[15:0] |
| Reset value |                  | U U U U U U U U U U U U U U |
Refer to Section 2.2 for the register boundary addresses.
19 Flexible static memory controller (FSMC)

19.1 Introduction
The flexible static memory controller (FSMC) includes two memory controllers:
- The NOR/PSRAM memory controller
- The NAND memory controller
This memory controller is also named flexible memory controller (FMC).

19.2 FMC main features
The FMC functional block makes the interface with: synchronous and asynchronous static memories, and NAND flash memory. Its main purposes are:
- to translate AHB transactions into the appropriate external device protocol
- to meet the access time requirements of the external memory devices
All external memories share the addresses, data and control signals with the controller. Each external device is accessed by means of a unique chip select. The FMC performs only one access at a time to an external device.

The main features of the FMC controller are the following:
- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR flash memory/OneNAND flash memory
  - PSRAM (4 memory banks)
  - Ferroelectric RAM (FRAM)
  - NAND flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with parallel LCD modules, supporting Intel 8080 and Motorola 6800 modes.
- Burst mode support for faster access to synchronous devices such as NOR flash memory, PSRAM)
- Programmable continuous clock output for asynchronous and synchronous accesses
- 8-, 16-bit wide data bus
- Independent chip select control for each memory bank
- Independent configuration for each memory bank
- Write enable and byte lane select outputs for use with PSRAM, SRAM devices
- External asynchronous wait control
- Write FIFO with 16 x32-bit depth
The Write FIFO is common to all memory controllers and consists of:
- a Write Data FIFO which stores the AHB data to be written to the memory (up to 32 bits) plus one bit for the AHB transfer (burst or not sequential mode)
- a Write Address FIFO which stores the AHB address (up to 28 bits) plus the AHB data size (up to 2 bits). When operating in burst mode, only the start address is stored except when crossing a page boundary (for PSRAM). In this case, the AHB burst is broken into two FIFO entries.
At startup the FMC pins must be configured by the user application. The FMC I/O pins which are not used by the application can be used for other purposes.

The FMC registers that define the external device type and associated characteristics are usually set at boot time and do not change until the next reset or power-up. However, the settings can be changed at any time.

### 19.3 FMC block diagram

The FMC consists of the following main blocks:
- The AHB interface (including the FMC configuration registers)
- The NOR flash/PSRAM/SRAM controller

The block diagram is shown in the figure below.

#### Figure 52. FMC block diagram

![FMC block diagram](MS34473V3)

### 19.4 AHB interface

The AHB slave interface allows internal CPUs and other bus master peripherals to access the external memories.

AHB transactions are translated into the external device protocol. In particular, if the selected external memory is 16- or 8-bit wide, 32-bit wide transactions on the AHB are split into consecutive 16- or 8-bit accesses. The FMC chip select (FMC_NEx) does not toggle between the consecutive accesses except in case of Access mode D when the Extended mode is enabled.

The FMC generates an AHB error in the following conditions:
- When reading or writing to a FMC bank (Bank 1 to 4) which is not enabled.
- When reading or writing to the NOR flash bank while the FACCEN bit is reset in the FMC_BCRx register.
The effect of an AHB error depends on the AHB master which has attempted the R/W access:

- If the access has been attempted by the Cortex®-M4 with FPU CPU, a hard fault interrupt is generated.
- If the access has been performed by a DMA controller, a DMA transfer error is generated and the corresponding DMA channel is automatically disabled.

The AHB clock (HCLK) is the reference clock for the FMC.

19.4.1 Supported memories and transactions

General transaction rules

The requested AHB transaction data size can be 8-, 16- or 32-bit wide whereas the accessed external device has a fixed data width. This may lead to inconsistent transfers.

Therefore, some simple transaction rules must be followed:

- AHB transaction size and memory data size are equal
  There is no issue in this case.
- AHB transaction size is greater than the memory size:
  In this case, the FMC splits the AHB transaction into smaller consecutive memory accesses to meet the external data width. The FMC chip select (FMC_NEx) does not toggle between the consecutive accesses. If the bus turnaround timings is configured to any other value than 0, the FMC chip select (FMC_NEx) toggles between the consecutive accesses. This feature is required when interfacing with FRAM memory.
- AHB transaction size is smaller than the memory size:
  The transfer may or not be consistent depending on the type of external device:
  - Accesses to devices that have the byte select feature (SRAM, ROM, PSRAM)
    In this case, the FMC allows read/write transactions and accesses to the right data through its byte lanes NBL[1:0].
    Bytes to be written are addressed by NBL[1:0].
    All memory bytes are read (NBL[1:0] are driven low during read transaction) and the useless ones are discarded.
  - Accesses to devices that do not have the byte select feature (NOR and NAND flash memories)
    This situation occurs when a byte access is requested to a 16-bit wide flash memory. Since the device cannot be accessed in Byte mode (only 16-bit words can be read/written from/to the flash memory), Write transactions and Read transactions are allowed (the controller reads the entire 16-bit memory word and uses only the required byte).

Wrap support for NOR flash/PSRAM

Wrap burst mode for synchronous memories is not supported. The memories must be configured in Linear burst mode of undefined length.

Configuration registers

The FMC can be configured through a set of registers. Refer to Section 19.6.6, for a detailed description of the NOR flash/PSRAM controller registers. Refer to Section 19.7.7, for a detailed description of the NAND flash registers.
19.5 External device address mapping

From the FMC point of view, the external memory is divided into fixed-size banks of 256 Mbytes each (see Figure 53):

- Bank 1 used to address up to 4 NOR flash memory or PSRAM devices. This bank is split into 4 NOR/PSRAM subbanks with 4 dedicated chip selects, as follows:
  - Bank 1 - NOR/PSRAM 1
  - Bank 1 - NOR/PSRAM 2
  - Bank 1 - NOR/PSRAM 3
  - Bank 1 - NOR/PSRAM 4
- Bank 3 used to address NAND flash memory devices. The MPU memory attribute for this space must be reconfigured by software to Device.

For each bank the type of memory to be used can be configured by the user application through the Configuration register.

Figure 53. FMC memory banks

<table>
<thead>
<tr>
<th>Bank</th>
<th>Supported memory type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bank 1</td>
<td>NOR/PSRAM/SRAM</td>
</tr>
<tr>
<td>Bank 3</td>
<td>NAND flash memory</td>
</tr>
</tbody>
</table>

19.5.1 NOR/PSRAM address mapping

HADDR[27:26] bits are used to select one of the four memory banks as shown in Table 119.

<table>
<thead>
<tr>
<th>HADDR[27:26][1)</th>
<th>Selected bank</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Bank 1 - NOR/PSRAM 1</td>
</tr>
<tr>
<td>01</td>
<td>Bank 1 - NOR/PSRAM 2</td>
</tr>
</tbody>
</table>
The HADDR[25:0] bits contain the external memory address. Since HADDR is a byte address whereas the memory is addressed at word level, the address actually issued to the memory varies according to the memory data width, as shown in the following table.

### Table 119. NOR/PSRAM bank selection (continued)

<table>
<thead>
<tr>
<th>HADDR[27:26][1)</th>
<th>Selected bank</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>Bank 1 - NOR/PSRAM 3</td>
</tr>
<tr>
<td>11</td>
<td>Bank 1 - NOR/PSRAM 4</td>
</tr>
</tbody>
</table>

1. HADDR are internal AHB address lines that are translated to external memory.

### Table 120. NOR/PSRAM External memory address

<table>
<thead>
<tr>
<th>Memory width(1)</th>
<th>Data address issued to the memory</th>
<th>Maximum memory capacity (bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-bit</td>
<td>HADDR[25:0]</td>
<td>64 Mbytes x 8 = 512 Mbits</td>
</tr>
<tr>
<td>16-bit</td>
<td>HADDR[25:1] &gt;&gt; 1</td>
<td>64 Mbytes/2 x 16 = 512 Mbits</td>
</tr>
</tbody>
</table>

1. In case of a 16-bit external memory width, the FMC internally uses HADDR[25:1] to generate the address for external memory FMC_A[24:0]. Whatever the external memory width, FMC_A[0] must be connected to external memory address A[0].

#### 19.5.2 NAND flash memory address mapping

The NAND bank is divided into memory areas as indicated in Table 121.

### Table 121. NAND memory mapping and timing registers

<table>
<thead>
<tr>
<th>Start address</th>
<th>End address</th>
<th>FMC bank</th>
<th>Memory space</th>
<th>Timing register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x8800 0000</td>
<td>0x8BFF FFFF</td>
<td>Bank 3 - NAND flash</td>
<td>Attribute</td>
<td>FMC_PATT (0x8C)</td>
</tr>
<tr>
<td>0x8000 0000</td>
<td>0x83FF FFFF</td>
<td>Bank 1 - NAND flash</td>
<td>Common</td>
<td>FMC_PMEM (0x88)</td>
</tr>
</tbody>
</table>

For NAND flash memory, the common and attribute memory spaces are subdivided into three sections (see in Table 122 below) located in the lower 256 Kbytes:

- Data section (first 64 Kbytes in the common/attribute memory space)
- Command section (second 64 Kbytes in the common/attribute memory space)
- Address section (next 128 Kbytes in the common/attribute memory space)

### Table 122. NAND bank selection

<table>
<thead>
<tr>
<th>Section name</th>
<th>HADDR[17:16]</th>
<th>Address range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address section</td>
<td>1X</td>
<td>0x000000-0x03FFFF</td>
</tr>
<tr>
<td>Command section</td>
<td>01</td>
<td>0x010000-0x01FFFF</td>
</tr>
<tr>
<td>Data section</td>
<td>00</td>
<td>0x000000-0x0FFFF</td>
</tr>
</tbody>
</table>
The application software uses the 3 sections to access the NAND flash memory:

- **To sending a command to NAND flash memory**, the software must write the command value to any memory location in the command section.
- **To specify the NAND flash address that must be read or written**, the software must write the address value to any memory location in the address section. Since an address can be 4 or 5 bytes long (depending on the actual memory size), several consecutive write operations to the address section are required to specify the full address.
- **To read or write data**, the software reads or writes the data from/to any memory location in the data section.

Since the NAND flash memory automatically increments addresses, there is no need to increment the address of the data section to access consecutive memory locations.

### 19.6 NOR flash/PSRAM controller

The FMC generates the appropriate signal timings to drive the following types of memories:

- Asynchronous SRAM, FRAM and ROM
  - 8 bits
  - 16 bits
- **PSRAM (CellularRAM™)**
  - Asynchronous mode
  - Burst mode for synchronous accesses
  - Multiplexed or non-multiplexed
- **NOR flash memory**
  - Asynchronous mode
  - Burst mode for synchronous accesses
  - Multiplexed or non-multiplexed

The FMC outputs a unique chip select signal, NE[4:1], per bank. All the other signals (addresses, data and control) are shared.

The FMC supports a wide range of devices through a programmable timings among which:

- Programmable wait states (up to 15)
- Programmable bus turnaround cycles (up to 15)
- Programmable output enable and write enable delays (up to 15)
- Independent read and write timings and protocol to support the widest variety of memories and timings
- Programmable continuous clock (FMC_CLK) output.

The FMC Clock (FMC_CLK) is a submultiple of the HCLK clock. It can be delivered to the selected external device either during synchronous accesses only or during asynchronous and synchronous accesses depending on the CCKEN bit configuration in the FMC_BCR1 register:

- If the CCLKEN bit is reset, the FMC generates the clock (CLK) only during synchronous accesses (Read/write transactions).
- If the CCLKEN bit is set, the FMC generates a continuous clock during asynchronous and synchronous accesses. To generate the FMC_CLK continuous clock, Bank 1 must
be configured in Synchronous mode (see Section 19.6.6: NOR/PSRAM controller registers). Since the same clock is used for all synchronous memories, when a continuous output clock is generated and synchronous accesses are performed, the AHB data size has to be the same as the memory data width (MWID) otherwise the FMC_CLK frequency is changed depending on AHB data transaction (refer to Section 19.6.5: Synchronous transactions for FMC_CLK divider ratio formula).

The size of each bank is fixed and equal to 64 Mbytes. Each bank is configured through dedicated registers (see Section 19.6.6: NOR/PSRAM controller registers).

The programmable memory parameters include access times (see Table 123) and support for wait management (for PSRAM and NOR flash accessed in Burst mode).

Table 123. Programmable NOR/PSRAM access parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Function</th>
<th>Access mode</th>
<th>Unit</th>
<th>Min.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address setup</td>
<td>Duration of the address setup phase</td>
<td>Asynchronous</td>
<td>AHB clock cycle (HCLK)</td>
<td>0</td>
<td>15</td>
</tr>
<tr>
<td>Address hold</td>
<td>Duration of the address hold phase</td>
<td>Asynchronous, muxed I/Os</td>
<td>AHB clock cycle (HCLK)</td>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>NBL setup</td>
<td>Duration of the byte lanes setup phase</td>
<td>Asynchronous</td>
<td>AHB clock cycle (HCLK)</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>Data setup</td>
<td>Duration of the data setup phase</td>
<td>Asynchronous</td>
<td>AHB clock cycle (HCLK)</td>
<td>1</td>
<td>256</td>
</tr>
<tr>
<td>Data hold</td>
<td>Duration of the data hold phase</td>
<td>Asynchronous</td>
<td>AHB clock cycle (HCLK)</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>Burst turn</td>
<td>Duration of the bus turnaround phase</td>
<td>Asynchronous and synchronous read / write</td>
<td>AHB clock cycle (HCLK)</td>
<td>0</td>
<td>15</td>
</tr>
<tr>
<td>Clock divide ratio</td>
<td>Number of AHB clock cycles (HCLK) to build one memory clock cycle (CLK)</td>
<td>Synchronous</td>
<td>AHB clock cycle (HCLK)</td>
<td>2</td>
<td>16</td>
</tr>
<tr>
<td>Data latency</td>
<td>Number of clock cycles to issue to the memory before the first data of the burst</td>
<td>Synchronous</td>
<td>Memory clock cycle (CLK)</td>
<td>2</td>
<td>17</td>
</tr>
</tbody>
</table>

19.6.1 External memory interface signals

Table 124, Table 125 and Table 126 list the signals that are typically used to interface with NOR flash memory, SRAM and PSRAM.

Note: The prefix “N” identifies the signals that are active low.

NOR flash memory, non-multiplexed I/Os

Table 124. Non-multiplexed I/O NOR flash memory

<table>
<thead>
<tr>
<th>FMC signal name</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>O</td>
<td>Clock (for synchronous access)</td>
</tr>
<tr>
<td>A[25:0]</td>
<td>O</td>
<td>Address bus</td>
</tr>
</tbody>
</table>
The maximum capacity is 512 Mbits (26 address lines).

**NOR flash memory, 16-bit multiplexed I/Os**

<table>
<thead>
<tr>
<th>FMC signal name</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>O</td>
<td>Clock (for synchronous access)</td>
</tr>
<tr>
<td>AD[15:0]</td>
<td>I/O</td>
<td>16-bit multiplexed, bidirectional address/data bus (the 16-bit address A[15:0] and data D[15:0] are multiplexed on the databus)</td>
</tr>
<tr>
<td>NE[x]</td>
<td>O</td>
<td>Chip select, x = 1..4</td>
</tr>
<tr>
<td>NOE</td>
<td>O</td>
<td>Output enable</td>
</tr>
<tr>
<td>NWE</td>
<td>O</td>
<td>Write enable</td>
</tr>
<tr>
<td>NL(=NADV)</td>
<td>O</td>
<td>Latch enable (this signal is called address valid, NADV, by some NOR flash devices)</td>
</tr>
<tr>
<td>NWAIT</td>
<td>I</td>
<td>NOR flash wait input signal to the FMC</td>
</tr>
</tbody>
</table>

The maximum capacity is 512 Mbits.

**PSRAM/FRAM/SRAM, non-multiplexed I/Os**

<table>
<thead>
<tr>
<th>FMC signal name</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>O</td>
<td>Clock (only for PSRAM synchronous access)</td>
</tr>
<tr>
<td>A[25:0]</td>
<td>O</td>
<td>Address bus</td>
</tr>
<tr>
<td>D[15:0]</td>
<td>I/O</td>
<td>Data bidirectional bus</td>
</tr>
<tr>
<td>NE[x]</td>
<td>O</td>
<td>Chip select, x = 1..4 (called NCE by PSRAM (CellularRAM™ i.e. CRAM))</td>
</tr>
<tr>
<td>NOE</td>
<td>O</td>
<td>Output enable</td>
</tr>
<tr>
<td>NWE</td>
<td>O</td>
<td>Write enable</td>
</tr>
<tr>
<td>NL(=NADV)</td>
<td>O</td>
<td>Address valid only for PSRAM input (memory signal name: NADV)</td>
</tr>
</tbody>
</table>
The maximum capacity is 512 Mbits.

**PSRAM, 16-bit multiplexed I/Os**

<table>
<thead>
<tr>
<th>FMC signal name</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>O</td>
<td>Clock (for synchronous access)</td>
</tr>
<tr>
<td>AD[15:0]</td>
<td>I/O</td>
<td>16-bit multiplexed, bidirectional address/data bus (the 16-bit address A[15:0] and data D[15:0] are multiplexed on the databus)</td>
</tr>
<tr>
<td>NE[x]</td>
<td>O</td>
<td>Chip select, x = 1..4 (called NCE by PSRAM (CellularRAM™ i.e. CRAM))</td>
</tr>
<tr>
<td>NOE</td>
<td>O</td>
<td>Output enable</td>
</tr>
<tr>
<td>NWE</td>
<td>O</td>
<td>Write enable</td>
</tr>
<tr>
<td>NL(= NADV)</td>
<td>O</td>
<td>Address valid PSRAM input (memory signal name: NADV)</td>
</tr>
<tr>
<td>NWAIT</td>
<td>I</td>
<td>PSRAM wait input signal to the FMC</td>
</tr>
<tr>
<td>NBL[1:0]</td>
<td>O</td>
<td>Byte lane output. Byte 0 and Byte 1 control (upper and lower byte enable)</td>
</tr>
</tbody>
</table>

The maximum capacity is 512 Mbits (26 address lines).

### 19.6.2 Supported memories and transactions

*Table 128* below shows an example of the supported devices, access modes and transactions when the memory data bus is 16-bit wide for NOR flash memory, PSRAM and SRAM. The transactions not allowed (or not supported) by the FMC are shown in gray in this example.
### Table 128. NOR flash/PSRAM: example of supported memories and transactions

<table>
<thead>
<tr>
<th>Device</th>
<th>Mode</th>
<th>R/W</th>
<th>AHB data size</th>
<th>Memory data size</th>
<th>Allowed/ not allowed</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOR flash (muxed I/Os and nonmuxed I/Os)</td>
<td>Asynchronous</td>
<td>R</td>
<td>8</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>8</td>
<td>16</td>
<td>N</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous page</td>
<td>R</td>
<td>-</td>
<td>16</td>
<td>N</td>
<td>Mode is not supported</td>
</tr>
<tr>
<td>Synchronous</td>
<td>R</td>
<td>8</td>
<td>16</td>
<td>N</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Synchronous</td>
<td>R</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Synchronous</td>
<td>R</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>PSRAM (multiplexed I/Os and non-multiplexed I/Os)</td>
<td>Asynchronous</td>
<td>R</td>
<td>8</td>
<td>16</td>
<td>Y</td>
<td>Use of byte lanes NBL[1:0]</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>8</td>
<td>16</td>
<td>Y</td>
<td>Use of byte lanes NBL[1:0]</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous page</td>
<td>R</td>
<td>-</td>
<td>16</td>
<td>N</td>
<td>Mode is not supported</td>
</tr>
<tr>
<td>Synchronous</td>
<td>R</td>
<td>8</td>
<td>16</td>
<td>N</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Synchronous</td>
<td>R</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Synchronous</td>
<td>R</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Synchronous</td>
<td>W</td>
<td>8</td>
<td>16</td>
<td>Y</td>
<td>Use of byte lanes NBL[1:0]</td>
<td></td>
</tr>
<tr>
<td>Synchronous</td>
<td>W</td>
<td>16/32</td>
<td>16</td>
<td>Y</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>SRAM and ROM</td>
<td>Asynchronous</td>
<td>R</td>
<td>8 / 16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>8 / 16</td>
<td>16</td>
<td>Y</td>
<td>Use of byte lanes NBL[1:0]</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses Use of byte lanes NBL[1:0]</td>
</tr>
</tbody>
</table>
19.6.3 **General timing rules**

**Signals synchronization**

- All controller output signals change on the rising edge of the internal clock (HCLK)
- In Synchronous mode (read or write), all output signals change on the rising edge of HCLK. Whatever the CLKDIV value, all outputs change as follows:
  - NOEL/NWEL/ NEL/NADVL/ NADVH /NBLL/ Address valid outputs change on the falling edge of FMC_CLK clock.
  - NOEH/ NWEH / NEH/ NOEH/NBLH/ Address invalid outputs change on the rising edge of FMC_CLK clock.

19.6.4 **NOR flash/PSRAM controller asynchronous transactions**

**Asynchronous static memories (NOR flash, PSRAM, SRAM, FRAM)**

- Signals are synchronized by the internal clock HCLK. This clock is not issued to the memory
- The FMC always samples the data before de-asserting the NOE signal. This guarantees that the memory data hold timing constraint is met (minimum Chip Enable high to data transition is usually 0 ns)
- If the Extended mode is enabled (EXTMOD bit is set in the FMC_BCRx register), up to four extended modes (A, B, C and D) are available. It is possible to mix A, B, C and D modes for read and write operations. For example, read operation can be performed in mode A and write in mode B.
- If the Extended mode is disabled (EXTMOD bit is reset in the FMC_BCRx register), the FMC can operate in mode 1 or mode 2 as follows:
  - Mode 1 is the default mode when SRAM/PSRAM memory type is selected (MTYP = 0x0 or 0x01 in the FMC_BCRx register)
  - Mode 2 is the default mode when NOR memory type is selected (MTYP = 0x10 in the FMC_BCRx register).
Mode 1 - SRAM/FRAM/PSRAM (CRAM)

The next figures show the read and write transactions for the supported modes followed by the required configuration of FMC_BCRx, and FMC_BTRx/FMC_BWTRx registers.

**Figure 54. Mode 1 read access waveforms**

**Figure 55. Mode 1 write access waveforms**
The DATAHLD time at the end of the read and write transactions guarantee the address and data hold time after the NOE/NWE rising edge. The DATAST value must be greater than zero (DATAST > 0).

### Table 129. FMC_BCRx bitfields (mode 1)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>As needed</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCEWAIT</td>
<td>Set to 1 if the memory supports this feature. Otherwise keep at 0.</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>12</td>
<td>WREN</td>
<td>As needed</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>Meaningful only if bit 15 is 1</td>
</tr>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>0x0</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>Don’t care</td>
</tr>
<tr>
<td>5:4</td>
<td>MWID</td>
<td>As needed</td>
</tr>
<tr>
<td>3:2</td>
<td>MTYP</td>
<td>As needed, exclude 0x2 (NOR flash memory)</td>
</tr>
<tr>
<td>1</td>
<td>MUXE</td>
<td>0x0</td>
</tr>
<tr>
<td>0</td>
<td>MBKEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>

### Table 130. FMC_BTRx bitfields (mode 1)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD HCLK cycles for read accesses, DATAHLD+1 HCLK cycles for write accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don’t care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don’t care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the second access phase (DATAST HCLK cycles).</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the first access phase (ADDSET HCLK cycles). Minimum value for ADDSET is 0.</td>
</tr>
</tbody>
</table>
Mode A - SRAM/FRAM/PSRAM (CRAM) OE toggling

Figure 56. Mode A read access waveforms

1. NBL[1:0] are driven low during the read access

Figure 57. Mode A write access waveforms

The differences compared with Mode 1 are the toggling of NOE and the independent read and write timings.
Table 131. FMC_BCRx bitfields (mode A)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>As needed</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCWAIT</td>
<td>Set to 1 if the memory supports this feature. Otherwise keep at 0.</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x1</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>12</td>
<td>WREN</td>
<td>As needed</td>
</tr>
<tr>
<td>11</td>
<td>WAITCFG</td>
<td>Don’t care</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>Meaningful only if bit 15 is 1</td>
</tr>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>0x0</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>Don’t care</td>
</tr>
<tr>
<td>5:4</td>
<td>MWID</td>
<td>As needed</td>
</tr>
<tr>
<td>3:2</td>
<td>MTYP</td>
<td>As needed, exclude 0x2 (NOR flash memory)</td>
</tr>
<tr>
<td>1</td>
<td>MUXEN</td>
<td>0x0</td>
</tr>
<tr>
<td>0</td>
<td>MBKEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>

Table 132. FMC_BTRx bitfields (mode A)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD HCLK cycles for read accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don’t care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don’t care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the second access phase (DATAST HCLK cycles) for read accesses.</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the first access phase (ADDSET HCLK cycles) for read accesses. Minimum value for ADDSET is 0.</td>
</tr>
</tbody>
</table>
Table 133. FMC_BWTRx bitfields (mode A)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD+1 HCLK cycles for write accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don’t care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don’t care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the second access phase (DATAST HCLK cycles) for write accesses.</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the first access phase (ADDSET HCLK cycles) for write accesses. Minimum value for ADDSET is 0.</td>
</tr>
</tbody>
</table>

Mode 2/B - NOR flash

Figure 58. Mode 2 and mode B read access waveforms
The differences with mode 1 are the toggling of NWE and the independent read and write timings when extended mode is set (mode B).
### Table 134. FMC_BCRx bitfields (mode 2/B)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>Don't care</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCEWAIT</td>
<td>Set to 1 if the memory supports this feature. Otherwise keep at 0.</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x1 for mode B, 0x0 for mode 2</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>12</td>
<td>WREN</td>
<td>As needed</td>
</tr>
<tr>
<td>11</td>
<td>WAITCFG</td>
<td>Don't care</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>Meaningful only if bit 15 is 1</td>
</tr>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>0x0</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>0x1</td>
</tr>
<tr>
<td>5:4</td>
<td>MWID</td>
<td>As needed</td>
</tr>
<tr>
<td>3:2</td>
<td>MTYP</td>
<td>0x2 (NOR flash memory)</td>
</tr>
<tr>
<td>1</td>
<td>MUXEN</td>
<td>0x0</td>
</tr>
<tr>
<td>0</td>
<td>MBKEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>

### Table 135. FMC_BTRx bitfields (mode 2/B)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD HCLK cycles for read accesses and DATAHLD+1 HCLK cycles for write accesses when Extended mode is disabled).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x1 if Extended mode is set</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don't care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don't care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the access second phase (DATAST HCLK cycles) for read accesses.</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Don't care</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the access first phase (ADDSET HCLK cycles) for read accesses. Minimum value for ADDSET is 0.</td>
</tr>
</tbody>
</table>
Table 136. FMC_BWTRx bitfields (mode 2/B)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD+1 HCLK cycles for write accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x1 if Extended mode is set</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don’t care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don’t care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the access second phase (DATAST HCLK cycles) for write accesses.</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the access first phase (ADDSET HCLK cycles) for write accesses.</td>
</tr>
</tbody>
</table>

**Note:** The FMC_BWTRx register is valid only if the Extended mode is set (mode B), otherwise its content is don’t care.

**Mode C - NOR flash - OE toggling**

**Figure 61. Mode C read access waveforms**
The differences compared with mode 1 are the toggling of NOE and the independent read and write timings.

Table 137. FMC_BCRx bitfields (mode C)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>Don’t care</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCWAIT</td>
<td>Set to 1 if the memory supports this feature. Otherwise keep at 0.</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x1</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>12</td>
<td>WREN</td>
<td>As needed</td>
</tr>
<tr>
<td>11</td>
<td>WAITCFG</td>
<td>Don’t care</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>Meaningful only if bit 15 is 1</td>
</tr>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>0x0</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>0x1</td>
</tr>
<tr>
<td>5:4</td>
<td>MWID</td>
<td>As needed</td>
</tr>
</tbody>
</table>
Table 137. FMC_BCRx bitfields (mode C) (continued)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>3:2</td>
<td>MTYP</td>
<td>0x02 (NOR flash memory)</td>
</tr>
<tr>
<td>1</td>
<td>MUXEN</td>
<td>0x0</td>
</tr>
<tr>
<td>0</td>
<td>MBKEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>

Table 138. FMC_BTRx bitfields (mode C)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD HCLK cycles for read accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x2</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>0x0</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>0x0</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the second access phase (DATAST HCLK cycles) for read accesses.</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the first access phase (ADDSET HCLK cycles) for read accesses. Minimum value for ADDSET is 0.</td>
</tr>
</tbody>
</table>

Table 139. FMC_BWTRx bitfields (mode C)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD+1 HCLK cycles for write accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x2</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don’t care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don’t care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the second access phase (DATAST HCLK cycles) for write accesses.</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the first access phase (ADDSET HCLK cycles) for write accesses. Minimum value for ADDSET is 0.</td>
</tr>
</tbody>
</table>
Mode D - asynchronous access with extended address

Figure 63. Mode D read access waveforms

A[25:0]
NADV
NBL[x:0]
NEx
NOE
NWE
Data bus
Memory transaction
High
Data driven by memory
NBLSET
ADDSET HCLK cycles
ADDHLD HCLK cycles
DATAHLD HCLK cycles
DATAST HCLK cycles
The differences with mode 1 are the toggling of NOE that goes on toggling after NADV changes and the independent read and write timings.

Table 140. FMC_BCRx bitfields (mode D)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>As needed</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCWAIT</td>
<td>Set to 1 if the memory supports this feature. Otherwise keep at 0.</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x1</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>12</td>
<td>WREN</td>
<td>As needed</td>
</tr>
<tr>
<td>11</td>
<td>WAITCFG</td>
<td>Don’t care</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>Meaningful only if bit 15 is 1</td>
</tr>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>0x0</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
</tbody>
</table>
### Table 140. FMC_BCRx bitfields (mode D) (continued)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>Set according to memory support</td>
</tr>
<tr>
<td>5:4</td>
<td>MWID</td>
<td>As needed</td>
</tr>
<tr>
<td>3:2</td>
<td>MTYP</td>
<td>As needed</td>
</tr>
<tr>
<td>1</td>
<td>MUXEN</td>
<td>0x0</td>
</tr>
<tr>
<td>0</td>
<td>MBKEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>

### Table 141. FMC_BTRx bitfields (mode D)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD HCLK cycles for read accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x3</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don’t care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don’t care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the second access phase (DATAST HCLK cycles) for read accesses.</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Duration of the middle phase of the read access (ADDHLD HCLK cycles)</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the first access phase (ADDSET HCLK cycles) for read accesses. Minimum value for ADDSET is 1.</td>
</tr>
</tbody>
</table>

### Table 142. FMC_BWTRx bitfields (mode D)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Duration of the data hold phase (DATAHLD+1 HCLK cycles for write accesses).</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x3</td>
</tr>
<tr>
<td>27:24</td>
<td>DATLAT</td>
<td>Don’t care</td>
</tr>
<tr>
<td>23:20</td>
<td>CLKDIV</td>
<td>Don’t care</td>
</tr>
<tr>
<td>19:16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15:8</td>
<td>DATAST</td>
<td>Duration of the second access phase (DATAST HCLK cycles).</td>
</tr>
<tr>
<td>7:4</td>
<td>ADDHLD</td>
<td>Duration of the middle phase of the write access (ADDHLD HCLK cycles)</td>
</tr>
<tr>
<td>3:0</td>
<td>ADDSET</td>
<td>Duration of the first access phase (ADDSET HCLK cycles) for write accesses. Minimum value for ADDSET is 1.</td>
</tr>
</tbody>
</table>
Muxed mode - multiplexed asynchronous access to NOR flash memory

Figure 65. Muxed read access waveforms
The difference with mode D is the drive of the lower address byte(s) on the data bus.

**Table 143. FMC_BCRx bitfields (Muxed mode)**

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>As needed</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCWAIT</td>
<td>Set to 1 if the memory supports this feature. Otherwise keep at 0.</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>12</td>
<td>WREN</td>
<td>As needed</td>
</tr>
<tr>
<td>11</td>
<td>WAITCFG</td>
<td>Don’t care</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>Meaningful only if bit 15 is 1</td>
</tr>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>0x0</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>
WAIT management in asynchronous accesses

If the asynchronous memory asserts the WAIT signal to indicate that it is not yet ready to accept or to provide data, the ASYNCHWAIT bit has to be set in FMC_BCRx register.

If the WAIT signal is active (high or low depending on the WAITPOL bit), the second access phase (Data setup phase), programmed by the DATAST bits, is extended until WAIT becomes inactive. Unlike the data setup phase, the first access phases (Address setup and Address hold phases), programmed by the ADDSET and ADDHLD bits, are not WAIT sensitive and so they are not prolonged.
The data setup phase must be programmed so that WAIT can be detected 4 HCLK cycles before the end of the memory transaction. The following cases must be considered:

1. The memory asserts the WAIT signal aligned to NOE/NWE which toggles:
   \[
   \text{DATAST} \geq (4 \times \text{HCLK}) + \text{max\_wait\_assertion\_time}
   \]

2. The memory asserts the WAIT signal aligned to NEx (or NOE/NWE not toggling):
   \[
   \text{if} \quad \text{max\_wait\_assertion\_time} > \text{address\_phase} + \text{hold\_phase}
   \]
   then:
   \[
   \text{DATAST} \geq (4 \times \text{HCLK}) + (\text{max\_wait\_assertion\_time} - \text{address\_phase} - \text{hold\_phase})
   \]
   otherwise
   \[
   \text{DATAST} \geq 4 \times \text{HCLK}
   \]

where max\_wait\_assertion\_time is the maximum time taken by the memory to assert the WAIT signal once NEx/NOE/NWE is low.

*Figure 67* and *Figure 68* show the number of HCLK clock cycles that are added to the memory access phase after WAIT is released by the asynchronous memory (independently of the above cases).

**Figure 67. Asynchronous wait during a read access waveforms**

1. NWAIT polarity depends on WAITPOL bit setting in FMC_BCRx register.
CellularRAM™ (PSRAM) refresh management

The CellularRAM™ does not enable maintaining the chip select signal (NE) low for longer than the t_{CEM} timing specified for the memory device. This timing can be programmed in the FMC_PCSCNTR register. It defines the maximum duration of the NE low pulse in HCLK cycles for asynchronous accesses and FMC_CLK cycles for synchronous accesses.

19.6.5 Synchronous transactions

The memory clock, FMC_CLK, is a submultiple of HCLK. It depends on the value of CLKDIV and the MWID/ AHB data size, following the formula given below:

Whatever MWID size: 16 or 8-bit, the FMC_CLK divider ratio is always defined by the programmed CLKDIV value.

Example:
- If CLKDIV=1, MWID = 16 bits, AHB data size=8 bits, FMC_CLK=HCLK/2.

NOR flash memories specify a minimum time from NADV assertion to CLK high. To meet this constraint, the FMC does not issue the clock to the memory during the first internal clock cycle of the synchronous access (before NADV assertion). This guarantees that the rising edge of the memory clock occurs in the middle of the NADV low pulse.

Data latency versus NOR memory latency

The data latency is the number of cycles to wait before sampling the data. The DATLAT value must be consistent with the latency value specified in the NOR flash configuration.
Flexible static memory controller (FSMC)  

register. The FMC does not include the clock cycle when NADV is low in the data latency count.

Caution: Some NOR flash memories include the NADV Low cycle in the data latency count, so that the exact relation between the NOR flash latency and the FMC DATLAT parameter can be either:

- NOR flash latency = (DATLAT + 2) CLK clock cycles
- or NOR flash latency = (DATLAT + 3) CLK clock cycles

Some recent memories assert NWAIT during the latency phase. In such cases DATLAT can be set to its minimum value. As a result, the FMC samples the data and waits long enough to evaluate if the data are valid. Thus the FMC detects when the memory exits latency and real data are processed.

Other memories do not assert NWAIT during latency. In this case the latency must be set correctly for both the FMC and the memory, otherwise invalid data are mistaken for good data, or valid data are lost in the initial phase of the memory access.

Single-burst transfer

When the selected bank is configured in Burst mode for synchronous accesses, if for example an AHB single-burst transaction is requested on 16-bit memories, the FMC performs a burst transaction of length 1 (if the AHB transfer is 16 bits), or length 2 (if the AHB transfer is 32 bits) and de-assert the chip select signal when the last data is strobed. Such transfers are not the most efficient in terms of cycles compared to asynchronous read operations. Nevertheless, a random asynchronous access would first require to re-program the memory access mode, which would altogether last longer.

Cross boundary page for CellularRAM™ 1.5

CellularRAM™ 1.5 does not allow burst access to cross the page boundary. The FMC controller is used to split automatically the burst access when the memory page size is reached by configuring the CPSIZE bits in the FMC_BCR1 register following the memory page size.

Wait management

For synchronous NOR flash memories, NWAIT is evaluated after the programmed latency period, which corresponds to (DATLAT+2) CLK clock cycles.

If NWAIT is active (low level when WAITPOL = 0, high level when WAITPOL = 1), wait states are inserted until NWAIT is inactive (high level when WAITPOL = 0, low level when WAITPOL = 1).

When NWAIT is inactive, the data is considered valid either immediately (bit WAITCFG = 1) or on the next clock edge (bit WAITCFG = 0).

During wait-state insertion via the NWAIT signal, the controller continues to send clock pulses to the memory, keeping the chip select and output enable signals valid. It does not consider the data as valid.

In Burst mode, there are two timing configurations for the NOR flash NWAIT signal:

- The flash memory asserts the NWAIT signal one data cycle before the wait state (default after reset).
- The flash memory asserts the NWAIT signal during the wait state
The FMC supports both NOR flash wait state configurations, for each chip select, thanks to the WAITCFG bit in the FMC_BCRx registers (x = 0..3).

**Figure 69. Wait configuration waveforms**

Memory transaction = burst of 4 half words

- **HCLK**
- **CLK**
- **A[25:16]**
- **NADV**
- **NWAIT** (WAITCFG = 0)
- **NWAIT** (WAITCFG = 1)
- **A/D[15:0]**

Inserted wait state
Figure 70. Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)

1. Byte lane outputs (NBL) are not shown; for NOR access, they are held high, and, for PSRAM (CRAM) access, they are held low.

Table 145. FMC_BCRx bitfields (Synchronous multiplexed read mode)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>Don’t care</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>No effect on synchronous read</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>0x0 (no effect in Asynchronous mode)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCWAIT</td>
<td>0x0</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>To be set to 1 if the memory supports this feature, to be kept at 0 otherwise</td>
</tr>
<tr>
<td>12</td>
<td>WREN</td>
<td>No effect on synchronous read</td>
</tr>
<tr>
<td>11</td>
<td>WAITCFG</td>
<td>To be set according to memory</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>To be set according to memory</td>
</tr>
</tbody>
</table>
Table 145. FMC_BCRx bitfields (Synchronous multiplexed read mode) (continued)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>0x1</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>Set according to memory support (NOR flash memory)</td>
</tr>
<tr>
<td>5-4</td>
<td>MWID</td>
<td>As needed</td>
</tr>
<tr>
<td>3-2</td>
<td>MTYP</td>
<td>0x1 or 0x2</td>
</tr>
<tr>
<td>1</td>
<td>MUXEN</td>
<td>As needed</td>
</tr>
<tr>
<td>0</td>
<td>MBKEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>

Table 146. FMC_BTRx bitfields (Synchronous multiplexed read mode)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:30</td>
<td>DATAHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>27-24</td>
<td>DATLAT</td>
<td>Data latency</td>
</tr>
<tr>
<td>27-24</td>
<td>DATLAT</td>
<td>Data latency</td>
</tr>
<tr>
<td>23-20</td>
<td>CLKDIV</td>
<td>0x0 to get CLK = HCLK 0x1 to get CLK = 2 × HCLK ..</td>
</tr>
<tr>
<td>19-16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15-8</td>
<td>DATAST</td>
<td>Don’t care</td>
</tr>
<tr>
<td>7-4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3-0</td>
<td>ADDSET</td>
<td>Don’t care</td>
</tr>
</tbody>
</table>
1. The memory must issue NWAIT signal one cycle in advance, accordingly WAITCFG must be programmed to 0.
2. Byte Lane (NBL) outputs are not shown, they are held low while NEx is active.

### Table 147. FMC_BCRx bitfields (Synchronous multiplexed write mode)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved</td>
<td>0x000</td>
</tr>
<tr>
<td>23:22</td>
<td>NBLSET[1:0]</td>
<td>Don’t care</td>
</tr>
<tr>
<td>20</td>
<td>CCLKEN</td>
<td>As needed</td>
</tr>
<tr>
<td>19</td>
<td>CBURSTRW</td>
<td>0x1</td>
</tr>
<tr>
<td>18:16</td>
<td>CPSIZE</td>
<td>As needed (0x1 for CRAM 1.5)</td>
</tr>
<tr>
<td>15</td>
<td>ASYNCWAIT</td>
<td>0x0</td>
</tr>
<tr>
<td>14</td>
<td>EXTMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>13</td>
<td>WAITEN</td>
<td>To be set to 1 if the memory supports this feature, to be kept at 0 otherwise.</td>
</tr>
</tbody>
</table>
### Table 147. FMC_BCRx bitfields (Synchronous multiplexed write mode) (continued)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>WREN</td>
<td>0x1</td>
</tr>
<tr>
<td>11</td>
<td>WAITCFG</td>
<td>0x0</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>0x0</td>
</tr>
<tr>
<td>9</td>
<td>WAITPOL</td>
<td>to be set according to memory</td>
</tr>
<tr>
<td>8</td>
<td>BURSTEN</td>
<td>no effect on synchronous write</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>0x1</td>
</tr>
<tr>
<td>6</td>
<td>FACCEN</td>
<td>Set according to memory support</td>
</tr>
<tr>
<td>5-4</td>
<td>MWID</td>
<td>As needed</td>
</tr>
<tr>
<td>3-2</td>
<td>MTYP</td>
<td>0x1</td>
</tr>
<tr>
<td>1</td>
<td>MUXEN</td>
<td>As needed</td>
</tr>
<tr>
<td>0</td>
<td>MBKEN</td>
<td>0x1</td>
</tr>
</tbody>
</table>

### Table 148. FMC_BTRx bitfields (Synchronous multiplexed write mode)

<table>
<thead>
<tr>
<th>Bit number</th>
<th>Bit name</th>
<th>Value to set</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-30</td>
<td>DATAHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>29:28</td>
<td>ACCMOD</td>
<td>0x0</td>
</tr>
<tr>
<td>27-24</td>
<td>DATLAT</td>
<td>Data latency</td>
</tr>
<tr>
<td>23-20</td>
<td>CLKDIV</td>
<td>0x0 to get CLK = HCLK</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1 to get CLK = 2 × HCLK</td>
</tr>
<tr>
<td>19-16</td>
<td>BUSTURN</td>
<td>Time between NEx high to NEx low (BUSTURN HCLK).</td>
</tr>
<tr>
<td>15-8</td>
<td>DATAST</td>
<td>Don’t care</td>
</tr>
<tr>
<td>7-4</td>
<td>ADDHLD</td>
<td>Don’t care</td>
</tr>
<tr>
<td>3-0</td>
<td>ADDSET</td>
<td>Don’t care</td>
</tr>
</tbody>
</table>
19.6.6 NOR/PSRAM controller registers

SRAM/NOR-flash chip-select control register for bank x
(FMC_BCRx) (x = 1 to 4)

Address offset: 0x00 + 0x8 * (x - 1), (x = 1 to 4)

Reset value: 0x0000 30DB, 0x0000 30D2, 0x0000 30D2, 0x0000 30D2

This register contains the control information of each memory bank, used for SRAMs, PSRAM, FRAM and NOR flash memories.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:22 **NBLSET[1:0]:** Byte lane (NBL) setup

These bits configure the NBL setup timing from NBLx low to chip select NEx low.

- 00: NBL setup time is 0 AHB clock cycle
- 01: NBL setup time is 1 AHB clock cycle
- 10: NBL setup time is 2 AHB clock cycles
- 11: NBL setup time is 3 AHB clock cycles

Bit 21 **WFDIS:** Write FIFO disable

This bit disables the Write FIFO used by the FMC controller.

- 0: Write FIFO enabled (Default after reset)
- 1: Write FIFO disabled

**Note:** The WFDIS bit of the FMC_BCR2..4 registers is don’t care. It is only enabled through the FMC_BCR1 register.

Bit 20 **CCLKEN:** Continuous clock enable

This bit enables the FMC_CLK clock output to external memory devices.

- 0: The FMC_CLK is only generated during the synchronous memory access (read/write transaction). The FMC_CLK clock ratio is specified by the programmed CLKDIV value in the FMC_BCRx register (default after reset).
- 1: The FMC_CLK is generated continuously during asynchronous and synchronous access. The FMC_CLK clock is activated when the CCLKEN is set.

**Note:** The CCLKEN bit of the FMC_BCR2..4 registers is don’t care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in Synchronous mode to generate the FMC_CLK continuous clock.

**Note:** If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is don’t care.

**Note:** If the Synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)
Bit 19 **CBURSTRW**: Write burst enable

For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register.

0: Write operations are always performed in Asynchronous mode.
1: Write operations are performed in Synchronous mode.

Bits 18:16 **CPSIZE[2:0]**: CRAM page size

These are used for CellularRAM™ 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size).

000: No burst split when crossing page boundary (default after reset)
001: 128 bytes
010: 256 bytes
011: 512 bytes
100: 1024 bytes
Others: Reserved, must not be used

Bit 15 **ASYNCWAIT**: Wait signal during asynchronous transfers

This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol.

0: NWAIT signal is not taken into account when running an asynchronous protocol (default after reset).
1: NWAIT signal is taken into account when running an asynchronous protocol.

Bit 14 **EXTMOD**: Extended mode enable

This bit enables the FMC to program the write timings for non multiplexed asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations.

0: values inside FMC_BWTR register are not taken into account (default after reset)
1: values inside FMC_BWTR register are taken into account

**Note**: When the Extended mode is disabled, the FMC can operate in mode 1 or mode 2 as follows:

- Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP = 0x0 or 0x01)
- Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10).

Bit 13 **WAITEN**: Wait enable bit

This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in Synchronous mode.

0: NWAIT signal is disabled (its level not taken into account, no wait state inserted after the programmed flash latency period).
1: NWAIT signal is enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset).

Bit 12 **WREN**: Write enable bit

This bit indicates whether write operations are enabled/disabled in the bank by the FMC.

0: Write operations are disabled in the bank by the FMC, an AHB error is reported.
1: Write operations are enabled for the bank by the FMC (default after reset).

Bit 11 **WAITCFG**: Wait timing configuration

The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in Synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state.

0: NWAIT signal is active one data cycle before wait state (default after reset).
1: NWAIT signal is active during wait state (not used for PSRAM).

Bit 10 Reserved, must be kept at reset value.
Bit 9 **WAITPOL**: Wait signal polarity bit
- Defines the polarity of the wait signal from memory used for either in Synchronous or Asynchronous mode.
  - 0: NWAiT active low (default after reset)
  - 1: NWAiT active high

Bit 8 **BURSTEN**: Burst enable bit
- This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode.
  - 0: Burst mode disabled (default after reset). Read accesses are performed in Asynchronous mode.
  - 1: Burst mode enable. Read accesses are performed in Synchronous mode.

Bit 7 Reserved, must be kept at reset value.

Bit 6 **FACCEN**: Flash access enable
- Enables NOR flash memory access operations.
  - 0: Corresponding NOR flash memory access is disabled.
  - 1: Corresponding NOR flash memory access is enabled (default after reset).

Bits 5:4 **MWID[1:0]**: Memory data bus width
- Defines the external memory device width, valid for all type of memories.
  - 00: 8 bits
  - 01: 16 bits (default after reset)
  - 10: reserved
  - 11: reserved

Bits 3:2 **MTYP[1:0]**: Memory type
- Defines the type of external memory attached to the corresponding memory bank.
  - 00: SRAM/FRAM (default after reset for Bank 2...4)
  - 01: PSRAM (CRAM) / FRAM
  - 10: NOR flash/OneNAND flash (default after reset for Bank 1)
  - 11: reserved

Bit 1 **MUXEN**: Address/data multiplexing enable bit
- When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:
  - 0: Address/data non multiplexed
  - 1: Address/data multiplexed on databus (default after reset)

Bit 0 **MBKEN**: Memory bank enable bit
- Enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AHB bus.
  - 0: Corresponding memory bank is disabled.
  - 1: Corresponding memory bank is enabled.

**SRAM/NOR-flash chip-select timing register for bank x (FMC_BTRx)**

Address offset: 0x04 + 0x8 * (x - 1), (x = 1 to 4)

Reset value: 0xFFFF FFFF

This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR flash memories. If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to
configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers).

Bits 31:30 **DATAHLD[1:0]**: Data hold phase duration

These bits are written by software to define the duration of the data hold phase in HCLK cycles (refer to Figure 54 to Figure 66), used in asynchronous accesses:

For read accesses
- 00: DATAHLD phase duration = 0 × HCLK clock cycle (default)
- 01: DATAHLD phase duration = 1 × HCLK clock cycle
- 10: DATAHLD phase duration = 2 × HCLK clock cycle
- 11: DATAHLD phase duration = 3 × HCLK clock cycle

For write accesses
- 00: DATAHLD phase duration = 1 × HCLK clock cycle (default)
- 01: DATAHLD phase duration = 2 × HCLK clock cycle
- 10: DATAHLD phase duration = 3 × HCLK clock cycle
- 11: DATAHLD phase duration = 4 × HCLK clock cycle

Bits 29:28 **ACCMOD[1:0]**: Access mode

Specifies the asynchronous access modes as shown in the timing diagrams. These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.

- 00: Access mode A
- 01: Access mode B
- 10: Access mode C
- 11: Access mode D

Bits 27:24 **DATLAT[3:0]**: (see note below bit descriptions): Data latency for synchronous memory

For synchronous access with read/write Burst mode enabled (BURSTEN / CBURSTRW bits set), defines the number of memory clock cycles (+2) to issue to the memory before reading/writing the first data:

This timing parameter is not expressed in HCLK periods, but in FMC_CLK periods.

For asynchronous access, this value is don't care.

- 0000: Data latency of 2 CLK clock cycles for first burst access
- 1111: Data latency of 17 CLK clock cycles for first burst access (default value after reset)

Bits 23:20 **CLKDIV[3:0]**: Clock divide ratio (for FMC_CLK signal)

Defines the period of FMC_CLK clock output signal, expressed in number of HCLK cycles:

- 0000: FMC_CLK period = 1x HCLK period
- 0001: FMC_CLK period = 2 × HCLK periods
- 0010: FMC_CLK period = 3 × HCLK periods
- 1111: FMC_CLK period = 16 × HCLK periods (default value after reset)

In asynchronous NOR flash, SRAM or PSRAM accesses, this value is don't care.

Note: Refer to Section 19.6.5: Synchronous transactions for FMC_CLK divider ratio formula)
Bits 19:16 **BUSTURN[3:0]:** Bus turnaround phase duration

These bits are written by software to add a delay at the end of current read or write transaction to next transaction on the same bank. This delay is used to match the minimum time between consecutive transactions ($t_{EHEL}$ from NEx high to NEx low) and the maximum time needed by the memory to free the data bus after a read access ($t_{EHQZ}$, chip enable high to output Hi-Z). This delay is recommended for mode D and muxed mode. For non-muxed memory, the bus turnaround delay can be set to minimum value.

$$(BUSTURN + 1) \times \text{HCLK period} \geq \max(t_{EHEL} \text{ min}, t_{EHQZ} \text{ max})$$

For FRAM memories, the bus turnaround delay must be configured to match the minimum tPC (precharge time) timings. The bus turnaround delay is inserted between any consecutive transactions on the same bank (read/read, write/write, read/write and write/read) to match the tPC memory timing. The chip select is toggling between any consecutive accesses.

$$0000: \text{BUSTURN phase duration} = 1 \times \text{HCLK clock cycle added}$$

$$1111: \text{BUSTURN phase duration} = 16 \times \text{HCLK clock cycles added (default value after reset)}$$

Bits 15:8 **DATAST[7:0]:** Data-phase duration

These bits are written by software to define the duration of the data phase (refer to Figure 54 to Figure 66), used in asynchronous accesses:

$$0000 0000: \text{Reserved}$$
$$0000 0001: \text{DATAST phase duration} = 1 \times \text{HCLK clock cycles}$$
$$0000 0010: \text{DATAST phase duration} = 2 \times \text{HCLK clock cycles}$$

$$1111 1111: \text{DATAST phase duration} = 255 \times \text{HCLK clock cycles (default value after reset)}$$

For each memory type and access mode data-phase duration, refer to the respective figure (Figure 54 to Figure 66).

Example: Mode 1, write access, DATAST=1: Data-phase duration = DATAST+1 = 2 HCLK clock cycles.

*Note: In synchronous accesses, this value is don’t care.*

Bits 7:4 **ADDHLD[3:0]:** Address-hold phase duration

These bits are written by software to define the duration of the address hold phase (refer to Figure 54 to Figure 66), used in mode D or multiplexed accesses:

$$0000: \text{Reserved}$$
$$0001: \text{ADDHLD phase duration} = 1 \times \text{HCLK clock cycle}$$
$$0010: \text{ADDHLD phase duration} = 2 \times \text{HCLK clock cycle}$$

$$1111: \text{ADDHLD phase duration} = 15 \times \text{HCLK clock cycles (default value after reset)}$$

For each access mode address-hold phase duration, refer to the respective figure (Figure 54 to Figure 66).

*Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration.*
Bits 3:0 ADDSET[3:0]: Address setup phase duration
These bits are written by software to define the duration of the address setup phase (refer to Figure 54 to Figure 66), used in SRAMs, ROMs, asynchronous NOR flash and PSRAM:

- 0000: ADDSET phase duration = 0 × HCLK clock cycle
- ... 1111: ADDSET phase duration = 15 × HCLK clock cycles (default value after reset)

For each access mode address setup phase duration, refer to the respective figure (Figure 54 to Figure 66).

Note: In synchronous accesses, this value is don’t care.
In Muxed mode or mode D, the minimum value for ADDSET is 1.
In mode 1 and PSRAM memory, the minimum value for ADDSET is 1.

Note: PSRAMs (CRAMs) have a variable latency due to internal refresh. Therefore these memories issue the NWAIT signal during the whole latency phase to prolong the latency as needed.
With PSRAMs (CRAMs) the filled DATLAT must be set to 0, so that the FMC exits its latency phase soon and starts sampling NWAIT from memory, then starts to read or write when the memory is ready.
This method can be used also with the latest generation of synchronous flash memories that issue the NWAIT signal, unlike older flash memories (check the datasheet of the specific flash memory being used).

SRAM/NOR-flash write timing registers x (FMC_BWTRx)
Address offset: 0x104 + 0x8 * (x - 1), (x = 1 to 4)
Reset value: 0x0FFF FFFF
This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Value 1</th>
<th>Value 2</th>
<th>Value 3</th>
<th>Value 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-30</td>
<td>DATAHLD[1:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>29-28</td>
<td>ACCMOD[1:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27-26</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25-24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23-22</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21-20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19-18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17-16</td>
<td>BUSTURN[3:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15-14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13-12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11-10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9-0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:30 DATAHLD[1:0]: Data hold phase duration
These bits are written by software to define the duration of the data hold phase in HCLK cycles (refer to Figure 54 to Figure 66), used in asynchronous write accesses:

- 00: DATAHLD phase duration = 1 × HCLK clock cycle (default)
- 01: DATAHLD phase duration = 2 × HCLK clock cycle
- 10: DATAHLD phase duration = 3 × HCLK clock cycle
- 11: DATAHLD phase duration = 4 × HCLK clock cycle
Flexible static memory controller (FSMC) RM0440

Bits 29:28 ACCMOD[1:0]: Access mode.
   Specifies the asynchronous access modes as shown in the next timing diagrams. These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
   00: Access mode A
   01: Access mode B
   10: Access mode C
   11: Access mode D

Bits 27:20 Reserved, must be kept at reset value.

Bits 19:16 BUSTURN[3:0]: Bus turnaround phase duration
   These bits are written by software to add a delay at the end of current write transaction to next transaction on the same bank.
   For FRAM memories, the bus turnaround delay must be configured to match the minimum tPC (precharge time) timings. The bus turnaround delay is inserted between any consecutive transactions on the same bank (read/read, write/write, read/write and write/read). The chip select is toggling between any consecutive accesses.
   (BUSTURN + 1)HCLK period ≥ tPC min
   0000: BUSTURN phase duration = 1 HCLK clock cycle added
   1111: BUSTURN phase duration = 16 x HCLK clock cycles added (default value after reset)

Bits 15:8 DATAST[7:0]: Data-phase duration.
   These bits are written by software to define the duration of the data phase (refer to Figure 54 to Figure 66), used in asynchronous SRAM, PSRAM and NOR flash memory accesses:
   0000 0000: Reserved
   0000 0001: DATAST phase duration = 1 x HCLK clock cycles
   0000 0010: DATAST phase duration = 2 x HCLK clock cycles
   ...
   1111 1111: DATAST phase duration = 255 x HCLK clock cycles (default value after reset)

Bits 7:4 ADDHLD[3:0]: Address-hold phase duration.
   These bits are written by software to define the duration of the address hold phase (refer to Figure 63 to Figure 66), used in asynchronous multiplexed accesses:
   0000: Reserved
   0001: ADDHLD phase duration = 1 x HCLK clock cycle
   0010: ADDHLD phase duration = 2 x HCLK clock cycle
   ...
   1111: ADDHLD phase duration = 15 x HCLK clock cycles (default value after reset)
   Note: In synchronous NOR flash accesses, this value is not used, the address hold phase is always 1 flash clock period duration.

Bits 3:0 ADDSET[3:0]: Address setup phase duration.
   These bits are written by software to define the duration of the address setup phase in HCLK cycles (refer to Figure 54 to Figure 66), used in asynchronous accesses:
   0000: ADDSET phase duration = 0 x HCLK clock cycle
   ...
   1111: ADDSET phase duration = 15 x HCLK clock cycles (default value after reset)
   Note: In synchronous accesses, this value is not used, the address setup phase is always 1 flash clock period duration. In muxed mode, the minimum ADDSET value is 1.
PSRAM chip select counter register (FMC_PCSCNTR)

Address offset: 0x20
Reset value: 0x0000 0000

This register contains the PSRAM chip select counter value for Synchronous and Asynchronous modes. The chip select counter is common to all banks and can be enabled separately on each bank. During PSRAM read or write accesses, this value is loaded into a timer which is decremented while the NE signal is held low. When the timer reaches 0, the PSRAM controller splits the current access, toggles NE to allow PSRAM device refresh, and restarts a new access. The programmed counter value guarantees a maximum NE pulse width (tCEM) as specified for PSRAM devices. The counter is reloaded and starts decrementing each time a new access is started by a transition of NE from high to low.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

CSCOUNT[15:0]

Bits 31:20  Reserved, must be kept at reset value.

Bit 19  CNTB4EN: Counter Bank 4 enable
This bit enables the chip select counter for PSRAM/NOR Bank 4.
0: Counter disabled for Bank 4
1: Counter enabled for Bank 4

Bit 18  CNTB3EN: Counter Bank 3 enable
This bit enables the chip select counter for PSRAM/NOR Bank 3.
0: Counter disabled for Bank 3.
1: Counter enabled for Bank 3

Bit 17  CNTB2EN: Counter Bank 2 enable
This bit enables the chip select counter for PSRAM/NOR Bank 2.
0: Counter disabled for Bank 2.
1: Counter enabled for Bank 2

Bit 16  CNTB1EN: Counter Bank 1 enable
This bit enables the chip select counter for PSRAM/NOR Bank 1.
0: Counter disabled for Bank 1.
1: Counter enabled for Bank 1

Bits 15:0  CSCOUNT[15:0]: Chip select counter.
This bitfield is used to define the maximum duration of the chip select low, which is obtained by the formula:

CSCOUNT[15:0] * T_{AHB}, where T_{AHB} is the AHB clock period.

For refresh considerations, the PSRAM chip select must not stay low for more than t_{CEM} ~ 4 μs.
CSCOUNT[15:0] applies both to asynchronous and synchronous modes.
When CSCOUNT[15:0] = 0x0000, the feature is disabled.
19.7 NAND flash controller

The FMC generates the appropriate signal timings to drive the following types of device:

- 8- and 16-bit NAND flash memories

The NAND bank is configured through dedicated registers (Section 19.7.7). The programmable memory parameters include access timings (shown in Table 149) and ECC configuration.

### Table 149. Programmable NAND flash access parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Function</th>
<th>Access mode</th>
<th>Unit</th>
<th>Min.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory setup time</td>
<td>Number of clock cycles (HCLK) required to set up the address before the command assertion</td>
<td>Read/Write</td>
<td>AHB clock cycle (HCLK)</td>
<td>1</td>
<td>255</td>
</tr>
<tr>
<td>Memory wait</td>
<td>Minimum duration (in HCLK clock cycles) of the command assertion</td>
<td>Read/Write</td>
<td>AHB clock cycle (HCLK)</td>
<td>2</td>
<td>255</td>
</tr>
<tr>
<td>Memory hold</td>
<td>Number of clock cycles (HCLK) during which the address must be held (as well as the data if a write access is performed) after the command de-assertion</td>
<td>Read/Write</td>
<td>AHB clock cycle (HCLK)</td>
<td>1</td>
<td>254</td>
</tr>
<tr>
<td>Memory databus high-Z</td>
<td>Number of clock cycles (HCLK) during which the data bus is kept in high-Z state after a write access has started</td>
<td>Write</td>
<td>AHB clock cycle (HCLK)</td>
<td>1</td>
<td>255</td>
</tr>
</tbody>
</table>

### 19.7.1 External memory interface signals

*The following tables list the signals that are typically used to interface NAND flash memory.*

*Note:* The prefix “N” identifies the signals which are active low.

#### 8-bit NAND flash memory

### Table 150. 8-bit NAND flash

<table>
<thead>
<tr>
<th>FMC signal name</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A[17]</td>
<td>O</td>
<td>NAND flash address latch enable (ALE) signal</td>
</tr>
<tr>
<td>A[16]</td>
<td>O</td>
<td>NAND flash command latch enable (CLE) signal</td>
</tr>
<tr>
<td>D[7:0]</td>
<td>I/O</td>
<td>8-bit multiplexed, bidirectional address/data bus</td>
</tr>
<tr>
<td>NCE</td>
<td>O</td>
<td>Chip select</td>
</tr>
<tr>
<td>NOE (= NRE)</td>
<td>O</td>
<td>Output enable (memory signal name: read enable, NRE)</td>
</tr>
<tr>
<td>NWE</td>
<td>O</td>
<td>Write enable</td>
</tr>
<tr>
<td>NWAIT/INT</td>
<td>I</td>
<td>NAND flash ready/busy input signal to the FMC</td>
</tr>
</tbody>
</table>

Theoretically, there is no capacity limitation as the FMC can manage as many address cycles as needed.
16-bit NAND flash memory

### Table 151. 16-bit NAND flash

<table>
<thead>
<tr>
<th>FMC signal name</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A[17]</td>
<td>O</td>
<td>NAND flash address latch enable (ALE) signal</td>
</tr>
<tr>
<td>A[16]</td>
<td>O</td>
<td>NAND flash command latch enable (CLE) signal</td>
</tr>
<tr>
<td>D[15:0]</td>
<td>I/O</td>
<td>16-bit multiplexed, bidirectional address/data bus</td>
</tr>
<tr>
<td>NCE</td>
<td>O</td>
<td>Chip select</td>
</tr>
<tr>
<td>NOE (= NRE)</td>
<td>O</td>
<td>Output enable (memory signal name: read enable, NRE)</td>
</tr>
<tr>
<td>NWE</td>
<td>O</td>
<td>Write enable</td>
</tr>
<tr>
<td>NWAIT/INT</td>
<td>I</td>
<td>NAND flash ready/busy input signal to the FMC</td>
</tr>
</tbody>
</table>

Theoretically, there is no capacity limitation as the FMC can manage as many address cycles as needed.

### 19.7.2 NAND flash supported memories and transactions

*Table 152 shows the supported devices, access modes and transactions. Transactions not allowed (or not supported) by the NAND flash controller are shown in gray.*

### Table 152. Supported memories and transactions

<table>
<thead>
<tr>
<th>Device</th>
<th>Mode</th>
<th>R/W</th>
<th>AHB data size</th>
<th>Memory data size</th>
<th>Allowed/not allowed</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAND 8-bit</td>
<td>Asynchronous</td>
<td>R</td>
<td>8</td>
<td>8</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>8</td>
<td>8</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>16</td>
<td>8</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>16</td>
<td>8</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>32</td>
<td>8</td>
<td>Y</td>
<td>Split into 4 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>32</td>
<td>8</td>
<td>Y</td>
<td>Split into 4 FMC accesses</td>
</tr>
<tr>
<td>NAND 16-bit</td>
<td>Asynchronous</td>
<td>R</td>
<td>8</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>8</td>
<td>16</td>
<td>N</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>16</td>
<td>16</td>
<td>Y</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>R</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
<tr>
<td></td>
<td>Asynchronous</td>
<td>W</td>
<td>32</td>
<td>16</td>
<td>Y</td>
<td>Split into 2 FMC accesses</td>
</tr>
</tbody>
</table>
19.7.3 Timing diagrams for NAND flash memory

The NAND flash memory bank is managed through a set of registers:

- Control register: FMC_PCR
- Interrupt status register: FMC_SR
- ECC register: FMC_ECCR
- Timing register for Common memory space: FMC_PMEM
- Timing register for Attribute memory space: FMC_PATT

Each timing configuration register contains three parameters used to define number of HCLK cycles for the three phases of any NAND flash access, plus one parameter that defines the timing for starting driving the data bus when a write access is performed. Figure 72 shows the timing parameter definitions for common memory accesses, knowing that Attribute memory space access timings are similar.

Figure 72. NAND flash controller waveforms for common memory access

1. NOE remains high (inactive) during write accesses. NWE remains high (inactive) during read accesses.
2. For write access, the hold phase delay is (MEMHOLD) HCLK cycles and for read access is (MEMHOLD + 2) HCLK cycles.

19.7.4 NAND flash operations

The command latch enable (CLE) and address latch enable (ALE) signals of the NAND flash memory device are driven by address signals from the FMC controller. This means that to send a command or an address to the NAND flash memory, the CPU has to perform a write to a specific address in its memory space.

A typical page read operation from the NAND flash device requires the following steps:

1. Program and enable the corresponding memory bank by configuring the FMC_PCR and FMC_PMEM (and for some devices, FMC_PATT, see Section 19.7.5: NAND flash prewait functionality) registers according to the characteristics of the NAND flash memory (PWID bits for the data bus width of the NAND flash, PTYP = 1, PWAITEN = 0
or 1 as needed, see Section 19.5.2: NAND flash memory address mapping for timing configuration).

2. The CPU performs a byte write to the common memory space, with data byte equal to one flash command byte (for example 0x00 for Samsung NAND flash devices). The LE input of the NAND flash memory is active during the write strobe (low pulse on NWE), thus the written byte is interpreted as a command by the NAND flash memory. Once the command is latched by the memory device, it does not need to be written again for the following page read operations.

3. The CPU can send the start address (STARTAD) for a read operation by writing four bytes (or three for smaller capacity devices), STARTAD[7:0], STARTAD[16:9], STARTAD[24:17] and finally STARTAD[25] (for 64 Mb x 8 bit NAND flash memories) in the common memory or attribute space. The ALE input of the NAND flash device is active during the write strobe (low pulse on NWE), thus the written bytes are interpreted as the start address for read operations. Using the attribute memory space makes it possible to use a different timing configuration of the FMC, which can be used to implement the prewait functionality needed by some NAND flash memories (see details in Section 19.7.5: NAND flash prewait functionality).

4. The controller waits for the NAND flash memory to be ready (R/NB signal high), before starting a new access to the same or another memory bank. While waiting, the controller holds the NCE signal active (low).

5. The CPU can then perform byte read operations from the common memory space to read the NAND flash page (data field + Spare field) byte by byte.

6. The next NAND flash page can be read without any CPU command or address write operation. This can be done in three different ways:
   – by simply performing the operation described in step 5
   – a new random address can be accessed by restarting the operation at step 3
   – a new command can be sent to the NAND flash device by restarting at step 2

19.7.5 NAND flash prewait functionality

Some NAND flash devices require that, after writing the last part of the address, the controller waits for the R/NB signal to go low. (see Figure 73).
1. CPU wrote byte 0x00 at address 0x7001 0000.
2. CPU wrote byte A7~A0 at address 0x7002 0000.
3. CPU wrote byte A16~A9 at address 0x7002 0000.
4. CPU wrote byte A24~A17 at address 0x7002 0000.
5. CPU wrote byte A25 at address 0x7802 0000: FMC performs a write access using FMC_PATT timing definition, where ATTHOLD ≥ 7 (providing that (7+1) × HCLK = 112 ns > tWB max). This guarantees that NCE remains low until R/NB goes low and high again (only requested for NAND flash memories where NCE is not don’t care).

When this functionality is required, it can be ensured by programming the MEMHOLD value to meet the tWB timing. However any CPU read access to the NAND flash memory has a hold delay of (MEMHOLD + 2) HCLK cycles and CPU write access has a hold delay of (MEMHOLD) HCLK cycles inserted between the rising edge of the NWE signal and the next access.

To cope with this timing constraint, the attribute memory space can be used by programming its timing register with an ATTHOLD value that meets the tWB timing, and by keeping the MEMHOLD value at its minimum value. The CPU must then use the common memory space for all NAND flash read and write accesses, except when writing the last address byte to the NAND flash device, where the CPU must write to the attribute memory space.

19.7.6 Computation of the error correction code (ECC) in NAND flash memory

The FMC NAND Card controller includes two error correction code computation hardware blocks, one per memory bank. They reduce the host CPU workload when processing the ECC by software.
These two ECC blocks are identical and associated with Bank 2 and Bank 3. As a consequence, no hardware ECC computation is available for memories connected to Bank 4.

The ECC algorithm implemented in the FMC can perform 1-bit error correction and 2-bit error detection per 256, 512, 1024, 2048, 4096 or 8192 bytes read or written from/to the NAND flash memory. It is based on the Hamming coding algorithm and consists in calculating the row and column parity.

The ECC modules monitor the NAND flash data bus and read/write signals (NCE and NWE) each time the NAND flash memory bank is active.

The ECC operates as follows:
- When accessing NAND flash memory bank 2 or bank 3, the data present on the D[15:0] bus is latched and used for ECC computation.
- When accessing any other address in NAND flash memory, the ECC logic is idle, and does not perform any operation. As a result, write operations to define commands or addresses to the NAND flash memory are not taken into account for ECC computation.

Once the desired number of bytes has been read-written from/to the NAND flash memory by the host CPU, the FMC_ECCR registers must be read to retrieve the computed value. Once read, they must be cleared by resetting the ECCEN bit to ‘0’. To compute a new data block, the ECCEN bit must be set to one in the FMC_PCR registers.

To perform an ECC computation:
1. Enable the ECCEN bit in the FMC_PCR register.
2. Write data to the NAND flash memory page. While the NAND page is written, the ECC block computes the ECC value.
3. Read the ECC value available in the FMC_ECCR register and store it in a variable.
4. Clear the ECCEN bit and then enable it in the FMC_PCR register before reading back the written data from the NAND page. While the NAND page is read, the ECC block computes the ECC value.
5. Read the new ECC value available in the FMC_ECCR register.
6. If the two ECC values are the same, no correction is required, otherwise there is an ECC error and the software correction routine returns information on whether the error can be corrected or not.

### 19.7.7 NAND flash controller registers

#### NAND flash control registers (FMC_PCR)

Address offset: 0x80
Reset value: 0x0000 0018

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ECCPS[2:0]</td>
<td>TAR3</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:20 Reserved, must be kept at reset value.

Bits 19:17 **ECCPS[2:0]**: ECC page size
- Defines the page size for the extended ECC:
  - 000: 256 bytes
  - 001: 512 bytes
  - 010: 1024 bytes
  - 011: 2048 bytes
  - 100: 4096 bytes
  - 101: 8192 bytes

Bits 16:13 **TAR[3:0]**: ALE to RE delay
- Sets time from ALE low to RE low in number of AHB clock cycles (HCLK).
  - Time is: \( t_{\text{ar}} = (\text{TAR} + \text{SET} + 2) \times \text{THCLK} \) where THCLK is the HCLK clock period
  - 0000: 1 HCLK cycle (default)
  - 1111: 16 HCLK cycles

  *Note: SET is MEMSET or ATTSET according to the addressed space.*

Bits 12:9 **TCLR[3:0]**: CLE to RE delay
- Sets time from CLE low to RE low in number of AHB clock cycles (HCLK).
  - Time is \( t_{\text{clr}} = (\text{TCLR} + \text{SET} + 2) \times \text{THCLK} \) where THCLK is the HCLK clock period
  - 0000: 1 HCLK cycle (default)
  - 1111: 16 HCLK cycles

  *Note: SET is MEMSET or ATTSET according to the addressed space.*

Bits 8:7 Reserved, must be kept at reset value.

Bit 6 **ECCEN**: ECC computation logic enable bit
- 0: ECC logic is disabled and reset (default after reset),
- 1: ECC logic is enabled.

Bits 5:4 **PWID[1:0]**: Data bus width
- Defines the external memory device width.
  - 00: 8 bits
  - 01: 16 bits (default after reset).
  - 10: reserved.
  - 11: reserved.

Bit 3 **PTYP**: Memory type
- Defines the type of device attached to the corresponding memory bank:
  - 0: Reserved, must be kept at reset value
  - 1: NAND flash (default after reset)

Bit 2 **PBKEN**: NAND flash memory bank enable bit
- Enables the memory bank. Accessing a disabled memory bank causes an ERROR on AHB bus
  - 0: Corresponding memory bank is disabled (default after reset)
  - 1: Corresponding memory bank is enabled

Bit 1 **PWAITEN**: Wait feature enable bit
- Enables the Wait feature for the NAND flash memory bank:
  - 0: disabled
  - 1: enabled

Bit 0 Reserved, must be kept at reset value.
FIFO status and interrupt register (FMC_SR)

Address offset: 0x84
Reset value: 0x0000 0040

This register contains information about the FIFO status and interrupt. The FMC features a FIFO that is used when writing to memories to transfer up to 16 words of data from the AHB.

This is used to quickly write to the FIFO and free the AHB for transactions to peripherals other than the FMC, while the FMC is draining its FIFO into the memory. One of these register bits indicates the status of the FIFO, for ECC purposes.

The ECC is calculated while the data are written to the memory. To read the correct ECC, the software must consequently wait until the FIFO is empty.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>r</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>r</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.

Bit 6 **FEMPT**: FIFO empty
Read-only bit that provides the status of the FIFO
0: FIFO not empty
1: FIFO empty

Bit 5 **IFEN**: Interrupt falling edge detection enable bit
0: Interrupt falling edge detection request disabled
1: Interrupt falling edge detection request enabled

Bit 4 **ILEN**: Interrupt high-level detection enable bit
0: Interrupt high-level detection request disabled
1: Interrupt high-level detection request enabled

Bit 3 **IREN**: Interrupt rising edge detection enable bit
0: Interrupt rising edge detection request disabled
1: Interrupt rising edge detection request enabled

Bit 2 **IFS**: Interrupt falling edge status
The flag is set by hardware and reset by software.
0: No interrupt falling edge occurred
1: Interrupt falling edge occurred

*Note: If this bit is written by software to 1 it is set.*

Bit 1 **ILS**: Interrupt high-level status
The flag is set by hardware and reset by software.
0: No Interrupt high-level occurred
1: Interrupt high-level occurred
Flexible static memory controller (FSMC) RM0440

Bit 0  IRS: Interrupt rising edge status
The flag is set by hardware and reset by software.
0: No interrupt rising edge occurred
1: Interrupt rising edge occurred

Note: If this bit is written by software to 1 it is set.

Common memory space timing register (FMC_PMEM)
Address offset: 0x88
Reset value: 0xF0FC FCFC

The FMC_PMEM read/write register contains the timing information for NAND flash memory bank. This information is used to access either the common memory space of the NAND flash for command, address write access and data read/write access.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEMHIZ[7:0]</td>
<td>MEMHOLD[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>MEMWAIT[7:0]</td>
<td>MEMSET[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24  MEMHIZ[7:0]: Common memory x data bus Hi-Z time
Defines the number of HCLK clock cycles during which the data bus is kept Hi-Z after the start of a NAND flash write access to common memory space on socket. This is only valid for write transactions:
0000 0000: 1 HCLK cycle
1111 1110: 255 HCLK cycles
1111 1111: reserved.

Bits 23:16  MEMHOLD[7:0]: Common memory hold time
Defines the number of HCLK clock cycles for write access and HCLK (+2) clock cycles for read access during which the address is held (and data for write accesses) after the command is deasserted (NWE, NOE), for NAND flash read or write access to common memory space on socket x:
0000 0000: reserved.
0000 0001: 1 HCLK cycle for write access / 3 HCLK cycles for read access
1111 1110: 254 HCLK cycles for write access / 256 HCLK cycles for read access
1111 1111: reserved.

Bits 15:8  MEMWAIT[7:0]: Common memory wait time
Defines the minimum number of HCLK (+1) clock cycles to assert the command (NWE, NOE), for NAND flash read or write access to common memory space on socket. The duration of command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of HCLK:
0000 0000: reserved
0000 0001: 2HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
1111 1110: 255 HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
1111 1111: reserved.
**Attribute memory space timing register (FMC_PATT)**

Address offset: 0x8C

Reset value: 0xFCFC FCFC

The FMC_PATT read/write register contains the timing information for NAND flash memory bank. It is used for 8-bit accesses to the attribute memory space of the NAND flash for the last address write access if the timing must differ from that of previous accesses (for Ready/Busy management, refer to Section 19.7.5: NAND flash prewait functionality).

<table>
<thead>
<tr>
<th>Bit 31:24</th>
<th>ATTIZ[7:0]</th>
<th>ATTHOLD[7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw rw rw</td>
<td>rw rw rw</td>
<td>rw rw rw rw</td>
</tr>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 23:16</th>
<th>ATTWAIT[7:0]</th>
<th>ATTSSET[7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw rw rw</td>
<td>rw rw rw rw</td>
<td>rw rw rw rw</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 **ATTIZ[7:0]:** Attribute memory data bus Hi-Z time

Defines the number of HCLK clock cycles during which the data bus is kept in Hi-Z after the start of a NAND flash write access to attribute memory space on socket. Only valid for write transaction:

0000 0000: 0 HCLK cycle  
1111 1110: 255 HCLK cycles  
1111 1111: reserved.

Bits 23:16 **ATTHOLD[7:0]:** Attribute memory hold time

Defines the number of HCLK clock cycles for write access and HCLK (+2) clock cycles for read access during which the address is held (and data for write access) after the command deassertion (NWE, NOE), for NAND flash read or write access to attribute memory space on socket:

0000 0000: reserved  
0000 0001: 1 HCLK cycle for write access / 3 HCLK cycles for read access  
1111 1110: 254 HCLK cycles for write access / 256 HCLK cycles for read access  
1111 1111: reserved.

Bits 15:8 **ATTWAIT[7:0]:** Attribute memory wait time

Defines the minimum number of HCLK (+1) clock cycles to assert the command (NWE, NOE), for NAND flash read or write access to attribute memory space on socket x. The duration for command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of HCLK:

0000 0000: reserved  
0000 0001: 2 HCLK cycles (+ wait cycle introduced by deassertion of NWAIT)  
1111 1110: 255 HCLK cycles (+ wait cycle introduced by deasserting NWAIT)  
1111 1111: reserved.
Bits 7:0 **ATTSET[7:0]:** Attribute memory setup time

Defines the number of HCLK (+1) clock cycles to set up address before the command assertion (NWE, NOE), for NAND flash read or write access to attribute memory space on socket:

0000 0000: 1 HCLK cycle
1111 1110: 255 HCLK cycles
1111 1111: reserved.

**ECC result registers (FMC_ECCR)**

Address offset: 0x94
Reset value: 0x0000 0000

This register contain the current error correction code value computed by the ECC computation modules of the FMC NAND controller. When the CPU reads the data from a NAND flash memory page at the correct address (refer to *Section 19.7.6: Computation of the error correction code (ECC) in NAND flash memory*), the data read/written from/to the NAND flash memory are processed automatically by the ECC computation module. When X bytes have been read (according to the ECCPS field in the FMC_PCR registers), the CPU must read the computed ECC value from the FMC_ECC registers. It then verifies if these computed parity data are the same as the parity value recorded in the spare area, to determine whether a page is valid, and, to correct it otherwise. The FMC_ECCR register must be cleared after being read by setting the ECCEN bit to 0. To compute a new data block, the ECCEN bit must be set to 1.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

**Bits 31:0 ECC[31:0]: ECC result**

This field contains the value computed by the ECC computation logic. *Table 153* describes the contents of these bitfields.

**Table 153. ECC result relevant bits**

<table>
<thead>
<tr>
<th>ECCPS[2:0]</th>
<th>Page size in bytes</th>
<th>ECC bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>256</td>
<td>ECC[21:0]</td>
</tr>
<tr>
<td>001</td>
<td>512</td>
<td>ECC[23:0]</td>
</tr>
<tr>
<td>010</td>
<td>1024</td>
<td>ECC[25:0]</td>
</tr>
<tr>
<td>011</td>
<td>2048</td>
<td>ECC[27:0]</td>
</tr>
<tr>
<td>100</td>
<td>4096</td>
<td>ECC[29:0]</td>
</tr>
<tr>
<td>101</td>
<td>8192</td>
<td>ECC[31:0]</td>
</tr>
</tbody>
</table>
## 19.7.8 FMC register map

Table 154. FMC register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>reset value</th>
<th>D15</th>
<th>D14</th>
<th>D13</th>
<th>D12</th>
<th>D11</th>
<th>D10</th>
<th>D9</th>
<th>D8</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
</table>
| 0x00   | FMC_BCR1      | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Refer to Section 2.2 on page 81 for the register boundary addresses.
20 Quad-SPI interface (QUADSPI)

20.1 Introduction

The QUADSPI is a specialized communication interface targeting single, dual- or quad-SPI flash memories. It can operate in any of the three following modes:

- **indirect mode:** all the operations are performed using the QUADSPI registers.
- **automatic status-polling mode:** the external flash memory status register is periodically read and an interrupt can be generated in case of flag setting.
- **memory-mapped mode:** the external flash memory is mapped to the device address space and is seen by the system as if it was an internal memory.

Both throughput and capacity can be increased two-fold using dual-flash mode, where two Quad-SPI flash memories are accessed simultaneously.

20.2 QUADSPI main features

- Three functional modes: indirect, automatic status-polling, and memory-mapped
- Dual-flash mode, where 8 bits can be sent/received simultaneously by accessing two flash memories in parallel
- SDR and DDR support
- Fully programmable opcode for both indirect and memory-mapped modes
- Fully programmable frame format for both indirect and memory-mapped modes
- Integrated FIFO for reception and transmission
- 8-, 16-, and 32-bit data accesses allowed
- DMA channel for indirect mode operations
- Interrupt generation on FIFO threshold, timeout, operation complete, and access error

20.3 QUADSPI functional description

20.3.1 QUADSPI block diagram

Figure 74. QUADSPI block diagram when dual-flash mode is disabled
20.3.2 QUADSPI pins

The table below lists the QUADSPI pins, six for interfacing with a single flash memory, or 10 to 11 for interfacing with two flash memories (FLASH 1 and FLASH 2) in dual-flash mode.

Table 155. QUADSPI pins

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Digital output</td>
<td>Clock to FLASH 1 and FLASH 2</td>
</tr>
<tr>
<td>BK1_IO0/SO</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in dual/quad modes or serial output in single mode, for FLASH 1</td>
</tr>
<tr>
<td>BK1_IO1/SI</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in dual/quad modes or serial input in single mode, for FLASH 1</td>
</tr>
<tr>
<td>BK1_IO2</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in quad mode, for FLASH 1</td>
</tr>
<tr>
<td>BK1_IO3</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in quad mode, for FLASH 1</td>
</tr>
<tr>
<td>BK2_IO0/SO</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in dual/quad modes or serial output in single mode, for FLASH 2</td>
</tr>
<tr>
<td>BK2_IO1/SI</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in dual/quad modes or serial input in single mode, for FLASH 2</td>
</tr>
<tr>
<td>BK2_IO2</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in quad mode, for FLASH 2</td>
</tr>
<tr>
<td>BK2_IO3</td>
<td>Digital input/output</td>
<td>Bidirectional I/O in quad mode, for FLASH 2</td>
</tr>
<tr>
<td>BK1_NCS</td>
<td>Digital output</td>
<td>Chip select (active low) for FLASH 1. Can also be used for FLASH 2 if QUADSPI is always used in dual-flash mode.</td>
</tr>
<tr>
<td>BK2_NCS</td>
<td>Digital output</td>
<td>Chip select (active low) for FLASH 2. Can also be used for FLASH 1 if QUADSPI is always used in dual-flash mode.</td>
</tr>
</tbody>
</table>

20.3.3 QUADSPI command sequence

The QUADSPI communicates with the flash memory using commands. Each command can include five phases: instruction, address, alternate byte, dummy, data. Any of these phases
can be configured to be skipped, but at least one of the instruction, address, alternate byte, or data phase must be present.

NCS falls before the start of each command and rises again after each command finishes.

**Figure 76. Example of read command in quad-SPI mode**

### Instruction phase

During this phase, an 8-bit instruction, configured in INSTRUCTION bitfield of QUADSPI_CCR[7:0] register, is sent to the flash memory, specifying the type of operation to be performed.

Most flash memories can receive instructions only one bit at a time from the IO0/SO signal (single-SPI mode), the instruction phase can optionally send 2 bits at a time (over IO0/IO1 in dual-SPI mode), or 4 bits at a time (over IO0/IO1/IO2/IO3 in quad-SPI mode). This can be configured using the IMODE[1:0] bitfield of QUADSPI_CCR[9:8] register.

When IMODE = 00, the instruction phase is skipped, and the command sequence starts with the address phase, if present.

### Address phase

In the address phase, 1-4 bytes are sent to the flash memory to indicate the address of the operation. The number of address bytes to be sent is configured in the ADSIZE[1:0] bitfield of QUADSPI_CCR[13:12] register. In indirect and automatic status-polling modes, address bytes to be sent are specified in the ADDRESS[31:0] bitfield of QUADSPI_AR register, while in memory-mapped mode, the address is given directly via the AHB (from the Cortex or from a DMA).

The address phase can send 1 bit at a time (over SO in single-SPI mode), 2 bits at a time (over IO0/IO1 in dual-SPI mode), or 4 bits at a time (over IO0/IO1/IO2/IO3 in quad-SPI mode). This can be configured using the ADMODE[1:0] bitfield of QUADSPI_CCR[11:10] register.

When ADMODE = 00, the address phase is skipped, and the command sequence proceeds directly to the next phase, if any.

### Alternate-byte phase

In the alternate-byte phase, 1-4 bytes are sent to the flash memory, generally to control the mode of operation. The number of alternate bytes to be sent is configured in the [1:0] bitfield of QUADSPI_CCR[17:16] register. The bytes to be sent are specified in the QUADSPI_ABR register.
The alternate-bytes phase can send 1 bit at a time (over SO in single-SPI mode), 2 bits at a time (over IO0/IO1 in dual-SPI mode), or 4 bits at a time (over IO0/IO1/IO2/IO3 in quad-SPI mode). This can be configured using the ABMODE[1:0] bitfield of QUADSPI_CCR[15:14] register.

When ABMODE = 00, the alternate-byte phase is skipped, and the command sequence proceeds directly to the next phase, if any.

There may be times when only a single nibble needs to be sent during the alternate-byte phase rather than a full byte, such as when the dual-mode is used and only two cycles are used for the alternate bytes. In this case, the firmware can use quad-mode (ABMODE = 11) and send a byte with bits 7 and 3 of ALTERNATE set to 1 (keeping the IO3 line high), and bits 6 and 2 set to 0 (keeping the IO2 line low). In this case, the upper two bits of the nibble to be sent are placed in bits 4:3 of ALTERNATE, while the lower two bits are placed in bits 1 and 0. For example, if the nibble 2 (0010) is to be sent over IO0/IO1, then ALTERNATE must be set to 0x8A (1000_1010).

**Dummy-cycle phase**

In the dummy-cycle phase, 1-31 cycles are given without any data being sent or received, in order to give time to the flash memory to prepare for the data phase when higher clock frequencies are used. The number of cycles given during this phase is specified in the DCYC[4:0] bitfield of QUADSPI_CCR[22:18] register. In both SDR and DDR modes, the duration is specified as a number of full CLK cycles.

When DCYC is zero, the dummy-cycles phase is skipped, and the command sequence proceeds directly to the data phase, if present.

The operating mode of the dummy-cycles phase is determined by DMODE.

In order to assure enough “turn-around” time for changing data signals from output mode to input mode, there must be at least one dummy cycle when using dual or quad mode to receive data from the flash memory.

**Data phase**

During the data phase, any number of bytes can be sent to, or received from the flash memory.

In indirect and automatic status-polling modes, the number of bytes to be sent/received is specified in the QUADSPI_DLR register.

In indirect-write mode the data to be sent to the flash memory must be written to the QUADSPI_DR register. In indirect-read mode the data received from the flash memory is obtained by reading the QUADSPI_DR register.

In memory-mapped mode, the data which is read is sent back directly over the AHB to the Cortex or to a DMA.

The data phase can send/receive 1 bit at a time (over SO/SI in single-SPI mode), 2 bits at a time (over IO0/IO1 in dual-SPI mode), or 4 bits at a time (over IO0/IO1/IO2/IO3 in quad-SPI mode). This can be configured using the ABMODE[1:0] bitfield of QUADSPI_CCR[15:14] register.

When DMODE = 00, the data phase is skipped, and the command sequence finishes immediately by raising NCS. This configuration must only be used in only indirect write mode.
20.3.4 QUADSPI signal interface protocol modes

Single-SPI mode

This legacy SPI mode allows just one single bit to be sent/received serially. In this mode, data are sent to the flash memory over the SO signal (whose I/O shared with IO0). Data received from the flash memory arrive via SI (whose I/O shared with IO1).

The different phases can each be configured separately to use this mode by setting the IMODE/ADMODE/ABMODE/DMODE fields (in QUADSPI_CCR) to 01.

In each phase which is configured in single-SPI mode:
- IO0 (SO) is in output mode.
- IO1 (SI) is in input mode (high impedance).
- IO2 is in output mode and forced to 0.
- IO3 is in output mode and forced to 1 (to deactivate the “hold” function).

This is the case even for the dummy phase if DMODE = 01.

Dual-SPI mode

In dual-SPI mode, two bits are sent/received simultaneously over the IO0/IO1 signals.

The different phases can each be configured separately to use dual-SPI mode by setting the IMODE/ADMODE/ABMODE/DMODE fields of QUADSPI_CCR register to 10.

In each phase which is configured in dual-SPI mode:
- IO0/IO1 are at high-impedance (input) during the data phase for read operations, and outputs in all other cases.
- IO2 is in output mode and forced to 0.
- IO3 is in output mode and forced to 1.

In the dummy phase when DMODE = 01, IO0/IO1 are always high-impedance.

Quad-SPI mode

In quad-SPI mode, four bits are sent/received simultaneously over the IO0/IO1/IO2/IO3 signals.

The different phases can each be configured separately to use quad-SPI mode by setting the IMODE/ADMODE/ABMODE/DMODE fields of QUADSPI_CCR register to 11.

In each phase which is configured in this mode, IO0/IO1/IO2/IO3 are all at high-impedance (input) during the data phase for read operations, and outputs in all other cases.

In the dummy phase when DMODE = 11, IO0/IO1/IO2/IO3 are all high-impedance.

IO2 and IO3 are used only in quad-SPI mode. If none of the phases are configured to use quad-SPI mode, then the pins corresponding to IO2 and IO3 can be used for other functions even while the QUADSPI is active.

SDR mode

By default, the DDRM bit (QUADSPI_CCR[31]) is 0 and the QUADSPI operates in single-data rate (SDR) mode.
In SDR mode, when the QUADSPI drives IO0/SO, IO1, IO2, IO3 signals, these signals transition only with the falling edge of CLK.

When receiving data in SDR mode, the QUADSPI assumes that flash memories also send the data using CLK falling edge. By default (when SSHIFT = 0), the signals are sampled using the following (rising) edge of CLK.

**DDR mode**

When the DDRM bit (QUADSPI\_CCR[31]) is set to 1, the QUADSPI operates in double-data rate (DDR) mode.

In DDR mode, when the QUADSPI is driving the IO0/SO, IO1, IO2, IO3 signals in the address/alternate-byte/data phases, a bit is sent on each of CLK falling and rising edges.

The instruction phase is not affected by DDRM. The instruction is always sent using CLK falling edge.

When receiving data in DDR mode, the QUADSPI assumes that flash memories also send the data using both CLK rising and falling edges. When DDRM = 1, the firmware must clear SSHIFT (bit 4 of QUADSPI\_CR). Thus, the signals are sampled one half of a CLK cycle later (on the following, opposite edge).

**Dual-flash mode**

When the DFM bit (bit 6 of QUADSPI\_CR) is 1, the QUADSPI is in dual-flash mode, where two external quad-SPI flash memories (FLASH 1 and FLASH 2) are used in order to send/receive 8 bits (or 16 bits in DDR mode) every cycle, effectively doubling the throughput as well as the capacity.

Each of the flash memories uses the same CLK and optionally the same NCS signals, but each have separate IO0, IO1, IO2, and IO3 signals.

The dual-flash mode can be used in conjunction with single-, dual-, and quad-SPI modes, as well as with either SDR or DDR mode.

The flash memory size, as specified in FSIZE[4:0] (QUADSPI\_DCR[20:16]), must reflect the total flash memory capacity, which is double the size of one individual component.

If address X is even, then the byte which the QUADSPI gives for address X is the byte at the address X/2 of FLASH 1, and the byte which the QUADSPI gives for address X+1 is the byte at the address X/2 of FLASH 2. In other words, bytes at even addresses are all stored in FLASH 1 and bytes at odd addresses are all stored in FLASH 2.
When reading the flash memories status registers in dual-flash mode, twice as many bytes must be read compared to doing the same read in single-flash mode. This means that if each flash memory gives 8 valid bits after the instruction for fetching the status register, then the QUADSPI must be configured with a data length of 2 bytes (16 bits), and the QUADSPI receives one byte from each flash memory. If each flash memory gives a status of 16 bits, then the QUADSPI must be configured to read 4 bytes to get all the status bits of both flash memories in dual-flash mode. The least-significant byte of the result (in the data register) is the least-significant byte of FLASH 1 status register, while the next byte is the least-significant byte of FLASH 2 status register. Then, the third byte of the data register is FLASH 1 second byte, while the forth byte is FLASH 2 second byte (in the case that the flash memories have 16-bit status registers).

An even number of bytes must always be accessed in dual-flash mode. For this reason, bit 0 of the data length bitfield (QUADSPI_DLR[0]) is stuck at 1 when DFM = 1.

In dual-flash mode, the behavior of FLASH 1 interface signals are basically the same as in normal mode. FLASH 2 interface signals have exactly the same waveforms as FLASH 1 during the instruction, address, alternate-byte, and dummy-cycles phases. In other words, each flash memory always receives the same instruction and the same address. Then, during the data phase, the BK1_IOx and BK2_IOx buses are both transferring data in parallel, but the data that are sent to (or received from) FLASH 1 are distinct from those of FLASH 2.

### 20.3.5 QUADSPI indirect mode

When in indirect mode, commands are started by writing to QUADSPI registers, and data are transferred by writing or reading the data register, in the same way as for other communication peripherals.

When FMODE = 00 (QUADSPI_CCR[27:26]), the QUADSPI is in indirect-write mode, where bytes are sent to the flash memory during the data phase. Data are provided by writing to the data register (QUADSPI_DR).

When FMODE = 01, the QUADSPI is in indirect-read mode, where bytes are received from the flash memory during the data phase. Data are recovered by reading QUADSPI_DR.

The number of bytes to be read/written is specified in the data length register (QUADSPI_DLR). If QUADSPI_DLR = 0xFFFF_FFFF (all 1s), then the data length is considered undefined and the QUADSPI simply continues to transfer data until the end of flash memory (as defined by FSIZE) is reached. If no bytes are to be transferred, DMODE (QUADSPI_CCR[25:24]) must be set to 00.

If QUADSPI_DLR = 0xFFFF_FFFF and FSIZE = 0x1F (max value indicating a 4-Gbyte flash memory), then in this special case, transfers continue indefinitely, stopping only after an abort request or after the QUADSPI is disabled. After the last memory address is read (at address 0xFFFF_FFFF), reading continues with address = 0x0000_0000.

When the programmed number of bytes to be transmitted or received is reached, TCF is set and an interrupt is generated if TCIE = 1. In the case of undefined number of data, the TCF is set when the limit of the external SPI memory is reached according to the flash memory size defined in QUADSPI_CR.
Triggering the start of a command

Essentially, a command starts as soon as firmware gives the last information that is necessary for this command. Depending on the QUADSPI configuration, there are three different ways to trigger the start of a command in indirect mode. The commands starts immediately:

- after a write is performed to INSTRUCTION[7:0] (QUADSPI_CCR), if no address is necessary (when ADMODE = 00) and if no data needs to be provided by the firmware (when FMODE = 01 or DMODE = 00)
- after a write is performed to ADDRESS[31:0] (QUADSPI_AR), if an address is necessary (when ADMODE ≠ 00) and if no data needs to be provided by the firmware (when FMODE = 01 or DMODE = 00)
- after a write is performed to DATA[31:0] (QUADSPI_DR), if data needs to be provided by the firmware (when FMODE = 00 and DMODE != 00)

Writes to the alternate byte register (QUADSPI_ABR) never trigger the communication start. If alternate bytes are required, they must be programmed before.

As soon as a command is started, BUSY (bit 5 of QUADSPI_SR) is automatically set.

FIFO and data management

In indirect mode, data go through a 16-byte FIFO which is internal to the QUADSPI. FLEVEL[4:0] (QUADSPI_SR[12:8]) indicates how many bytes are currently being held in the FIFO.

In indirect-write mode (FMODE = 00), the firmware adds data to the FIFO when it writes QUADSPI_DR. Word writes add 4 bytes to the FIFO, halfword writes add 2 bytes, and byte writes add only 1 byte. If the firmware adds too many bytes to the FIFO (more than is indicated by DL[31:0]), the extra bytes are flushed from the FIFO at the end of the write operation (when TCF is set).

Byte/halfword accesses to QUADSPI_DR must be done only to the least significant byte/halfword of the 32-bit register.

FTHRES[3:0] is used to define a FIFO threshold. When the threshold is reached, FTF (FIFO threshold flag) is set. In indirect-read mode, FTF is set when the number of valid bytes to be read from the FIFO is above the threshold. FTF is also set if there are data in the FIFO after the last byte is read from the flash memory, regardless of the FTHRES setting. In indirect-write mode, FTF is set when the number of empty bytes in the FIFO is above the threshold.

If FTIE = 1, there is an interrupt when FTF is set. If DMAEN = 1, a DMA transfer is initiated when FTF is set. FTF is cleared by hardware as soon as the threshold condition is no longer true (after enough data is transferred by the CPU or DMA).

20.3.6 QUADSPI automatic status-polling mode

In automatic status-polling mode, the QUADSPI periodically starts a command to read a defined number of status bytes (up to 4). The received bytes can be masked to isolate some status bits and an interrupt can be generated when the selected bits have a defined value.

Accesses to the flash memory begin in the same way as in indirect-read mode: if no address is required (AMODE = 00), accesses begin as soon as the QUADSPI_CCR is written.
Otherwise, if an address is required, the first access begins when QUADSPI_AR is written. BUSY goes high at this point and stays high even between the periodic accesses.

The contents of MASK[31:0] (QUADSPI_PSMAR) are used to mask the data from the flash memory in automatic status-polling mode. If MASK[n] = 0, then bit n of the result is masked and not considered. If MASK[n] = 1, and the content of bit[n] is the same as MATCH[n] (QUADSPI_PSMAR), then there is a match for bit n.

If the polling match mode bit (PMM, bit 23 of QUADSPI_CR) is 0, then “AND” match mode is activated. This means status match flag (SMF) is set only when there is a match on all of the unmasked bits.

If PMM = 1, then “OR” match mode is activated. This means SMF is set if there is a match on any of the unmasked bits.

An interrupt is called when SMF is set if SMIE = 1.

If the automatic status-polling mode stop (APMS) bit is set, the operation stops and BUSY goes to 0 as soon as a match is detected. Otherwise, BUSY stays at 1, and the periodic accesses continue until there is an abort or the QUADSPI is disabled (EN = 0).

The data register (QUADSPI DR) contains the latest received status bytes (the FIFO is deactivated). The content of the data register is not affected by the masking used in the matching logic. The FTF status bit is set as soon as a new reading of the status is complete, and FTF is cleared as soon as the data is read.

### 20.3.7 QUADSPI memory-mapped mode

When configured in memory-mapped mode, the external SPI device is seen as an internal memory.

It is forbidden to access the quad-SPI flash bank area before having properly configured and enabled the QUADSPI peripheral.

No more than 256 Mbytes can addressed even if the flash memory capacity is larger.

If an access is made to an address outside of the range defined by FSIZE but still within the 256-Mbyte range, then a bus error is given. The effect of this error depends on the bus master that attempted the access:

- If it is the Cortex CPU, bus fault exception is generated when enabled (or an HardFault exception when bus fault is disabled).
- If it is a DMA, a DMA transfer error is generated and the corresponding DMA channel is automatically disabled.

Byte, halfword, and word access types are all supported.

Support for execute in place (XIP) operation is implemented, where the QUADSPI anticipates the next access and load in advance the byte at the following address. If the subsequent access is indeed made at a continuous address, the access is completed faster since the value is already prefetched.

By default, the QUADSPI never stops its prefetch operation, keeping the previous read operation active with NCS maintained low, even if no access to the flash memory occurs for a long time. Since flash memories tend to consume more when NCS is held low, the application may want to activate the timeout counter (TCEN = 1, bit 3 of QUADSPI CR) so that NCS is released after a period of TIMEOUT[15:0] (QUADSPI_LPTR) cycles have elapsed without any access since when the FIFO becomes full with prefetch data.
BUSY goes high as soon as the first memory-mapped access occurs. Because of the prefetch operations, BUSY does not fall until there is a timeout, there is an abort, or the peripheral is disabled.

20.3.8 QUADSPI flash memory configuration

The device configuration register (QUADSPI_DCR) can be used to specify the characteristics of the external SPI flash memory.

The FSIZE[4:0] bitfield defines the size of external memory using the following formula:

\[
\text{Number of bytes in flash memory} = 2^{[\text{FSIZE}+1]}
\]

FSIZE+1 is effectively the number of address bits required to address the flash memory. The flash memory capacity can be up to 4 Gbytes (addressed using 32 bits) in indirect mode, but the addressable space in memory-mapped mode is limited to 256 Mbytes.

If DFM = 1, FSIZE indicates the total capacity of the two flash memories together.

When the QUADSPI executes two commands, one immediately after the other, it raises NCS high between the two commands for only one CLK cycle by default. If the flash memory requires more time between commands, the CSHT bitfield can be used to specify the minimum number of CLK cycles (up to 8) that NCS must remain high.

The clock mode (CKMODE) bit indicates the CLK signal logic level in between commands (when NCS = 1).

20.3.9 QUADSPI delayed data sampling

By default, the QUADSPI samples the data driven by the flash memory one half of a CLK cycle after the flash memory drives the signal. In case of external signal delays, it may be beneficial to sample the data later. Using SSHIFT (bit 4 of QUADSPI_CR), the sampling of the data can be shifted by half of a CLK cycle.

Clock shifting is not supported in DDR mode: SSHIFT must be clear when DDRM bit is set.

20.3.10 QUADSPI configuration

The QUADSPI configuration is done in two phases:

1. QUADSPI peripheral configuration
2. QUADSPI flash memory configuration

Once configured and enabled, the QUADSPI can be used in one of its three operating modes: indirect, automatic status-polling, or memory-mapped mode.

QUADSPI configuration

The QUADSPI is configured using QUADSPI_CR. The user must configure the clock prescaler division factor and the sample shifting settings for the incoming data.

The DDR mode can be set through the DDRM bit. When setting the quad-SPI interface in DDR mode, the internal divider of kernel clock must be set with a division ratio of two or more. Once enabled, the address and the alternate bytes are sent on both clock edges, and the data are sent/received on both clock edges. Regardless of the DDRM bit setting, instructions are always sent in SDR mode.
DMA requests are enabled setting the DMAEN bit. In case of interrupt usage, their respective enable bit can be also set during this phase.

The FIFO level for either DMA request generation or interrupt generation is programmed in the FTHRES bits.

If a timeout counter is needed, the TCEN bit can be set and the timeout value programmed in the QUADSPI_LPTR register.

The dual-flash mode can be activated by setting DFM to 1.

**QUADSPI flash memory configuration**

The parameters related to the targeted external flash memory are configured through the QUADSPI_DCR register. The user must program the flash memory size in the FSIZE bits, the chip-select minimum high time in CSHT bits, and the functional mode (Mode 0 or Mode 3) in the MODE bit.

20.3.11 **QUADSPI use**

The operating mode is selected using FMODE[1:0] (QUADSPI_CCR[27:26]).

**Indirect mode**

When FMODE is programmed to 00, the indirect-write mode is selected and data can be sent to the flash memory. With FMODE = 01, the indirect-read mode is selected where data can be read from the flash memory.

When the QUADSPI is used in indirect mode, the frames are constructed in the following way:

1. Specify a number of data bytes to read or write in QUADSPI_DLR.
2. Specify the frame format, mode and instruction code in QUADSPI_CCR.
3. Specify optional alternate byte to be sent right after the address phase in QUADSPI_ABR.
4. Specify the operating mode in QUADSPI_CR. If FMODE = 00 (indirect-write mode) and DMAEN = 1, then QUADSPI_AR must be specified before QUADSPI_CR. Otherwise QUADSPI_DR can be written by the DMA before QUADSPI_AR is updated (if the DMA controller has already been enabled).
5. Specify the targeted address in QUADSPI_AR.
6. Read/write the data from/to the FIFO through QUADSPI_DR.

When writing QUADSPI_CR, the user specifies the following settings:

- enable bit (EN) set to 1
- DMA enable bit (DMAEN) for transferring data to/from RAM
- timeout counter enable bit (TCEN)
- sample shift setting (SSSHIFT)
- FIFO threshold level (FTRHES) to indicate when the FTF flag must be set
- interrupt enables
- automatic status-polling mode parameters: match mode and stop mode (valid when FMODE = 11)
- clock prescaler
When writing QUADSPI_CCR, the user specifies the following parameters:

- instruction byte through INSTRUCTION bits
- the way the instruction has to be sent through the IMODE bits (1/2/4 lines)
- the way the address has to be sent through the ADMODE bits (None/1/2/4 lines)
- address size (8/16/24/32-bit) through ADSIZE bits
- the way the alternate bytes have to be sent through the ABMODE (None/1/2/4 lines)
- alternate bytes number (1/2/3/4) through the ABSIZE bits
- presence or not of dummy bytes through the DBMODE bit
- number of dummy bytes through the DCYC bits
- the way data have to be sent/received (none/1/2/4 lines) through DMODE bits

If neither QUADSPI_AR nor QUADSPI_DR need to be updated for a particular command, then the command sequence starts as soon as QUADSPI_CCR is written. This is the case when both ADMODE and DMODE are 00, or if just ADMODE = 00 when in indirect read mode (FMODE = 01).

When an address is required (ADMODE is not 00) and the data register does not need to be written (when FMODE = 01 or DMODE = 00), the command sequence starts as soon as the address is updated with a write to QUADSPI_AR.

In case of data transmission (FMODE = 00 and DMODE! = 00), the communication start is triggered by a write in the FIFO through QUADSPI_DR.

**Automatic status-polling mode**

This mode is enabled setting the FMODE bitfield (QUADSPI_CCR[27:26]) to 10. In this mode, the programmed frame is sent and the data retrieved periodically.

The maximum amount of data read in each frame is 4 bytes. If more data is requested in QUADSPI_DLR, it is ignored and only 4 bytes are read.

The periodicity is specified in the QUADSPI_PISR register.

Once the status data is retrieved, it can internally be processed:

- to set the status match flag and generate an interrupt if enabled
- to stop automatically the periodic retrieving of the status bytes

The received value can be masked with the value stored in QUADSPI_PSMKR and ORed or ANDed with the value stored in QUADSPI_PSMAR.

In case of match, the status match flag is set and an interrupt is generated if enabled, and the QUADSPI can be automatically stopped if the AMPS bit is set.

In any case, the latest retrieved value is available in QUADSPI_DR.

**Memory-mapped mode**

In memory-mapped mode, the external flash memory is seen as an internal memory but with some latency during accesses. Only read operations are allowed to the external flash memory in this mode.

The memory-mapped mode is entered by setting FMODE to 11 in QUADSPI_CCR.

The programmed instruction and frame is sent when a master is accessing the memory-mapped space.
The FIFO is used as a prefetch buffer to anticipate linear reads. Any access to QUADSPI_DR in this mode returns zero.

QUADSPI_DLR has no meaning in memory-mapped mode.

20.3.12 Sending the instruction only once

Some flash memories (for example: Winbound) provide a mode where an instruction must be sent only with the first command sequence, while subsequent commands start directly with the address. One can take advantage of such a feature using the SIOO bit (QUADSPI_CCR[28]).

SIOO is valid for all functional modes (indirect, automatic status-polling, and memory-mapped). If the SIOO bit is set, the instruction is sent only for the first command following a write to QUADSPI_CCR. Subsequent command sequences skip the instruction phase, until there is a write to QUADSPI_CCR.

SIOO has no effect when IMODE = 00 (no instruction).

20.3.13 QUADSPI error management

An error can be generated in the following case:

- In indirect mode or automatic status-polling mode when a wrong address is programmed in QUADSPI_AR (according to the flash memory size defined by FSIZE[4:0] in the QUADSPI_DCR), TEF is set and an interrupt is generated if enabled. Also in indirect mode, if the address plus the data length exceeds the flash memory size, TEF is set as soon as the access is triggered.

- In memory-mapped mode, when an out-of-range access is done by a master or when the QUADSPI is disabled, a bus error is generated as a response to the faulty bus master request.

20.3.14 QUADSPI busy bit and abort functionality

Once the QUADSPI starts an operation with the flash memory, the BUSY bit is automatically set in QUADSPI_SR.

In indirect mode, BUSY is reset once the QUADSPI has completed the requested command sequence, and the FIFO is empty.

In automatic status-polling mode, BUSY goes low only after the last periodic access is complete, due to a match when APMS = 1, or due to an abort.

After the first access in memory-mapped mode, BUSY goes low only on a timeout event or on an abort.

Any operation can be aborted by setting the ABORT bit in QUADSPI_CR. Once the abort is completed, BUSY and ABORT are automatically reset, and the FIFO is flushed.

Note: Some flash memories may misbehave if a write operation to a status registers is aborted.
20.3.15 NCS behavior

By default, NCS is high, deselecting the external flash memory. NCS falls before an operation begins and rises as soon as it finishes.

When CKMODE = 0 ("mode0", where CLK stays low when no operation is in progress), NCS falls one CLK cycle before an operation first rising CLK edge, and NCS rises one CLK cycle after the operation final rising CLK edge, as shown in the figure below.

![Figure 78. NCS when CKMODE = 0 (T = CLK period)](image)

When CKMODE=1 ("mode3", where CLK goes high when no operation is in progress) and DDRM=0 (SDR mode), NCS still falls one CLK cycle before an operation first rising CLK edge, and NCS rises one CLK cycle after the operation final rising CLK edge, as shown in the figure below.

![Figure 79. NCS when CKMODE = 1 in SDR mode (T = CLK period)](image)

When CKMODE = 1 ("mode3") and DDRM = 1 (DDR mode), NCS falls one CLK cycle before an operation first rising CLK edge, and NCS rises one CLK cycle after the operation final active rising CLK edge, as shown in the figure below. Because DDR operations must
finish with a falling edge, CLK is low when NCS rises, and CLK rises back up one half of a CLK cycle afterwards.

**Figure 80. NCS when CKMODE = 1 in DDR mode (T = CLK period)**

When the FIFO stays full in a read operation or if the FIFO stays empty in a write operation, the operation stalls and CLK stays low until firmware services the FIFO. If an abort occurs when an operation is stalled, NCS rises just after the abort is requested and then CLK rises one half of a CLK cycle later, as shown in **Figure 81**.

**Figure 81. NCS when CKMODE = 1 with an abort (T = CLK period)**

When not in dual-flash mode (DFM = 0) and FSEL = 0 (default value), only FLASH 1 is accessed. Thus BK2_NCS stays high, if FSEL = 1, only FLASH 2 is accessed and BK1_NCS stays high. In dual-flash mode, BK2_NCS behaves exactly the same as BK1_NCS. Thus, if there is a FLASH 2 and if the application is dual-flash mode only, then BK1_NCS signal can be used for FLASH 2 as well, and the pin devoted to BK2_NCS can be used for other functions.
20.4 **QUADSPI interrupts**

An interrupt can be produced on the following events:
- Timeout
- Status match
- FIFO threshold
- Transfer complete
- Transfer error

Separate interrupt enable bits are available for flexibility.

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timeout</td>
<td>TOF</td>
<td>TOIE</td>
</tr>
<tr>
<td>Status match</td>
<td>SMF</td>
<td>SMIE</td>
</tr>
<tr>
<td>FIFO threshold</td>
<td>FTF</td>
<td>FTIE</td>
</tr>
<tr>
<td>Transfer complete</td>
<td>TCF</td>
<td>TCIE</td>
</tr>
<tr>
<td>Transfer error</td>
<td>TEF</td>
<td>TEIE</td>
</tr>
</tbody>
</table>

20.5 **QUADSPI registers**

20.5.1 **QUADSPI control register (QUADSPI CR)**

Address offset: 0x0000
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PRESCALER[7:0]</td>
<td>PMM</td>
<td>APMS</td>
<td></td>
<td>TOIE</td>
<td>SMIE</td>
<td>FTIE</td>
<td>TCIE</td>
<td>TEIE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:24 **PRESCALER[7:0]**: Clock prescaler

This bitfield defines the scaler factor for generating CLK based on the clock (value+1).
0: $F_{CLK} = F$, clock used directly as QUADSPI CLK (prescaler bypassed)
1: $F_{CLK} = F/2$
2: $F_{CLK} = F/3$
...
255: $F_{CLK} = F/256$

For odd clock division factors, CLK duty cycle is not 50%. The clock signal remains low one cycle longer than it stays high.

When setting quad-SPI interface in DDR mode, the prescaler must be set with a division ratio of two or more.

*Note: This bitfield can be modified only when BUSY = 0.*
Bit 23  **PMM**: Polling match mode
This bit indicates which method must be used for determining a “match” during automatic status-polling mode.
- 0: AND match mode. SMF is set if all the unmasked bits received from the flash memory match the corresponding bits in the match register.
- 1: OR match mode. SMF is set if any one of the unmasked bits received from the flash memory matches its corresponding bit in the match register.

*Note: This bit can be modified only when BUSY = 0.*

Bit 22  **APMS**: Automatic status-polling mode stop
This bit determines if automatic status-polling is stopped after a match.
- 0: Automatic status-polling mode is stopped only by abort or by disabling the QUADSPI.
- 1: Automatic status-polling mode stops as soon as there is a match.

*Note: This bit can be modified only when BUSY = 0.*

Bit 21  Reserved, must be kept at reset value.

Bit 20  **TOIE**: Timeout interrupt enable
This bit enables the timeout interrupt.
- 0: Interrupt disabled
- 1: Interrupt enabled

Bit 19  **SMIE**: Status match interrupt enable
This bit enables the status match interrupt.
- 0: Interrupt disabled
- 1: Interrupt enabled

Bit 18  **FTIE**: FIFO threshold interrupt enable
This bit enables the FIFO threshold interrupt.
- 0: Interrupt disabled
- 1: Interrupt enabled

Bit 17  **TCIE**: Transfer complete interrupt enable
This bit enables the transfer complete interrupt.
- 0: Interrupt disabled
- 1: Interrupt enabled

Bit 16  **TEIE**: Transfer error interrupt enable
This bit enables the transfer error interrupt.
- 0: Interrupt disabled
- 1: Interrupt enabled

Bits 15:12  Reserved, must be kept at reset value.
Bits 11:8  \textbf{FTHRES[3:0]}: FIFO threshold level

This bitfield defines, in indirect mode, the threshold number of bytes in the FIFO that causes the FIFO threshold flag (bit FTF in register QUADSPI_SR) to be set.

- 0: In indirect-write mode (FMODE = 00), FTF is set if there are one or more free bytes location left in the FIFO, or indirect-read mode (FMODE = 01), FTF is set if there are 1 or more valid bytes that can be read from the FIFO.
- 1: In indirect-write mode (FMODE = 00), FTF is set if there are two or more free bytes location left in the FIFO, or indirect read mode (FMODE = 01), FTF is set if there are two or more valid bytes that can be read from the FIFO.
- ... 15: In indirect-write mode (FMODE = 00), FTF is set if there are 16 free bytes location left in the FIFO, or indirect read mode (FMODE = 01), FTF is set if there are 16 valid bytes that can be read from the FIFO.

If DMAEN = 1, then the DMA controller for the corresponding channel must be disabled before changing the FTHRES value.

Bit 7  \textbf{FSEL}: Flash memory selection

This bit selects the flash memory to be addressed in single-flash mode (when DFM = 0).

- 0: FLASH 1 selected
- 1: FLASH 2 selected

\textit{Note: This bit can be modified only when BUSY = 0. This bit is ignored when DFM = 1.}

Bit 6  \textbf{DFM}: Dual-flash mode

This bit activates dual-flash mode, where two external flash memories are used simultaneously to double throughput and capacity.

- 0: Dual-flash mode disabled
- 1: Dual-flash mode enabled

\textit{Note: This bit can be modified only when BUSY = 0.}

Bit 5  Reserved, must be kept at reset value.

Bit 4  \textbf{SSHIFT}: Sample shift

By default, the QUADSPI samples data 1/2 of a CLK cycle after the data is driven by the flash memory. This bit allows the data to be sampled later in order to account for external signal delays.

- 0: No shift
- 1: 1/2 cycle shift

The firmware must assure that SSHIFT = 0 when in DDR mode (when DDRM = 1).

\textit{Note: This bitfield can be modified only when BUSY = 0.}

Bit 3  \textbf{TCEN}: Timeout counter enable

This bit is valid only when memory-mapped mode (FMODE = 11) is selected. Activating this bit causes the NCS to be released (and thus reduces consumption) if there has not been an access after a certain amount of time, where this time is defined by TIMEOUT[15:0] (QUADSPI_LPTR). This bit enables the timeout counter.

By default, the QUADSPI never stops its prefetch operation, keeping the previous read operation active with NCS maintained low, even if no access to the flash memory occurs for a long time. Since flash memories tend to consume more when NCS is held low, the application may want to activate the timeout counter (TCEN = 1, bit 3 of QUADSPI_CR) so that NCS is released after a period of TIMEOUT[15:0] (QUADSPI_LPTR) cycles have elapsed without an access since when the FIFO becomes full with prefetch data.

- 0: Timeout counter is disabled, and thus the NCS remains active indefinitely after an access in memory-mapped mode.
- 1: Timeout counter is enabled, and thus the NCS is released in memory-mapped mode after TIMEOUT[15:0] cycles of flash memory inactivity.

\textit{Note: This bit can be modified only when BUSY = 0.}
### QUADSPI device configuration register (QUADSPI_DCR)

**Address offset:** 0x004  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Bits 31:21**  Reserved, must be kept at reset value.  

**Bits 20:16**  **FSIZE[4:0]: Flash memory size**  
This bitfield defines the size of external memory using the following formula:  
Number of bytes in flash memory = 2[^FSIZE+1]  
FSIZE+1 is effectively the number of address bits required to address the flash memory.  
The flash memory capacity can be up to 4 Gbytes (addressed using 32 bits) in indirect mode,  
but the addressable space in memory-mapped mode is limited to 256 Mbytes.  
If DFM = 1, FSIZE indicates the total capacity of the two flash memories together.  
**Note:** This bitfield can be modified only when BUSY = 0.  

**Bits 15:11**  Reserved, must be kept at reset value.  

**Bits 10:8**  **CSHT[2:0]: Chip select high time**  
CSHT+1 defines the minimum number of CLK cycles which the chip select (NCS) must remain high between commands issued to the flash memory.  
0: NCS stays high for at least 1 cycle between flash memory commands  
1: NCS stays high for at least 2 cycles between flash memory commands  
...  
7: NCS stays high for at least 8 cycles between flash memory commands  
**Note:** This bitfield can be modified only when BUSY = 0.  

**Bits 7:1**  Reserved, must be kept at reset value.
Bit 0 **CKMODE**: Mode 0/mode 3 
This bit indicates the level that CLK takes between commands (when NCS = 1).
0: CLK must stay low while NCS is high (chip select released). This is referred to as mode 0.
1: CLK must stay high while NCS is high (chip select released). This is referred to as mode 3.
*Note: This bitfield can be modified only when BUSY = 0.*

### 20.5.3 QUADSPI status register (QUADSPI_SR)

Address offset: 0x008
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
<td>Reserve</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:13 Reserved, must be kept at reset value.

Bits 12:8 **FLEVEL[4:0]**: FIFO level
This bitfield gives the number of valid bytes which are being held in the FIFO. FLEVEL = 0 when the FIFO is empty, and 16 when it is full. In memory-mapped mode and in automatic status-polling mode, FLEVEL is zero.

Bits 7:6 Reserved, must be kept at reset value.

Bit 5 **BUSY**: Busy
This bit is set when an operation is on going. This bit clears automatically when the operation with the flash memory is finished and the FIFO is empty.

Bit 4 **TOF**: Timeout flag
This bit is set when timeout occurs. It is cleared by writing 1 to CTOF.

Bit 3 **SMF**: Status match flag
This bit is set in automatic status-polling mode when the unmasked received data matches the corresponding bits in the match register (QUADSPI_PSMAR). It is cleared by writing 1 to CSMF.

Bit 2 **FTF**: FIFO threshold flag
In indirect mode, this bit is set when the FIFO threshold is reached, or if there is any data left in the FIFO after reads from the flash memory are complete. It is cleared automatically as soon as threshold condition is no longer true.
In automatic status-polling mode this bit is set every time the status register is read, and the bit is cleared when the data register is read.

Bit 1 **TCF**: Transfer complete flag
This bit is set in indirect mode when the programmed number of data is transferred or in any mode when the transfer is aborted. It is cleared by writing 1 to CTCF.

Bit 0 **TEF**: Transfer error flag
This bit is set in indirect mode when an invalid address is being accessed in indirect mode. It is cleared by writing 1 to CTEF.
20.5.4 QUADSPI flag clear register (QUADSPI_FCR)

Address offset: 0x00C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:5 Reserved, must be kept at reset value.

- Bit 4 **CTOF**: Clear timeout flag
  Writing 1 clears the TOF flag in QUADSPI_SR.

- Bit 3 **CSMF**: Clear status match flag
  Writing 1 clears the SMF flag in QUADSPI_SR.

- Bit 2 Reserved, must be kept at reset value.

- Bit 1 **CTCF**: Clear transfer complete flag
  Writing 1 clears the TCF flag in QUADSPI_SR.

- Bit 0 **CTEF**: Clear transfer error flag
  Writing 1 clears the TEF flag in QUADSPI_SR.

20.5.5 QUADSPI data length register (QUADSPI_DLR)

Address offset: 0x010
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**DL[31:16]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**DL[15:0]**
Bits 31:0  DL[31:0]: Data length
Number of data to be retrieved (value+1) in indirect and automatic status-polling modes.
A value no greater than 3 (indicating 4 bytes) must be used for automatic status-polling
mode.
All 1s in indirect mode means undefined length, where the QUADSPI continues until the end
of memory, as defined by FSIZE.
0x0000_0000: 1 byte is to be transferred
0x0000_0001: 2 bytes are to be transferred
0x0000_0002: 3 bytes are to be transferred
0x0000_0003: 4 bytes are to be transferred
...
0xFFFF_FFFD: 4,294,967,294 (4G-2) bytes are to be transferred
0xFFFF_FFFE: 4,294,967,295 (4G-1) bytes are to be transferred
0xFFFF_FFFF: undefined length -- all bytes until the end of flash memory (as defined by
FSIZE) are to be transferred. Continue reading indefinitely if FSIZE = 0x1F.
DL[0] is stuck at 1 in dual-flash mode (DFM = 1) even when 0 is written to this bit, thus
assuring that each access transfers an even number of bytes.
This bitfield has no effect when in memory-mapped mode (FMODE = 10).
Note: This bitfield can be written only when BUSY = 0.

20.5.6  QUADSPI communication configuration register (QUADSPI_CCR)
Address offset: 0x014
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  DDRM: Double data rate mode
This bit sets the DDR mode for the address, alternate byte and data phase:
0: DDR mode disabled
1: DDR mode enabled
Note: This bit can be written only when BUSY = 0.

Bit 30  DHHC: DDR hold
This bit delays the data output by 1/4 of the QUADSPI output clock cycle in DDR mode:
0: Data output delayed using analog delay
1: Data output delayed by 1/4 of a QUADSPI output clock cycle
This feature is only active in DDR mode.
Note: This bit can be written only when BUSY = 0.
PRESCALER > 0 is mandatory when DHHC = 1.

Bit 29  Reserved, must be kept at reset value.
Bit 28 **SIOO**: Send instruction only once mode
- This bit has no effect when IMODE = 00. See Section 20.3.12 for more details.
  
  0: Instruction sent on every transaction
  1: Instruction sent only for the first command

*Note:* *This bit can be written only when BUSY = 0.*

Bits 27:26 **FMODE[1:0]**: Functional mode
- This bitfield defines the QUADSPI functional mode of operation.
  
  00: Indirect-write mode
  01: Indirect-read mode
  10: Automatic status-polling mode
  11: Memory-mapped mode

  If DMAEN = 1 already, the DMA controller for the corresponding channel must be disabled before changing the FMODE value.

*Note:* *This bitfield can be written only when BUSY = 0.*

Bits 25:24 **DMODE[1:0]**: Data mode
- This bitfield defines the data phase mode of operation:
  
  00: No data
  01: Data on a single line
  10: Data on two lines
  11: Data on four lines

  This bitfield also determines the dummy phase mode of operation.

*Note:* *This bitfield can be written only when BUSY = 0.*

Bit 23 Reserved, must be kept at reset value.

Bits 22:18 **DCYC[4:0]**: Number of dummy cycles
- This bitfield defines the duration of the dummy phase. In both SDR and DDR modes, it specifies a number of CLK cycles (0-31).

*Note:* *This bitfield can be written only when BUSY = 0.*

Bits 17:16 **ABSIZE[1:0]**: Alternate-byte size
- This bit defines the size of alternate bytes.
  
  00: 8-bit alternate byte
  01: 16-bit alternate bytes
  10: 24-bit alternate bytes
  11: 32-bit alternate bytes

*Note:* *This bitfield can be written only when BUSY = 0.*

Bits 15:14 **ABMODE[1:0]**: Alternate byte mode
- This bitfield defines the alternate-byte phase mode of operation.
  
  00: No alternate bytes
  01: Alternate bytes on a single line
  10: Alternate bytes on two lines
  11: Alternate bytes on four lines

*Note:* *This bitfield can be written only when BUSY = 0.*

Bits 13:12 **ADSIZE[1:0]**: Address size
- This bit defines address size:
  
  00: 8-bit address
  01: 16-bit address
  10: 24-bit address
  11: 32-bit address

*Note:* *This bitfield can be written only when BUSY = 0.*
Bits 11:10  **ADMODE[1:0]: Address mode**
This bitfield defines the address phase mode of operation.
- 00: No address
- 01: Address on a single line
- 10: Address on two lines
- 11: Address on four lines

*Note: This bitfield can be written only when BUSY = 0.*

Bits 9:8  **IMODE[1:0]: Instruction mode**
This bitfield defines the instruction phase mode of operation.
- 00: No instruction
- 01: Instruction on a single line
- 10: Instruction on two lines
- 11: Instruction on four lines

*Note: This bitfield can be written only when BUSY = 0.*

Bits 7:0  **INSTRUCTION[7:0]: Instruction**
Instruction to be sent to the external SPI device.

*Note: This bitfield can be written only when BUSY = 0.*

### 20.5.7  QUADSPI address register (QUADSPI_AR)

Address offset: 0x018
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ADDRESS[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ADDRESS[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw</td>
</tr>
</tbody>
</table>

Bits 31:0  **ADDRESS[31:0]: Address**
This bitfield contains the address to be sent to the external flash memory.

- Writes to this bitfield are ignored when BUSY = 1 or when FMODE = 11 (memory-mapped mode).
- In dual flash mode, ADDRESS[0] is automatically stuck to 0 as the address must always be even

### 20.5.8  QUADSPI alternate-byte register (QUADSPI_ABR)

Address offset: 0x01C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ALTERNATE[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ALTERNATE[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw</td>
</tr>
</tbody>
</table>

586/2138  RM0440 Rev 8
20.5.9 QUADSPI data register (QUADSPI_DR)

Address offset: 0x020
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:0 ALTERNATE[31:0]: Alternate bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Optional data to be send to the external SPI device right after the address.</td>
</tr>
<tr>
<td><strong>Note:</strong> This bitfield can be written only when BUSY = 0.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 31:0 DATA[31:0]: Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data to be sent/received to/from the external SPI device.</td>
</tr>
<tr>
<td>In indirect write mode, data written to this register is stored on the FIFO before it is sent to the flash memory during the data phase. If the FIFO is too full, a write operation is stalled until the FIFO has enough space to accept the amount of data being written.</td>
</tr>
<tr>
<td>In indirect read mode, reading this register gives (via the FIFO) the data which was received from the flash memory. If the FIFO does not have as many bytes as requested by the read operation and if BUSY=1, the read operation is stalled until enough data is present or until the transfer is complete, whichever happens first.</td>
</tr>
<tr>
<td>In automatic status-polling mode, this register contains the last data read from the flash memory (without masking).</td>
</tr>
<tr>
<td>Word, halfword, and byte accesses to this register are supported. In indirect write mode, a byte write adds 1 byte to the FIFO, a halfword write 2, and a word write 4. Similarly, in indirect read mode, a byte read removes 1 byte from the FIFO, a halfword read 2, and a word read 4. Accesses in indirect mode must be aligned to the bottom of this register: a byte read must read DATA[7:0] and a halfword read must read DATA[15:0].</td>
</tr>
</tbody>
</table>

20.5.10 QUADSPI polling status mask register (QUADSPI_PSMKR)

Address offset: 0x024
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:0 MASK[31:0]:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data to be sent/received to/from the external SPI device.</td>
</tr>
<tr>
<td>In indirect write mode, data written to this register is stored on the FIFO before it is sent to the flash memory during the data phase. If the FIFO is too full, a write operation is stalled until the FIFO has enough space to accept the amount of data being written.</td>
</tr>
<tr>
<td>In indirect read mode, reading this register gives (via the FIFO) the data which was received from the flash memory. If the FIFO does not have as many bytes as requested by the read operation and if BUSY=1, the read operation is stalled until enough data is present or until the transfer is complete, whichever happens first.</td>
</tr>
<tr>
<td>In automatic status-polling mode, this register contains the last data read from the flash memory (without masking).</td>
</tr>
<tr>
<td>Word, halfword, and byte accesses to this register are supported. In indirect write mode, a byte write adds 1 byte to the FIFO, a halfword write 2, and a word write 4. Similarly, in indirect read mode, a byte read removes 1 byte from the FIFO, a halfword read 2, and a word read 4. Accesses in indirect mode must be aligned to the bottom of this register: a byte read must read DATA[7:0] and a halfword read must read DATA[15:0].</td>
</tr>
</tbody>
</table>
20.5.11 QUADSPI polling status match register (QUADSPI_PSMAR)

Address offset: 0x028

Reset value: 0x0000 0000

Bits 31:0  **MATCH[31:0]**: Status match

Value to be compared with the masked status register to get a match.

Note: This bitfield can be written only when BUSY = 0.

Bits 31:0  **MATCH[31:0]**: Status match

Value to be compared with the masked status register to get a match.

Note: This bitfield can be written only when BUSY = 0.

20.5.12 QUADSPI polling interval register (QUADSPI_PIR)

Address offset: 0x02C

Reset value: 0x0000 0000

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **INTERVAL[15:0]**: Polling interval

Number of CLK cycles between two read during automatic status-polling phases.

Note: This bitfield can be written only when BUSY = 0.
### 20.5.13 QUADSPI low-power timeout register (QUADSPI_LPTR)

Address offset: 0x030  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Address offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>QUADSPI.CR</td>
<td>0x030</td>
<td>PRESCALER[7:0], TOIE, SMIE, FTIE, TCIE, TEIE, FTHRES [3:0], FSEL, DFM, SSHIFT, TCEN, DMAEN, ABORT, EN</td>
</tr>
<tr>
<td>0x004</td>
<td>QUADSPI.DCR</td>
<td>0x034</td>
<td>FSIZE[4:0], CSHT</td>
</tr>
<tr>
<td>0x008</td>
<td>QUADSPI.SR</td>
<td>0x038</td>
<td>FLEVEL[4:0], BUS, TOF, SMF, FTF, TCF, TEF</td>
</tr>
<tr>
<td>0x00C</td>
<td>QUADSPI.FCR</td>
<td>0x03C</td>
<td>J10, CTOF, CSMF, CTCF, CTEF</td>
</tr>
<tr>
<td>0x010</td>
<td>QUADSPI.DLR</td>
<td>0x040</td>
<td>DL[31:0]</td>
</tr>
<tr>
<td>0x014</td>
<td>QUADSPI.CCR</td>
<td>0x044</td>
<td>DCR[31:0], SOID, PMODE, IMODE, DCYC[4:0], ASDIZE[1:0], ADBSIZE[1:0], AIMODE[1:0], INSTRUCTION[7:0]</td>
</tr>
<tr>
<td>0x018</td>
<td>QUADSPI.AKR</td>
<td>0x048</td>
<td>ADDRESS[31:0]</td>
</tr>
<tr>
<td>0x01C</td>
<td>QUADSPI.ABR</td>
<td>0x04C</td>
<td>ALTERNATE[31:0]</td>
</tr>
<tr>
<td>0x020</td>
<td>QUADSPI.DR</td>
<td>0x050</td>
<td>DATA[31:0]</td>
</tr>
</tbody>
</table>

**Bits 31:16** Reserved, must be kept at reset value.

**Bits 15:0** `TIMEOUT[15:0]`: Timeout period

After each access in memory-mapped mode, the QUADSPI prefetches the subsequent bytes and holds these bytes in the FIFO. This bitfield indicates how many CLK cycles the QUADSPI waits after the FIFO becomes full until it raises NCS, putting the flash memory in a lower-consumption state.

*Note: This bitfield can be written only when BUSY = 0.*

### 20.5.14 QUADSPI register map

Table 157. QUADSPI register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Address offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>QUADSPI.CR</td>
<td>0x030</td>
<td>PRESCALER[7:0], TOIE, SMIE, FTIE, TCIE, TEIE, FTHRES [3:0], FSEL, DFM, SSHIFT, TCEN, DMAEN, ABORT, EN</td>
</tr>
<tr>
<td>0x004</td>
<td>QUADSPI.DCR</td>
<td>0x034</td>
<td>FSIZE[4:0], CSHT</td>
</tr>
<tr>
<td>0x008</td>
<td>QUADSPI.SR</td>
<td>0x038</td>
<td>FLEVEL[4:0], BUS, TOF, SMF, FTF, TCF, TEF</td>
</tr>
<tr>
<td>0x00C</td>
<td>QUADSPI.FCR</td>
<td>0x03C</td>
<td>J10, CTOF, CSMF, CTCF, CTEF</td>
</tr>
<tr>
<td>0x010</td>
<td>QUADSPI.DLR</td>
<td>0x040</td>
<td>DL[31:0]</td>
</tr>
<tr>
<td>0x014</td>
<td>QUADSPI.CCR</td>
<td>0x044</td>
<td>DCR[31:0], SOID, PMODE, IMODE, DCYC[4:0], ASDIZE[1:0], ADBSIZE[1:0], AIMODE[1:0], INSTRUCTION[7:0]</td>
</tr>
<tr>
<td>0x018</td>
<td>QUADSPI.AKR</td>
<td>0x048</td>
<td>ADDRESS[31:0]</td>
</tr>
<tr>
<td>0x01C</td>
<td>QUADSPI.ABR</td>
<td>0x04C</td>
<td>ALTERNATE[31:0]</td>
</tr>
<tr>
<td>0x020</td>
<td>QUADSPI.DR</td>
<td>0x050</td>
<td>DATA[31:0]</td>
</tr>
</tbody>
</table>
Refer to Section 2.2 for the register boundary addresses.
21 Analog-to-digital converters (ADC)

21.1 Introduction

This section describes the implementation of up to 5 ADCs:
- ADC1 and ADC2 are tightly coupled and can operate in dual mode (ADC1 is master).
- ADC3 and ADC4 are tightly coupled and can operate in dual mode (ADC3 is master).
- ADC5 is controlled independently.

Each ADC consists of a 12-bit successive approximation analog-to-digital converter.

Each ADC has up to 19 multiplexed channels. A/D conversion of the various channels can be performed in single, continuous, scan or discontinuous mode. The result of the ADC is stored in a left-aligned or right-aligned 16-bit data register.

The ADCs are mapped on the AHB bus to allow fast data handling.

The analog watchdog features allow the application to detect if the input voltage goes outside the user-defined high or low thresholds.

A built-in hardware oversampler allows to improve analog performance while off-loading the related computational burden from the CPU.

An efficient low-power mode is implemented to allow very low consumption at low frequency.
21.2 ADC main features

- High-performance features
  - Up to 5 ADCs, out of which four of them (in pairs) can operate in dual mode:
    ADC1 is connected to 14 external channels + 4 internal channels
    ADC2 is connected to 16 external channels + 2 internal channels
    ADC3 is connected to 15 external channels + 3 internal channels
    ADC4 is connected to 16 external channels + 2 internal channels
    ADC5 is connected to 13 external channels + 5 internal channels
  - 12, 10, 8 or 6-bit configurable resolution
  - ADC conversion time is independent from the AHB bus clock frequency
  - Faster conversion time by lowering resolution
  - Manage single-ended or differential inputs
  - AHB slave bus interface to allow fast data handling
  - Self-calibration
  - Channel-wise programmable sampling time
  - Flexible sampling time control
  - Up to four injected channels (analog inputs assignment to regular or injected channels is fully configurable)
  - Hardware assistant to prepare the context of the injected channels to allow fast context switching
  - Data alignment with in-built data coherency
  - Data can be managed by DMA for regular channel conversions
  - 4 dedicated data registers for the injected channels

- Oversampler
  - 16-bit data register
  - Oversampling ratio adjustable from 2 to 256
  - Programmable data shift up to 8-bit

- Data preconditioning
  - Gain compensation
  - Offset compensation

- Low-power features
  - Speed adaptive low-power mode to reduce ADC consumption when operating at low frequency
  - Allows slow bus frequency application while keeping optimum ADC performance
  - Provides automatic control to avoid ADC overrun in low AHB bus clock frequency
application (auto-delayed mode)

- Number of external analog input channels per ADC
  - Up to 5 fast channels from GPIO pads
  - Up to 13 slow channels from GPIO pads

- In addition, there are several internal dedicated channels
  - The internal reference voltage ($V_{\text{REFINT}}$), connected to ADC1, 3, 4 and 5
  - The internal temperature sensor ($V_{\text{TS}}$), connected to ADC1 and 5
  - The $V_{\text{BAT}}$ monitoring channel ($V_{\text{BAT}}/3$), connected to ADC1, 3 (for category 3 devices only) and 5
  - The OPAMP1 internal output connected to ADC1
  - The OPAMP2 and OPAMP3 internal outputs connected to ADC2
  - The OPAMP3 internal output connected to ADC3
  - The OPAMP6 internal output connected to ADC4 (for category 3 devices) or ADC3 (for category 4 devices)
  - The OPAMP4 and OPAMP5 internal outputs connected to ADC5

- Start-of-conversion can be initiated:
  - By software for both regular and injected conversions
  - By hardware triggers with configurable polarity (internal timers events or GPIO input events) for both regular and injected conversions

- Conversion modes
  - Each ADC can convert a single channel or can scan a sequence of channels
  - Single mode converts selected inputs once per trigger
  - Continuous mode converts selected inputs continuously
  - Discontinuous mode

- Dual ADC mode for ADC1, ADC2, ADC3 and ADC4

- Interrupt generation at ADC ready, the end of sampling, the end of conversion (regular or injected), end of sequence conversion (regular or injected), analog watchdog 1, 2 or 3 or overrun events

- 3 analog watchdogs per ADC
  - Watchdog can perform filtering to ignore out-of-range data

- ADC input range: $V_{\text{REF-}} \leq V_{\text{IN}} \leq V_{\text{REF+}}$

*Figure 82* shows the block diagram of one ADC.

Refer to the OPAMP electrical characteristics section of the product datasheet for the ADC sampling time value to be applied when converting the OPAMP output voltage.

### 21.3 ADC implementation

**Table 158. ADC features**

<table>
<thead>
<tr>
<th>ADC modes/features</th>
<th>ADC1</th>
<th>ADC2</th>
<th>ADC3</th>
<th>ADC4</th>
<th>ADC5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dual mode</td>
<td>X (coupled together)</td>
<td>X (coupled together)</td>
<td>-</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>


21.4 ADC functional description

21.4.1 ADC block diagram

*Figure 82* shows the ADC block diagram and *Table 160* gives the ADC pin description.

*Figure 82. ADC block diagram*
### 21.4.2 ADC pins and internal signals

#### Table 159. ADC internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_ext_trg[31:0]</td>
<td>Inputs</td>
<td>Up to 32 external trigger inputs for the regular conversions (can be connected to on-chip timers). These inputs are shared between the ADC master and the ADC slave.</td>
</tr>
<tr>
<td>adc_jext_trg[31:0]</td>
<td>Inputs</td>
<td>Up to 31 external trigger inputs for the injected conversions (can be connected to on-chip timers). These inputs are shared between the ADC master and the ADC slave.</td>
</tr>
<tr>
<td>adc_awdx_out</td>
<td>Output</td>
<td>Internal analog watchdog output signal connected to on-chip timers (x = Analog watchdog number 1,2,3)</td>
</tr>
<tr>
<td>adc_ker_ck</td>
<td>Output</td>
<td>ADC kernel clock</td>
</tr>
<tr>
<td>adc_hclk</td>
<td>Input</td>
<td>ADC peripheral clock</td>
</tr>
<tr>
<td>adc_it</td>
<td>Output</td>
<td>ADC interrupt</td>
</tr>
<tr>
<td>adc_dma</td>
<td>Output</td>
<td>ADC DMA request</td>
</tr>
<tr>
<td>VTS</td>
<td>Input</td>
<td>Output voltage from internal temperature sensor</td>
</tr>
<tr>
<td>VREFINT</td>
<td>Input</td>
<td>Output voltage from internal reference voltage</td>
</tr>
<tr>
<td>VBAT</td>
<td>Input supply</td>
<td>External battery voltage supply</td>
</tr>
</tbody>
</table>

#### Table 160. ADC input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>VREF+</td>
<td>Input, analog reference positive</td>
<td>The higher/positive reference voltage for the ADC</td>
</tr>
<tr>
<td>VDDA</td>
<td>Input, analog supply</td>
<td>Analog power supply equal VDDA</td>
</tr>
<tr>
<td>VREF−</td>
<td>Input, analog reference negative</td>
<td>The lower/negative reference voltage for the ADC. VREF− is internally connected to VSSA</td>
</tr>
<tr>
<td>VSSA</td>
<td>Input, analog supply ground</td>
<td>Ground for analog power supply. On device package which do not have a dedicated VSSA pin, VSSA is internally connected to VSS.</td>
</tr>
<tr>
<td>VINPi</td>
<td>Positive analog input channels for each ADC</td>
<td>Connected either to ADCx_INPi or to external channels or to internal channels. This input is converted in single-ended mode</td>
</tr>
<tr>
<td>VINNi</td>
<td>Negative analog input channels for each ADC</td>
<td>Connected either to VREF− or to external channels: ADCx_INNi and ADCx_INP[i+1].</td>
</tr>
</tbody>
</table>
21.4.3 ADC clocks

**Dual clock domain architecture**

The dual clock-domain architecture means that the ADC clock is independent from the AHB bus clock.

The input clock is the same for all ADCs and can be selected between two different clock sources (see Figure 83: ADC clock scheme):

1. The ADC clock can be a specific clock source, derived from the following clock sources:
   - The system clock
   - PLL “P” clock
   Refer to RCC Section for more information on how to generate ADC dedicated clock. To select this scheme, bits CKMODE[1:0] of the ADCx_CCR register must be reset.

2. The ADC clock can be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). In this mode, a programmable divider factor can be selected (/1, 2 or 4 according to bits CKMODE[1:0]).
   To select this scheme, bits CKMODE[1:0] of the ADCx_CCR register must be different from 00.

*Note:* For option 2), a prescaling factor of 1 (CKMODE[1:0] = 01) can be used only if the AHB prescaler is set (HPRE[3:0] = 0xxx in RCC_CFGR register).

Option 1) has the advantage of reaching the maximum ADC clock frequency whatever the AHB clock scheme selected. The ADC clock can eventually be divided by the following ratio: 1, 2, 4, 6, 8, 12, 16, 32, 64, 128, 256; using the prescaler configured with bits PRESC[3:0] in the ADCx_CCR register.

Option 2) has the advantage of bypassing the clock domain resynchronizations. This can be useful when the ADC is triggered by a timer and if the application requires that the ADC is precisely triggered without any uncertainty (otherwise, an uncertainty of the trigger instant time is added by the resynchronizations between the two clock domains).
Clock ratio constraint between ADC clock and AHB clock

There are generally no constraints to be respected for the ratio between the ADC clock and the AHB clock except if some injected channels are programmed. In this case, it is mandatory to respect the following ratio:

- $F_{\text{adc_hclk}} \geq F_{\text{ADC}} / 4$ if the resolution of all channels are 12-bit or 10-bit
- $F_{\text{adc_hclk}} \geq F_{\text{ADC}} / 3$ if there are some channels with resolutions equal to 8-bit (and none with lower resolution)
- $F_{\text{adc_hclk}} \geq F_{\text{ADC}} / 2$ if there are some channels with resolutions equal to 6-bit
21.4.4 ADC1/2/3/4/5 connectivity

ADC1, ADC2, ADC3, ADC4 and ADC5 are tightly coupled and share some external channels as described in the below figures.

ADCy_INPx correspond to ADCy_INx pins defined in the product datasheet.

Figure 84. ADC1 connectivity
Figure 85. ADC2 connectivity
Figure 86. ADC3 connectivity

- ADC3
  - VSSA
  - VREF+ [SAR]
  - VREF- [ADC3]
  - VINP
  - VNN

- ADC3_INP1
  - VSSA
- ADC3_INN1
- ADC3_INP2
- ADC3_INN2
- ADC3_INP3
- ADC3_INN3
- ADC3_INP4
- ADC3_INN4
- ADC3_INP5
- ADC3_INN5
- ADC345_INP6
- ADC345_INN6
- ADC345_INP7
- ADC345_INN7
- ADC345_INP8
- ADC345_INN8
- ADC345_INP9
- ADC345_INN9
- ADC345_INP10
- ADC345_INN10
- ADC345_INP11
- ADC345_INN11
- ADC3_INN11
- ADC3_INP12
  - VOPAMP3 (internal output)
  - Reserved
  - VSSA

- ADC345_INP14
- ADC345_INP15
- ADC345_INP16

Note: in category 4 devices the ADC345_xxx pins correspond to ADC3_xxx pins.

(1) For category 3 devices only
(2) For category 4 devices only
Figure 87. ADC4 connectivity
Figure 88. ADC5 connectivity

ADC5

Channel selection

VSSA

VINP[0]

VINN[0] Fast channel

VINP[1]

VINN[1] Fast channel

VINP[2]

VINN[2] Fast channel

VINP[3]

VINN[3] Fast channel

VINP[4]

VINN[4] Fast channel

VINP[5]

VINN[5] Fast channel

VINP[6]

VINN[6] Slow channel

VINP[7]

VINN[7] Slow channel

VINP[8]

VINN[8] Slow channel

VINP[9]

VINN[9] Slow channel

VINP[0]

VINN[0] Slow channel

VINP[1]

VINN[1] Slow channel

VINP[2]

VINN[2] Slow channel

VINP[3]

VINN[3] Slow channel

VINP[4]

VINN[4] Slow channel

VINP[5]

VINN[5] Slow channel

VINP[6]

VINN[6] Slow channel

VINP[7]

VINN[7] Slow channel

VINP[8]

VINN[8] Slow channel

VINP[9]

VINN[9] Slow channel

VINP[10]

VINN[10] Slow channel

VINP[11]

VINN[11] Slow channel

VINP[12]

VINN[12] Slow channel

VINP[13]

VINN[13] Slow channel

VINP[14]

VINN[14] Slow channel

VINP[15]

VINN[15] Slow channel

VINP[16]

VINN[16] Slow channel

VINP[17]

VINN[17] Slow channel

VINP[18]

VINN[18] Slow channel

VREF+

VREF-

SAR

ADC5

VINP

VINN
21.4.5 Slave AHB interface

The ADCs implement an AHB slave port for control/status register and data access. The features of the AHB interface are listed below:

- Word (32-bit) accesses
- Single cycle response
- Response to all read/write accesses to the registers with zero wait states.

The AHB slave interface does not support split/retry requests, and never generates AHB errors.

21.4.6 ADC Deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN)

By default, the ADC is in Deep-power-down mode where its supply is internally switched off to reduce the leakage currents (the reset state of bit DEEPPWD is 1 in the ADC_CR register).

To start ADC operations, follow the sequence below:
1. Exit Deep-power-down mode by clearing DEEPPWD bit.
2. Enable the ADC voltage regulator by setting ADVREGEN.
3. Wait for the startup time to configure the ADC (refer to the device datasheet for the value of the startup time).

When ADC operations are complete, the ADC can be disabled (ADEN = 0). It is possible to save power by also disabling the ADC voltage regulator. This is done by writing bit ADVREGEN = 0.

Then, to save more power by reducing the leakage currents, it is also possible to re-enter in ADC Deep-power-down mode by setting bit DEEPPWD = 1 into ADC_CR register. This is particularly interesting before entering Stop mode.

*Note:* Writing DEEPPWD = 1 automatically disables the ADC voltage regulator and bit ADVREGEN is automatically cleared.

*When the internal voltage regulator is disabled (ADVREGEN = 0), the internal analog calibration is kept.*

In ADC Deep-power-down mode (DEEPPWD = 1), the internal analog calibration is lost and it is necessary to either relaunch a calibration or re-apply the calibration factor which was previously saved (refer to *Section 21.4.8: Calibration (ADCAL, ADCALDIF, ADC_CALFACT)*).
21.4.7 **Single-ended and differential input channels**

Channels can be configured to be either single-ended input or differential input by programming DIFSEL[i] bits in the ADC_DIFSEL register. This configuration must be written while the ADC is disabled (ADEN = 0). Note that the DIFSEL[i] bits corresponding to single-ended channels are always programmed at 0.

In single-ended input mode, the analog voltage to be converted for channel “i” is the difference between the ADCy_INPx external voltage equal to VINP[i] (positive input) and VREF (negative input).

In differential input mode, the analog voltage to be converted for channel “i” is the difference between the ADCy_INPx external voltage positive input equal to VINP[i], and the ADCy_INNx negative input equal to VINN[i].

The input voltage in differential mode ranges from VREF- to VREF+, which makes a full scale range of 2xVREF+. When VINP[i] equals VREF−, VINN[i] equals VREF, and the maximum negative input differential voltage (VREF−) corresponds to 0x000 ADC output. When VINP[i] equals VREF+, VINN[i] equals VREF, and the maximum positive input differential voltage (VREF+) corresponds to 0xFFF ADC output. When VINP[i] and VINN[i] are connected together, the zero input differential voltage corresponds to 0x800 ADC output.

The ADC sensitivity in differential mode is twice smaller than in single-ended mode.

When ADC is configured as differential mode, both inputs should be biased at (VREF+) / 2 voltage. Refer to the device datasheet for the allowed common mode input voltage VCMIN.

Internal channels (such as VTS and VREFINT) are used in single-ended mode only.

For a complete description of how the input channels are connected for each ADC, refer to Section 21.4.4: ADC1/2/3/4/5 connectivity.

**Caution:** When configuring the channel “i” in differential input mode, its negative input voltage VINN[i] is connected to another channel. As a consequence, this channel is no longer usable in single-ended mode or in differential mode and must never be configured to be converted.

Some channels are shared between ADC1/ADC2/ADC3/ADC4/ADC5: this can make the channel on the other ADC unusable. The only exception is when ADC master and the slave operate in interleaved mode.

21.4.8 **Calibration (ADCAL, ADCALDIF, ADC_CALFACT)**

Each ADC provides an automatic calibration procedure which drives all the calibration sequence including the power-on/off sequence of the ADC. During the procedure, the ADC calculates a calibration factor which is 7-bit wide and which is applied internally to the ADC until the next ADC power-off. During the calibration procedure, the application must not use the ADC and must wait until calibration is complete.

Calibration is preliminary to any ADC operation. It removes the offset error which may vary from chip to chip due to process or bandgap variation.

The calibration factor to be applied for single-ended input conversions is different from the factor to be applied for differential input conversions:

- Write ADCALDIF = 0 before launching a calibration to be applied for single-ended input conversions.
- Write ADCALDIF = 1 before launching a calibration to be applied for differential input conversions.
The calibration is then initiated by software by setting bit ADCAL = 1. Calibration can only be initiated when the ADC is disabled (when ADEN = 0). ADCAL bit stays at 1 during all the calibration sequence. It is then cleared by hardware as soon the calibration completes. At this time, the associated calibration factor is stored internally in the analog ADC and also in the bits CALFACT_S[6:0] or CALFACT_D[6:0] of ADC_CALFACT register (depending on single-ended or differential input calibration).

The internal analog calibration is kept if the ADC is disabled (ADEN = 0). However, if the ADC is disabled for extended periods, then it is recommended that a new calibration cycle is run before re-enabling the ADC.

The internal analog calibration is lost each time the power of the ADC is removed (example, when the product enters in Standby or VBAT mode). In this case, to avoid spending time recalibrating the ADC, it is possible to re-write the calibration factor into the ADC_CALFACT register without recalibrating, supposing that the software has previously saved the calibration factor delivered during the previous calibration.

The calibration factor can be written if the ADC is enabled but not converting (ADEN = 1 and ADSTART = 0 and JADSTART = 0). Then, at the next start of conversion, the calibration factor is automatically injected into the analog ADC. This loading is transparent and does not add any cycle latency to the start of the conversion. It is recommended to recalibrate when VREF+ voltage changed more than 10%.

**Software procedure to calibrate the ADC**

1. Ensure DEEPPWD = 0, ADVREGEN = 1 and that ADC voltage regulator startup time has elapsed.
2. Ensure that ADEN = 0.
3. Select the input mode for this calibration by setting ADCALDIF = 0 (single-ended input) or ADCALDIF = 1 (differential input).
4. Set ADCAL.
5. Wait until ADCAL = 0.
6. The calibration factor can be read from ADC_CALFACT register.

**Figure 89. ADC calibration**
Software procedure to re-inject a calibration factor into the ADC

1. Ensure ADEN = 1 and ADSTART = 0 and JADSTART = 0 (ADC enabled and no conversion is ongoing).
2. Write CALFACT_S and CALFACT_D with the new calibration factors.
3. When a conversion is launched, the calibration factor is injected into the analog ADC only if the internal analog calibration factor differs from the one stored in bits CALFACT_S for single-ended input channel or bits CALFACT_D for differential input channel.

**Figure 90. Updating the ADC calibration factor**

<table>
<thead>
<tr>
<th>ADC state</th>
<th>Ready (not converting)</th>
<th>Converting channel (Single ended)</th>
<th>Ready (not converting)</th>
<th>Converting channel (Single ended)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Internal</td>
<td>F1</td>
<td>F2</td>
<td>F1</td>
<td>F2</td>
</tr>
<tr>
<td>calibration factor[6:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Start conversion</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(hardware or software)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WRITE ADC_CALFACT</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALFACT_S[6:0]</td>
<td>F2</td>
<td></td>
<td>F2</td>
<td></td>
</tr>
</tbody>
</table>

Converting single-ended and differential analog inputs with a single ADC

If the ADC is supposed to convert both differential and single-ended inputs, two calibrations must be performed, one with ADCALDIF = 0 and one with ADCALDIF = 1. The procedure is the following:

1. Disable the ADC.
2. Calibrate the ADC in single-ended input mode (with ADCALDIF = 0). This updates the register CALFACT_S[6:0].
3. Calibrate the ADC in differential input modes (with ADCALDIF = 1). This updates the register CALFACT_D[6:0].
4. Enable the ADC, configure the channels and launch the conversions. Each time there is a switch from a single-ended to a differential inputs channel (and vice-versa), the calibration is automatically injected into the analog ADC.
21.4.9 ADC on-off control (ADEN, ADDIS, ADRDY)

First of all, follow the procedure explained in Section 21.4.6: ADC Deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN))

Once DEEPPWD = 0 and ADVREGEN = 1, the ADC can be enabled and the ADC needs a stabilization time of $t_{STAB}$ before it starts converting accurately, as shown in Figure 92. Two control bits enable or disable the ADC:

- ADEN = 1 enables the ADC. The flag ADRDY is set once the ADC is ready for operation.
- ADDIS = 1 disables the ADC. ADEN and ADDIS are then automatically cleared by hardware as soon as the analog ADC is effectively disabled.

Regular conversion can then start either by setting ADSTART = 1 (refer to Section 21.4.18: Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)) or when an external trigger event occurs, if triggers are enabled.

Injected conversions start by setting JADSTART = 1 or when an external injected trigger event occurs, if injected triggers are enabled.

Software procedure to enable the ADC

1. Clear the ADRDY bit in the ADC_ISR register by writing 1.
2. Set ADEN.
3. Wait until ADRDY = 1 (ADRDY is set after the ADC startup time). This can be done using the associated interrupt (setting ADRDYIE = 1).
4. Clear the ADRDY bit in the ADC_ISR register by writing 1 (optional).

Caution: ADEN bit cannot be set when ADCAL is set and during four ADC clock cycles after the ADCAL bit is cleared by hardware (end of the calibration).
Software procedure to disable the ADC

1. Check that both ADSTART = 0 and JADSTART = 0 to ensure that no conversion is ongoing. If required, stop any regular and injected conversion ongoing by setting ADSTP = 1 and JADSTP = 1 and then wait until ADSTP = 0 and JADSTP = 0.
2. Set ADDIS.
3. If required by the application, wait until ADEN = 0, until the analog ADC is effectively disabled (ADDIS is automatically reset once ADEN = 0).

![Figure 92. Enabling / disabling the ADC](image)

21.4.10 Constraints when writing the ADC control bits

The software is allowed to write the RCC control bits to configure and enable the ADC clock (refer to RCC Section), the DIFSEL[i] control bits in the ADC_DIFSEL register and the control bits ADCAL and ADEN in the ADC_CR register, only if the ADC is disabled (ADEN must be equal to 0).

The software is then allowed to write the control bits ADSTART, JADSTART and ADDIS of the ADC_CR register only if the ADC is enabled and there is no pending request to disable the ADC (ADEN must be equal to 1 and ADDIS to 0).

For all the other control bits of the ADC_CFGR, ADC_SMPRx, ADC_Try, ADC_SQRy, ADC_JDRy, ADC_OFRx, ADC_OFCHRy and ADC_IER registers:

- For control bits related to configuration of regular conversions, the software is allowed to write them only if the ADC is enabled (ADEN = 1) and if there is no regular conversion ongoing (ADSTART must be equal to 0).
- For control bits related to configuration of injected conversions, the software is allowed to write them only if the ADC is enabled (ADEN = 1) and if there is no injected conversion ongoing (JADSTART must be equal to 0).
- ADC_Try registers can be modified when an analog-to-digital conversion is ongoing (refer to Section 21.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) for details).

The software is allowed to write the ADSTP or JADSTP control bits of the ADC_CR register only if the ADC is enabled, possibly converting, and if there is no pending request to disable the ADC (ADSTART or JADSTART must be equal to 1 and ADDIS to 0).
The software can write the register ADC_JSQR at any time, when the ADC is enabled (ADEN = 1) and JADSTART is cleared. The software is allowed to modify on-the-fly the ADC_JSQR register when JADSTART is set (injected conversions are ongoing) only when the context queue is enabled (JQDIS = 0 in the ADC_CFGR register). Refer to Section 21.7.16: ADC injected sequence register (ADC_JSQR) for additional details.

**Note:** There is no hardware protection to prevent these forbidden write accesses and ADC behavior may become in an unknown state. To recover from this situation, the ADC must be disabled (clear ADEN as well as all the bits of ADC_CR register).

### 21.4.11 Channel selection (SQRx, JSQRx)

There are up to 19 multiplexed channels per ADC:
- Up to 13 slow analog inputs coming from GPIO pads (ADCx_INP/INN[6:18])
  - Depending on the products, not all of them are available on GPIO pads.
- The ADCs are connected to the following internal analog inputs:
  - The internal reference voltage (VREFINT) is connected to ADC1_INP18, ADC3_INP18, ADC4_INP18 and ADC5_INP18.
  - The internal temperature sensor (VTS) is connected to ADC1_INP16 and ADC5_INP4.
  - The VBAT monitoring channel (VBAT/3) is connected to ADC1_INP17, ADC3_INP17 and ADC5_INP17.

**Note:** To convert one of the internal analog channels, the corresponding analog sources must first be enabled by programming bits VREFEN, VBATSEL or VSENSESEL in the ADCx_CCR registers.

It is possible to organize the conversions in two groups: regular and injected. A group consists of a sequence of conversions that can be done on any channel and in any order. For instance, it is possible to implement the conversion sequence in the following order: ADCx_INP/INN3, ADCx_INP/INN8, ADCx_INP/INN2, ADCx_INP/INN2, ADCx_INP/INN0, ADCx_INP/INN2, ADCx_INP/INN2, ADCx_INP/INN15.

- A **regular group** is composed of up to 16 conversions. The regular channels and their order in the conversion sequence must be selected in the ADC_SQRy registers. The total number of conversions in the regular group must be written in the L[3:0] bits in the ADC_SQR1 register.
- An **injected group** is composed of up to 4 conversions. The injected channels and their order in the conversion sequence must be selected in the ADC_JSQR register. The total number of conversions in the injected group must be written in the L[1:0] bits in the ADC_JSQR register.

ADC_SQRy registers must not be modified while regular conversions can occur. For this, the ADC regular conversions must be first stopped by writing ADSTP = 1 (refer to Section 21.4.17: Stopping an ongoing conversion (ADSTP, JADSTP)).

The software is allowed to modify on-the-fly the ADC_JSQR register when JADSTART is set (injected conversions ongoing) only when the context queue is enabled (JQDIS = 0 in ADC_CFGR register). Refer to Section 21.4.21: Queue of context for injected conversions.
21.4.12 Channel-wise programmable sampling time (SMPR1, SMPR2)

Before starting a conversion, the ADC must establish a direct connection between the voltage source under measurement and the embedded sampling capacitor of the ADC. This sampling time must be enough for the input voltage source to charge the embedded capacitor to the input voltage level.

Each channel can be sampled with a different sampling time which is programmable using the SMP[2:0] bits in the ADC_SMPR1 and ADC registers. It is therefore possible to select among the following sampling time values:

- SMP = 000: 2.5 ADC clock cycles
- SMP = 001: 6.5 ADC clock cycles
- SMP = 010: 12.5 ADC clock cycles
- SMP = 011: 24.5 ADC clock cycles
- SMP = 100: 47.5 ADC clock cycles
- SMP = 101: 92.5 ADC clock cycles
- SMP = 110: 247.5 ADC clock cycles
- SMP = 111: 640.5 ADC clock cycles

The total conversion time is calculated as follows:

\[ T_{\text{CONV}} = \text{Sampling time} + 12.5 \text{ ADC clock cycles} \]

Example:

With \( F_{\text{adc, ker, ck}} = 30 \text{ MHz} \) and a sampling time of 2.5 ADC clock cycles:

\[ T_{\text{CONV}} = (2.5 + 12.5) \text{ ADC clock cycles} = 15 \text{ ADC clock cycles} = 500 \text{ ns} \]

The ADC notifies the end of the sampling phase by setting the status bit EOSMP (only for regular conversion).

Constraints on the sampling time

For each channel, SMP[2:0] bits must be programmed to respect a minimum sampling time as specified in the ADC characteristics section of the datasheets.

Bulb sampling mode

When the BULB bit is set in ADC register, the sampling period starts immediately after the last ADC conversion. A hardware or software trigger starts the conversion after the sampling time has been programmed in ADC_SMPR1 register. The very first ADC conversion, after the ADC is enabled, is performed with the sampling time programmed in SMP bits. The Bulb mode is effective starting from the second conversion.

The maximum sampling time is limited (refer to the ADC characteristics section of the datasheet).

The Bulb mode is neither compatible with the continuous conversion mode nor with the injected channel conversion.

When the BULB bit is set, it is not allowed to set SMPTRIG bit in ADC_CFGR2.
Figure 93. Bulb mode timing diagram

<table>
<thead>
<tr>
<th>ADC state</th>
<th>Trigger</th>
<th>idle</th>
<th>sample</th>
<th>conversion</th>
<th>idle</th>
<th>sample</th>
<th>conversion</th>
<th>idle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal (discontinuous) mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ADC state</th>
<th>Trigger</th>
<th>idle</th>
<th>sample</th>
<th>conversion</th>
<th>sample</th>
<th>conversion</th>
<th>sample</th>
</tr>
</thead>
<tbody>
<tr>
<td>BULB (continuous) mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Sampling time control trigger mode

When the SMPTRIG bit is set, the sampling time programmed though SMPx bits is not applicable. The sampling time is controlled by the trigger signal edge.

When a hardware trigger is selected, each rising edge of the trigger signal starts the sampling period. A falling edge ends the sampling period and starts the conversion. The EXTEN[1:0] bits must be set to 01. Hardware triggers with not defined rising and falling edges (one pulse event) cannot be used in Bulb mode.

When a software trigger is selected, the software trigger is not the ADSTART bit in ADC_CR but the SWTRIG bit. SWTRIG bit has to be set to start the sampling period, and the SWTRIG bit has to be cleared to end the sampling period and start the conversion. EXTEN[1:0] bits must be set to 00.

The maximum sampling time is limited (refer to the ADC characteristics section of the datasheet).

This mode is neither compatible with the continuous conversion mode, nor with the injected channel conversion.

When SMPTRIG bit is set, it is not allowed to set BULB bit.

I/O analog switch voltage booster

The resistance of the I/O analog switches increases when the VDDA voltage is too low. The sampling time must consequently be adapted accordingly (refer to the device datasheet for the corresponding electrical characteristics). This resistance can be minimized at low VDDA voltage by enabling an internal voltage booster through the BOOSTEN bit of the SYSCFG_CFRG1 register.

SMPPPLUS control bit

When a sampling time of 2.5 ADC clock cycles is selected, the total conversion time becomes 15 cycles in 12-bit mode. If the dual interleaved mode is used (see Section: Interleaved mode with independent injected), the sampling interval cannot be equal to the value specified since an even number of cycles is required for the conversion. The SMPPPLUS bit can be used to change the sampling time 2.5 ADC clock cycles into 3.5 ADC clock cycles. In this way, the total conversion time becomes 16 clock cycles, thus making possible to interleave every 8 cycles.
21.4.13 Single conversion mode (CONT = 0)

In Single conversion mode, the ADC performs once all the conversions of the channels. This mode is started with the CONT bit at 0 by either:

- Setting the ADSTART bit in the ADC_CR register (for a regular channel)
- Setting the JADSTART bit in the ADC_CR register (for an injected channel)
- External hardware trigger event (for a regular or injected channel)

Inside the regular sequence, after each conversion is complete:

- The converted data are stored into the 16-bit ADC_DR register
- The EOC (end of regular conversion) flag is set
- An interrupt is generated if the EOCIE bit is set

Inside the injected sequence, after each conversion is complete:

- The converted data are stored into one of the four 16-bit ADC_JDRy registers
- The JEOC (end of injected conversion) flag is set
- An interrupt is generated if the JEOCIE bit is set

After the regular sequence is complete:

- The EOS (end of regular sequence) flag is set
- An interrupt is generated if the EOSIE bit is set

After the injected sequence is complete:

- The JEOS (end of injected sequence) flag is set
- An interrupt is generated if the JEOSIE bit is set

Then the ADC stops until a new external regular or injected trigger occurs or until bit ADSTART or JADSTART is set again.

*Note:* To convert a single channel, program a sequence with a length of 1.

21.4.14 Continuous conversion mode (CONT = 1)

This mode applies to regular channels only.

In continuous conversion mode, when a software or hardware regular trigger event occurs, the ADC performs once all the regular conversions of the channels and then automatically restarts and continuously converts each conversion of the sequence. This mode is started with the CONT bit at 1 either by external trigger or by setting the ADSTART bit in the ADC_CR register.

Inside the regular sequence, after each conversion is complete:

- The converted data are stored into the 16-bit ADC_DR register
- The EOC (end of conversion) flag is set
- An interrupt is generated if the EOCIE bit is set

After the sequence of conversions is complete:

- The EOS (end of sequence) flag is set
- An interrupt is generated if the EOSIE bit is set

Then, a new sequence restarts immediately and the ADC continuously repeats the conversion sequence.
Note: To convert a single channel, program a sequence with a length of 1.

It is not possible to have both discontinuous mode and continuous mode enabled: it is
forbidden to set both DISCEN = 1 and CONT = 1.

Injected channels cannot be converted continuously. The only exception is when an injected
channel is configured to be converted automatically after regular channels in continuous
mode (using JAUTO bit), refer to Auto-injection mode section.

21.4.15 Starting conversions (ADSTART, JADSTART)

Software starts ADC regular conversions by setting ADSTART = 1.

When ADSTART is set, the conversion starts:
- Immediately: if EXTEN[1:0] = 00 (software trigger)
- At the next active edge of the selected regular hardware trigger: if EXTEN[1:0] is not
equal to 00

Software starts ADC injected conversions by setting JADSTART = 1.

When JADSTART is set, the conversion starts:
- Immediately, if JEXTEN[1:0] = 00 (software trigger)
- At the next active edge of the selected injected hardware trigger: if JEXTEN[1:0] is not
equal to 00

Note: In auto-injection mode (JAUTO = 1), use ADSTART bit to start the regular conversions
followed by the auto-injected conversions (JADSTART must be kept cleared).

ADSTART and JADSTART also provide information on whether any ADC operation is
currently ongoing. It is possible to re-configure the ADC while ADSTART = 0 and
JADSTART = 0 are both true, indicating that the ADC is idle.

ADSTART is cleared by hardware:
- In single mode with software regular trigger (CONT = 0, EXTSEL = 0x0)
  - At any end of regular conversion sequence (EOS assertion) or at any end of
    subgroup processing if DISCEN = 1
- In all cases (CONT=x, EXTSEL=x)
  - After execution of the ADSTP procedure asserted by the software.

Note: In continuous mode (CONT = 1), ADSTART is not cleared by hardware with the assertion of
EOS because the sequence is automatically relaunched.

When a hardware trigger is selected in single mode (CONT = 0 and EXTSEL≠0x00),
ADSTART is not cleared by hardware with the assertion of EOS to help the software which
does not need to reset ADSTART again for the next hardware trigger event. This ensures
that no further hardware triggers are missed.

JADSTART is cleared by hardware:
- In single mode with software injected trigger (JEXTSEL = 0x0)
  - At any end of injected conversion sequence (JEOS assertion) or at any end of
    subgroup processing if JDISCEN = 1
- In all cases (JEXTSEL=x)
  - After execution of the JADSTP procedure asserted by the software.

Note: When the software trigger is selected, ADSTART bit should not be set if the EOC flag is still
high.
21.4.16 ADC timing

The elapsed time between the start of a conversion and the end of conversion is the sum of the configured sampling time plus the successive approximation time depending on data resolution:

\[ T_{CONV} = T_{SMPL} + T_{SAR} = [2.5 \mu\text{min} + 12.5 \mu\text{12bit}] \times T_{ADC\_CLK} \]

\[ T_{CONV} = 83.33 \text{ ns} \mu\text{min} + 416.67 \text{ ns} \mu\text{12bit} = 500.0 \text{ ns} \text{ (for F}_{ADC\_CLK} = 30 \text{ MHz)} \]

**Figure 94. Analog-to-digital conversion time**

1. \( t_{SMPL} \) depends on SMP[2:0].
2. \( t_{SAR} \) depends on RES[2:0].

21.4.17 Stopping an ongoing conversion (ADSTP, JADSTP)

The software can decide to stop regular conversions ongoing by setting ADSTP = 1 and injected conversions ongoing by setting JADSTP = 1.

Stopping conversions resets the ongoing ADC operation. Then the ADC can be reconfigured (ex: changing the channel selection or the trigger) ready for a new operation.

Note that it is possible to stop injected conversions while regular conversions are still operating and vice-versa. This allows, for instance, re-configuration of the injected conversion sequence and triggers while regular conversions are still operating (and vice-versa).

When the ADSTP bit is set by software, any ongoing regular conversion is aborted with partial result discarded (ADC_DR register is not updated with the current conversion).

When the JADSTP bit is set by software, any ongoing injected conversion is aborted with partial result discarded (ADC_JDRy register is not updated with the current conversion).

The scan sequence is also aborted and reset (meaning that relaunching the ADC would restart a new sequence).

Once this procedure is complete, bits ADSTP/ADSTART (in case of regular conversion), or JADSTP/JADSTART (in case of injected conversion) are cleared by hardware and the
software must poll ADSTART (or JADSTART) until the bit is reset before assuming the ADC is completely stopped.

**Note:** In auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (JADSTP must not be used).

**Figure 95. Stopping ongoing regular conversions**

<table>
<thead>
<tr>
<th>ADC state</th>
<th>Trigger</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr>
<td>JADSTART</td>
<td>RDY</td>
<td>Sample Ch(N-1)</td>
</tr>
<tr>
<td>ADSTART</td>
<td>Cleared by HW</td>
<td>Convert Ch(N-1)</td>
</tr>
<tr>
<td>REGULAR CONVERSIONS ongoing</td>
<td>Cleared by HW</td>
<td></td>
</tr>
<tr>
<td>(software is not allowed to configure regular conversions selection and triggers)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADSTP</td>
<td>Set by SW</td>
<td>Cleared by HW</td>
</tr>
<tr>
<td>ADC_DR</td>
<td>Data N-2</td>
<td>Data N-1</td>
</tr>
</tbody>
</table>

**Figure 96. Stopping ongoing regular and injected conversions**

<table>
<thead>
<tr>
<th>ADC state</th>
<th>Regular trigger</th>
<th>Injected trigger</th>
<th>Regular trigger</th>
</tr>
</thead>
<tbody>
<tr>
<td>JADSTART</td>
<td>Set by SW</td>
<td>INJECTED CONVERSIONS ongoing</td>
<td>Cleared by HW</td>
</tr>
<tr>
<td>(software is not allowed to configure injected conversions selection and triggers)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JADSTP</td>
<td>Cleared by HW</td>
<td>Injected trigger</td>
<td>Cleared by HW</td>
</tr>
<tr>
<td>ADC_JDR</td>
<td>DATA M-1</td>
<td>Regular trigger</td>
<td>Cleared by HW</td>
</tr>
<tr>
<td>ADSTART</td>
<td>REGULAR CONVERSIONS ongoing</td>
<td>Set by SW</td>
<td></td>
</tr>
<tr>
<td>(software is not allowed to configure regular conversions selection and triggers)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADSTP</td>
<td>Cleared by HW</td>
<td>DATA N-2</td>
<td>DATA N-1</td>
</tr>
<tr>
<td>ADC_DR</td>
<td>DATA N-2</td>
<td>Cleared by HW</td>
<td>DATA N-1</td>
</tr>
</tbody>
</table>
21.4.18 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)

A conversion or a sequence of conversions can be triggered either by software or by an external event (e.g. timer capture, input pins). If the EXTEN[1:0] control bits (for a regular conversion) or JEXTEN[1:0] bits (for an injected conversion) are different from 00, then external events are able to trigger a conversion with the selected polarity.

When the Injected Queue is enabled (bit JQDIS = 0), injected software triggers are not possible.

The regular trigger selection is effective once software has set bit ADSTART = 1 and the injected trigger selection is effective once software has set bit JADSTART = 1.

Any hardware triggers which occur while a conversion is ongoing are ignored.
- If bit ADSTART = 0, any regular hardware triggers which occur are ignored.
- If bit JADSTART = 0, any injected hardware triggers which occur are ignored.

Table 161 provides the correspondence between the EXTEN[1:0] and JEXTEN[1:0] values and the trigger polarity.

### Table 161. Configuring the trigger polarity for regular external triggers

<table>
<thead>
<tr>
<th>EXTEN[1:0]</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Hardware Trigger detection disabled, software trigger detection enabled</td>
</tr>
<tr>
<td>01</td>
<td>Hardware Trigger with detection on the rising edge</td>
</tr>
<tr>
<td>10</td>
<td>Hardware Trigger with detection on the falling edge</td>
</tr>
<tr>
<td>11</td>
<td>Hardware Trigger with detection on both the rising and falling edges</td>
</tr>
</tbody>
</table>

> Note: The polarity of the regular trigger cannot be changed on-the-fly.

### Table 162. Configuring the trigger polarity for injected external triggers

<table>
<thead>
<tr>
<th>JEXTEN[1:0]</th>
<th>Source</th>
</tr>
</thead>
</table>
| 00          | - If JQDIS = 1 (Queue disabled): Hardware trigger detection disabled, software trigger detection enabled  
            | - If JQDIS = 0 (Queue enabled), Hardware and software trigger detection disabled |
| 01          | Hardware Trigger with detection on the rising edge |
| 10          | Hardware Trigger with detection on the falling edge |
| 11          | Hardware Trigger with detection on both the rising and falling edges |

> Note: The polarity of the injected trigger can be anticipated and changed on-the-fly when the queue is enabled (JQDIS = 0). Refer to Section 21.4.21: Queue of context for injected conversions.

The EXTSEL and JEXTSEL control bits select which out of 32 possible events can trigger conversion for the regular and injected groups.

A regular group conversion can be interrupted by an injected trigger.
**Note:** The regular trigger selection cannot be changed on-the-fly. The injected trigger selection can be anticipated and changed on-the-fly. Refer to Section 21.4.21: Queue of context for injected conversions on page 624.

Each ADC master shares the same input triggers with its ADC slave as described in Figure 97.

**Figure 97. Triggers sharing between ADC master and ADC slave**

Table 163 to Table 166 give all the possible external triggers of the three ADCs for regular and injected conversions.

**Table 163. ADC1/2 - External triggers for regular channels**

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>EXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_ext_trg</td>
<td>tim1 Oc1</td>
<td>Internal signal from on-chip timers</td>
<td>00000</td>
</tr>
<tr>
<td>adc_ext_trg1</td>
<td>tim1 Oc2</td>
<td>Internal signal from on-chip timers</td>
<td>00001</td>
</tr>
<tr>
<td>adc_ext_trg2</td>
<td>tim1 Oc3</td>
<td>Internal signal from on-chip timers</td>
<td>00010</td>
</tr>
<tr>
<td>adc_ext_trg3</td>
<td>tim2 Oc2</td>
<td>Internal signal from on-chip timers</td>
<td>00011</td>
</tr>
<tr>
<td>adc_ext_trg4</td>
<td>tim3 Trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00100</td>
</tr>
<tr>
<td>adc_ext_trg5</td>
<td>tim4 Oc4</td>
<td>Internal signal from on-chip timers</td>
<td>00101</td>
</tr>
<tr>
<td>adc_ext_trg6</td>
<td>EXTI line 11</td>
<td>External pin</td>
<td>00110</td>
</tr>
<tr>
<td>adc_ext_trg7</td>
<td>tim8 Trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00111</td>
</tr>
<tr>
<td>adc_ext_trg8</td>
<td>tim8 Trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01000</td>
</tr>
</tbody>
</table>
### Table 163. ADC1/2 - External triggers for regular channels (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>EXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_ext_trg9</td>
<td>tim1_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01001</td>
</tr>
<tr>
<td>adc_ext_trg10</td>
<td>tim1_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01010</td>
</tr>
<tr>
<td>adc_ext_trg11</td>
<td>tim2_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01011</td>
</tr>
<tr>
<td>adc_ext_trg12</td>
<td>tim4_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01100</td>
</tr>
<tr>
<td>adc_ext_trg13</td>
<td>tim6_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01101</td>
</tr>
<tr>
<td>adc_ext_trg14</td>
<td>tim15_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01110</td>
</tr>
<tr>
<td>adc_ext_trg15</td>
<td>tim3_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>01111</td>
</tr>
<tr>
<td>adc_ext_trg16</td>
<td>tim20_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>10000</td>
</tr>
<tr>
<td>adc_ext_trg17</td>
<td>tim20_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>10001</td>
</tr>
<tr>
<td>adc_ext_trg18</td>
<td>tim20_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>10010</td>
</tr>
<tr>
<td>adc_ext_trg19</td>
<td>tim20_oc2</td>
<td>Internal signal from on-chip timers</td>
<td>10011</td>
</tr>
<tr>
<td>adc_ext_trg20</td>
<td>tim20_oc3</td>
<td>Internal signal from on-chip timers</td>
<td>10100</td>
</tr>
<tr>
<td>adc_ext_trg21</td>
<td>hrtim_adc_trg1</td>
<td>Internal signal from on-chip timers</td>
<td>10101</td>
</tr>
<tr>
<td>adc_ext_trg22</td>
<td>hrtim_adc_trg3</td>
<td>Internal signal from on-chip timers</td>
<td>10110</td>
</tr>
<tr>
<td>adc_ext_trg23</td>
<td>hrtim_adc_trg5</td>
<td>Internal signal from on-chip timers</td>
<td>10111</td>
</tr>
<tr>
<td>adc_ext_trg24</td>
<td>hrtim_adc_trg6</td>
<td>Internal signal from on-chip timers</td>
<td>11000</td>
</tr>
<tr>
<td>adc_ext_trg25</td>
<td>hrtim_adc_trg7</td>
<td>Internal signal from on-chip timers</td>
<td>11001</td>
</tr>
<tr>
<td>adc_ext_trg26</td>
<td>hrtim_adc_trg8</td>
<td>Internal signal from on-chip timers</td>
<td>11010</td>
</tr>
<tr>
<td>adc_ext_trg27</td>
<td>hrtim_adc_trg9</td>
<td>Internal signal from on-chip timers</td>
<td>11011</td>
</tr>
<tr>
<td>adc_ext_trg28</td>
<td>hrtim_adc_trg10</td>
<td>Internal signal from on-chip timers</td>
<td>11100</td>
</tr>
<tr>
<td>adc_ext_trg29</td>
<td>lptim_out</td>
<td>Internal signal from on-chip timers</td>
<td>11101</td>
</tr>
<tr>
<td>adc_ext_trg30</td>
<td>tim7_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>11110</td>
</tr>
<tr>
<td>adc_ext_trg31</td>
<td>reserved</td>
<td>-</td>
<td>11111</td>
</tr>
</tbody>
</table>

### Table 164. ADC1/2 - External trigger for injected channels

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>JEXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_jext_trg0</td>
<td>tim1_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00000</td>
</tr>
<tr>
<td>adc_jext_trg1</td>
<td>tim1_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>00001</td>
</tr>
<tr>
<td>adc_jext_trg2</td>
<td>tim2_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00010</td>
</tr>
<tr>
<td>adc_jext_trg3</td>
<td>tim2_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>00011</td>
</tr>
<tr>
<td>adc_jext_trg4</td>
<td>tim3_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>00100</td>
</tr>
<tr>
<td>adc_jext_trg5</td>
<td>tim4_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00101</td>
</tr>
<tr>
<td>adc_jext_trg6</td>
<td>EXTI line 15</td>
<td>External pin</td>
<td>00110</td>
</tr>
<tr>
<td>adc_jext_trg7</td>
<td>tim8_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>00111</td>
</tr>
<tr>
<td>adc_jext_trg8</td>
<td>tim1_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01000</td>
</tr>
</tbody>
</table>
### Table 164. ADC1/2 - External trigger for injected channels (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>JEXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_jext_trg9</td>
<td>tim8_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01001</td>
</tr>
<tr>
<td>adc_jext_trg10</td>
<td>tim8_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01010</td>
</tr>
<tr>
<td>adc_jext_trg11</td>
<td>tim3_oc3</td>
<td>Internal signal from on-chip timers</td>
<td>01011</td>
</tr>
<tr>
<td>adc_jext_trg12</td>
<td>tim3_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01100</td>
</tr>
<tr>
<td>adc_jext_trg13</td>
<td>tim3_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>01101</td>
</tr>
<tr>
<td>adc_jext_trg14</td>
<td>tim6_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01110</td>
</tr>
<tr>
<td>adc_jext_trg15</td>
<td>tim15_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01111</td>
</tr>
<tr>
<td>adc_jext_trg16</td>
<td>tim20_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>10000</td>
</tr>
<tr>
<td>adc_jext_trg17</td>
<td>tim20_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>10001</td>
</tr>
<tr>
<td>adc_jext_trg18</td>
<td>tim20_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>10010</td>
</tr>
<tr>
<td>adc_jext_trg19</td>
<td>hrtim_adc_trg2</td>
<td>Internal signal from on-chip timers</td>
<td>10011</td>
</tr>
<tr>
<td>adc_jext_trg20</td>
<td>hrtim_adc_trg4</td>
<td>Internal signal from on-chip timers</td>
<td>10100</td>
</tr>
<tr>
<td>adc_jext_trg21</td>
<td>hrtim_adc_trg5</td>
<td>Internal signal from on-chip timers</td>
<td>10101</td>
</tr>
<tr>
<td>adc_jext_trg22</td>
<td>hrtim_adc_trg6</td>
<td>Internal signal from on-chip timers</td>
<td>10110</td>
</tr>
<tr>
<td>adc_jext_trg23</td>
<td>hrtim_adc_trg7</td>
<td>Internal signal from on-chip timers</td>
<td>10111</td>
</tr>
<tr>
<td>adc_jext_trg24</td>
<td>hrtim_adc_trg8</td>
<td>Internal signal from on-chip timers</td>
<td>11000</td>
</tr>
<tr>
<td>adc_jext_trg25</td>
<td>hrtim_adc_trg9</td>
<td>Internal signal from on-chip timers</td>
<td>11001</td>
</tr>
<tr>
<td>adc_jext_trg26</td>
<td>hrtim_adc_trg10</td>
<td>Internal signal from on-chip timers</td>
<td>11010</td>
</tr>
<tr>
<td>adc_jext_trg27</td>
<td>tim16_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>11011</td>
</tr>
<tr>
<td>adc_jext_trg28</td>
<td>reserved</td>
<td>-</td>
<td>11100</td>
</tr>
<tr>
<td>adc_jext_trg29</td>
<td>lptim_out</td>
<td>Internal signal from on-chip timers</td>
<td>11101</td>
</tr>
<tr>
<td>adc_jext_trg30</td>
<td>tim7_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>11110</td>
</tr>
<tr>
<td>adc_jext_trg31</td>
<td>reserved</td>
<td>-</td>
<td>11111</td>
</tr>
</tbody>
</table>

### Table 165. ADC3/4/5 - External triggers for regular channels

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>EXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_ext_trg0</td>
<td>tim3_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>00000</td>
</tr>
<tr>
<td>adc_ext_trg1</td>
<td>tim2_oc3</td>
<td>Internal signal from on-chip timers</td>
<td>00001</td>
</tr>
<tr>
<td>adc_ext_trg2</td>
<td>tim1_oc3</td>
<td>Internal signal from on-chip timers</td>
<td>00010</td>
</tr>
<tr>
<td>adc_ext_trg3</td>
<td>tim8_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>00011</td>
</tr>
<tr>
<td>adc_ext_trg4</td>
<td>tim3_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00100</td>
</tr>
<tr>
<td>adc_ext_trg5</td>
<td>EXTI line 2</td>
<td>External pin</td>
<td>00101</td>
</tr>
<tr>
<td>adc_ext_trg6</td>
<td>tim4_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>00110</td>
</tr>
<tr>
<td>adc_ext_trg7</td>
<td>tim8_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00111</td>
</tr>
</tbody>
</table>
### Table 165. ADC3/4/5 - External triggers for regular channels (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>EXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_ext_trg8</td>
<td>tim8_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01000</td>
</tr>
<tr>
<td>adc_ext_trg9</td>
<td>tim1_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01001</td>
</tr>
<tr>
<td>adc_ext_trg10</td>
<td>tim1_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01010</td>
</tr>
<tr>
<td>adc_ext_trg11</td>
<td>tim2_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01011</td>
</tr>
<tr>
<td>adc_ext_trg12</td>
<td>tim4_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01100</td>
</tr>
<tr>
<td>adc_ext_trg13</td>
<td>tim6_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01101</td>
</tr>
<tr>
<td>adc_ext_trg14</td>
<td>tim15_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01110</td>
</tr>
<tr>
<td>adc_ext_trg15</td>
<td>tim2_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>01111</td>
</tr>
<tr>
<td>adc_ext_trg16</td>
<td>tim20_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>10000</td>
</tr>
<tr>
<td>adc_ext_trg17</td>
<td>tim20_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>10001</td>
</tr>
<tr>
<td>adc_ext_trg18</td>
<td>tim20_oc1</td>
<td>Internal signal from on-chip timers</td>
<td>10010</td>
</tr>
<tr>
<td>adc_ext_trg19</td>
<td>hrtim_adc_trg2</td>
<td>Internal signal from on-chip timers</td>
<td>10011</td>
</tr>
<tr>
<td>adc_ext_trg20</td>
<td>hrtim_adc_trg4</td>
<td>Internal signal from on-chip timers</td>
<td>10100</td>
</tr>
<tr>
<td>adc_ext_trg21</td>
<td>hrtim_adc_trg1</td>
<td>Internal signal from on-chip timers</td>
<td>10101</td>
</tr>
<tr>
<td>adc_ext_trg22</td>
<td>hrtim_adc_trg3</td>
<td>Internal signal from on-chip timers</td>
<td>10110</td>
</tr>
<tr>
<td>adc_ext_trg23</td>
<td>hrtim_adc_trg5</td>
<td>Internal signal from on-chip timers</td>
<td>10111</td>
</tr>
<tr>
<td>adc_ext_trg24</td>
<td>hrtim_adc_trg6</td>
<td>Internal signal from on-chip timers</td>
<td>11000</td>
</tr>
<tr>
<td>adc_ext_trg25</td>
<td>hrtim_adc_trg7</td>
<td>Internal signal from on-chip timers</td>
<td>11001</td>
</tr>
<tr>
<td>adc_ext_trg26</td>
<td>hrtim_adc_trg8</td>
<td>Internal signal from on-chip timers</td>
<td>11010</td>
</tr>
<tr>
<td>adc_ext_trg27</td>
<td>hrtim_adc_trg9</td>
<td>Internal signal from on-chip timers</td>
<td>11011</td>
</tr>
<tr>
<td>adc_ext_trg28</td>
<td>hrtim_adc_trg10</td>
<td>Internal signal from on-chip timers</td>
<td>11100</td>
</tr>
<tr>
<td>adc_ext_trg29</td>
<td>lptim_out</td>
<td>Internal signal from on-chip timers</td>
<td>11101</td>
</tr>
<tr>
<td>adc_ext_trg30</td>
<td>tim7_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>11110</td>
</tr>
<tr>
<td>adc_ext_trg31</td>
<td>reserved</td>
<td>Internal signal from on-chip timers</td>
<td>11111</td>
</tr>
</tbody>
</table>

### Table 166. ADC3/4/5 - External triggers for injected channels

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>JEXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_jext_trg0</td>
<td>tim1_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00000</td>
</tr>
<tr>
<td>adc_jext_trg1</td>
<td>tim1_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>00001</td>
</tr>
<tr>
<td>adc_jext_trg2</td>
<td>tim2_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00010</td>
</tr>
<tr>
<td>adc_jext_trg3</td>
<td>tim8_oc2</td>
<td>Internal signal from on-chip timers</td>
<td>00011</td>
</tr>
<tr>
<td>adc_jext_trg4</td>
<td>tim4_oc3</td>
<td>Internal signal from on-chip timers</td>
<td>00100</td>
</tr>
<tr>
<td>adc_jext_trg5</td>
<td>tim4_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>00101</td>
</tr>
<tr>
<td>adc_jext_trg6</td>
<td>tim4_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>00110</td>
</tr>
<tr>
<td>adc_jext_trg7</td>
<td>tim8_oc4</td>
<td>Internal signal from on-chip timers</td>
<td>00111</td>
</tr>
</tbody>
</table>
### Table 166. ADC3/4/5 - External triggers for injected channels (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Source</th>
<th>Type</th>
<th>JEXTSEL[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>adc_jext_trg8</td>
<td>tim1_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01000</td>
</tr>
<tr>
<td>adc_jext_trg9</td>
<td>tim8_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01001</td>
</tr>
<tr>
<td>adc_jext_trg10</td>
<td>tim8_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>01010</td>
</tr>
<tr>
<td>adc_jext_trg11</td>
<td>tim1_oc3</td>
<td>Internal signal from on-chip timers</td>
<td>01011</td>
</tr>
<tr>
<td>adc_jext_trg12</td>
<td>tim3_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01100</td>
</tr>
<tr>
<td>adc_jext_trg13</td>
<td>EXTI line 3</td>
<td>External pin</td>
<td>01101</td>
</tr>
<tr>
<td>adc_jext_trg14</td>
<td>tim6_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01110</td>
</tr>
<tr>
<td>adc_jext_trg15</td>
<td>tim15_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>01111</td>
</tr>
<tr>
<td>adc_jext_trg16</td>
<td>tim20_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>10000</td>
</tr>
<tr>
<td>adc_jext_trg17</td>
<td>tim20_trgo2</td>
<td>Internal signal from on-chip timers</td>
<td>10001</td>
</tr>
<tr>
<td>adc_jext_trg18</td>
<td>tim20_oc2</td>
<td>Internal signal from on-chip timers</td>
<td>10010</td>
</tr>
<tr>
<td>adc_jext_trg19</td>
<td>hrtim_adc_trg2</td>
<td>Internal signal from on-chip timers</td>
<td>10011</td>
</tr>
<tr>
<td>adc_jext_trg20</td>
<td>hrtim_adc_trg4</td>
<td>Internal signal from on-chip timers</td>
<td>10100</td>
</tr>
<tr>
<td>adc_jext_trg21</td>
<td>hrtim_adc_trg5</td>
<td>Internal signal from on-chip timers</td>
<td>10101</td>
</tr>
<tr>
<td>adc_jext_trg22</td>
<td>hrtim_adc_trg6</td>
<td>Internal signal from on-chip timers</td>
<td>10110</td>
</tr>
<tr>
<td>adc_jext_trg23</td>
<td>hrtim_adc_trg7</td>
<td>Internal signal from on-chip timers</td>
<td>10111</td>
</tr>
<tr>
<td>adc_jext_trg24</td>
<td>hrtim_adc_trg8</td>
<td>Internal signal from on-chip timers</td>
<td>11000</td>
</tr>
<tr>
<td>adc_jext_trg25</td>
<td>hrtim_adc_trg9</td>
<td>Internal signal from on-chip timers</td>
<td>11001</td>
</tr>
<tr>
<td>adc_jext_trg26</td>
<td>hrtim_adc_trg10</td>
<td>Internal signal from on-chip timers</td>
<td>11010</td>
</tr>
<tr>
<td>adc_jext_trg27</td>
<td>hrtim_adc_trg1</td>
<td>Internal signal from on-chip timers</td>
<td>11011</td>
</tr>
<tr>
<td>adc_jext_trg28</td>
<td>hrtim_adc_trg3</td>
<td>Internal signal from on-chip timers</td>
<td>11100</td>
</tr>
<tr>
<td>adc_jext_trg29</td>
<td>lptim_out</td>
<td>Internal signal from on-chip timers</td>
<td>11101</td>
</tr>
<tr>
<td>adc_jext_trg30</td>
<td>tim7_trgo</td>
<td>Internal signal from on-chip timers</td>
<td>11110</td>
</tr>
<tr>
<td>adc_jext_trg31</td>
<td>reserved</td>
<td>-</td>
<td>11111</td>
</tr>
</tbody>
</table>

### 21.4.19 Injected channel management

#### Triggered injection mode

To use triggered injection, the JAUTO bit in the ADC\_CFGR register must be cleared.

1. Start the conversion of a group of regular channels either by an external trigger or by setting the ADSTART bit in the ADC\_CR register.
2. If an external injected trigger occurs, or if the JADSTART bit in the ADC\_CR register is set during the conversion of a regular group of channels, the current conversion is
reset and the injected channel sequence switches are launched (all the injected channels are converted once).

3. Then, the regular conversion of the regular group of channels is resumed from the last interrupted regular conversion.

4. If a regular event occurs during an injected conversion, the injected conversion is not interrupted but the regular sequence is executed at the end of the injected sequence. Figure 98 shows the corresponding timing diagram.

Note: When using triggered injection, one must ensure that the interval between trigger events is longer than the injection sequence. For instance, if the sequence length is 30 ADC clock cycles (that is two conversions with a sampling time of 2.5 clock periods), the minimum interval between triggers must be 31 ADC clock cycles.

Auto-injection mode

If the JAUTO bit in the ADC_CFGR register is set, then the channels in the injected group are automatically converted after the regular group of channels. This can be used to convert a sequence of up to 20 conversions programmed in the ADC_SQRy and ADC_JSQR registers.

In this mode, the ADSTART bit in the ADC_CR register must be set to start regular conversions, followed by injected conversions (JADSTART must be kept cleared). Setting the ADSTP bit aborts both regular and injected conversions (JADSTP bit must not be used).

In this mode, external trigger on injected channels must be disabled.

If the CONT bit is also set in addition to the JAUTO bit, regular channels followed by injected channels are continuously converted.

Note: It is not possible to use both the auto-injected and discontinuous modes simultaneously.

When the DMA is used for exporting regular sequencer’s data in JAUTO mode, it is necessary to program it in circular mode (CIRC bit set in DMA_CCRx register). If the CIRC bit is reset (single-shot mode), the JAUTO sequence is stopped upon DMA Transfer Complete event.
21.4.20 Discontinuous mode (DISCEN, DISCNUM, JDISCEN)

Regular group mode

This mode is enabled by setting the DISCEN bit in the ADC_CFGR register.

It is used to convert a short sequence (subgroup) of n conversions (\( n \leq 8 \)) that is part of the sequence of conversions selected in the ADC_SQRy registers. The value of n is specified by writing to the DISCNUM[2:0] bits in the ADC_CFGR register.

When an external trigger occurs, it starts the next n conversions selected in the ADC_SQRy registers until all the conversions in the sequence are done. The total sequence length is defined by the L[3:0] bits in the ADC_SQR1 register.

Example:

- **DISCEN = 1, n = 3**, channels to be converted = 1, 2, 3, 6, 7, 8, 9, 10, 11
  - first trigger: channels converted are 1, 2, 3 (an EOC event is generated at each conversion).
  - second trigger: channels converted are 6, 7, 8 (an EOC event is generated at each conversion).
  - third trigger: channels converted are 9, 10, 11 (an EOC event is generated at each conversion) and an EOS event is generated after the conversion of channel 11.
  - fourth trigger: channels converted are 1, 2, 3 (an EOC event is generated at each conversion).
  - ...

- **DISCEN = 0**, channels to be converted = 1, 2, 3, 6, 7, 8, 9, 10, 11
  - first trigger: the complete sequence is converted: channel 1, then 2, 3, 6, 7, 8, 9, 10 and 11. Each conversion generates an EOC event and the last one also generates an EOS event.
  - All the next trigger events relaunch the complete sequence.
Analog-to-digital converters (ADC) RM0440

624/2138 RM0440 Rev 8

Note: The channel numbers referred to in the above example might not be available on all microcontrollers.

When a regular group is converted in discontinuous mode, no rollover occurs (the last subgroup of the sequence can have less than n conversions).

When all subgroups are converted, the next trigger starts the conversion of the first subgroup. In the example above, the fourth trigger reconverts the channels 1, 2 and 3 in the first subgroup.

It is not possible to have both discontinuous mode and continuous mode enabled. In this case (if DISCEN = 1, CONT = 1), the ADC behaves as if continuous mode was disabled.

Injected group mode

This mode is enabled by setting the JDISCEN bit in the ADC_CFGR register. It converts the sequence selected in the ADC_JSQR register, channel by channel, after an external injected trigger event. This is equivalent to discontinuous mode for regular channels where ‘n’ is fixed to 1.

When an external trigger occurs, it starts the next channel conversions selected in the ADC_JSQR registers until all the conversions in the sequence are done. The total sequence length is defined by the JL[1:0] bits in the ADC_JSQR register.

Example:
- JDISCEN = 1, channels to be converted = 1, 2, 3
  - first trigger: channel 1 converted (a JEOC event is generated)
  - second trigger: channel 2 converted (a JEOC event is generated)
  - third trigger: channel 3 converted and a JEOC event + a JEOS event are generated
  - ...

Note: The channel numbers referred to in the above example might not be available on all microcontrollers.

When all injected channels have been converted, the next trigger starts the conversion of the first injected channel. In the example above, the fourth trigger reconverts the first injected channel 1.

It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.

21.4.21 Queue of context for injected conversions

A queue of context is implemented to anticipate up to 2 contexts for the next injected sequence of conversions. JQDIS bit of ADC_CFGR register must be reset to enable this feature. Only hardware-triggered conversions are possible when the context queue is enabled.

This context consists of:
- Configuration of the injected triggers (bits JEXTEN[1:0] and JEXTSEL bits in ADC_JSQR register)
- Definition of the injected sequence (bits JSQx[4:0] and JL[1:0] in ADC_JSQR register)
All the parameters of the context are defined into a single register ADC_JSQR and this register implements a queue of 2 buffers, allowing the bufferization of up to 2 sets of parameters:

- The JSQR register can be written at any moment even when injected conversions are ongoing.
- Each data written into the JSQR register is stored into the Queue of context.
- At the beginning, the Queue is empty and the first write access into the JSQR register immediately changes the context and the ADC is ready to receive injected triggers.
- Once an injected sequence is complete, the Queue is consumed and the context changes according to the next JSQR parameters stored in the Queue. This new context is applied for the next injected sequence of conversions.
- A Queue overflow occurs when writing into register JSQR while the Queue is full. This overflow is signaled by the assertion of the flag JQOVF. When an overflow occurs, the write access of JSQR register which has created the overflow is ignored and the queue of context is unchanged. An interrupt can be generated if bit JQOVFIE is set.
- Two possible behaviors are possible when the Queue becomes empty, depending on the value of the control bit JQM of register ADC_CFRG:
  - If JQM = 0, the Queue is empty just after enabling the ADC, but then it can never be empty during run operations: the Queue always maintains the last active context and any further valid start of injected sequence is served according to the last active context.
  - If JQM = 1, the Queue can be empty after the end of an injected sequence or if the Queue is flushed. When this occurs, there is no more context in the queue and hardware triggers are disabled. Therefore, any further hardware injected triggers are ignored until the software re-writes a new injected context into JSQR register.
- Reading JSQR register returns the current JSQR context which is active at that moment. When the JSQR context is empty, JSQR is read as 0x0000.
- The Queue is flushed when stopping injected conversions by setting JADSTP = 1 or when disabling the ADC by setting ADDIS = 1:
  - If JQM = 0, the Queue is maintained with the last active context.
  - If JQM = 1, the Queue becomes empty and triggers are ignored.

Note: When configured in discontinuous mode (bit JDISCEN = 1), only the last trigger of the injected sequence changes the context and consumes the Queue. The first trigger only consumes the queue but others are still valid triggers as shown by the discontinuous mode example below (length = 3 for both contexts):

- 1\textsuperscript{st} trigger, discontinuous. Sequence 1: context 1 consumed, 1\textsuperscript{st} conversion carried out
- 2\textsuperscript{nd} trigger, discontinuous. Sequence 1: 2\textsuperscript{nd} conversion.
- 3\textsuperscript{rd} trigger, discontinuous. Sequence 1: 3\textsuperscript{rd} conversion.
- 4\textsuperscript{th} trigger, discontinuous. Sequence 2: context 2 consumed, 1\textsuperscript{st} conversion carried out.
- 5\textsuperscript{th} trigger, discontinuous. Sequence 2: 2\textsuperscript{nd} conversion.
- 6\textsuperscript{th} trigger, discontinuous. Sequence 2: 3\textsuperscript{rd} conversion.
Behavior when changing the trigger or sequence context

The Figure 99 and Figure 100 show the behavior of the context Queue when changing the sequence or the triggers.

**Figure 99. Example of JSQR queue of context (sequence change)**

1. Parameters:
   - P1: sequence of 3 conversions, hardware trigger 1
   - P2: sequence of 1 conversion, hardware trigger 1
   - P3: sequence of 4 conversions, hardware trigger 1

**Figure 100. Example of JSQR queue of context (trigger change)**

1. Parameters:
   - P1: sequence of 2 conversions, hardware trigger 1
   - P2: sequence of 1 conversion, hardware trigger 2
   - P3: sequence of 4 conversions, hardware trigger 1
Queue of context: Behavior when a queue overflow occurs

The Figure 101 and Figure 102 show the behavior of the context Queue if an overflow occurs before or during a conversion.

Figure 101. Example of JSQR queue of context with overflow before conversion

1. Parameters:
P1: sequence of 2 conversions, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 2
P3: sequence of 3 conversions, hardware trigger 1
P4: sequence of 4 conversions, hardware trigger 1

Figure 102. Example of JSQR queue of context with overflow during conversion

1. Parameters:
P1: sequence of 2 conversions, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 2
P3: sequence of 3 conversions, hardware trigger 1
P4: sequence of 4 conversions, hardware trigger 1
It is recommended to manage the queue overflows as described below:

- After each P context write into JSQR register, flag JQOVF shows if the write has been ignored or not (an interrupt can be generated).
- Avoid Queue overflows by writing the third context (P3) only once the flag JEOS of the previous context P2 has been set. This ensures that the previous context has been consumed and that the queue is not full.

**Queue of context: Behavior when the queue becomes empty**

*Figure 103* and *Figure 104* show the behavior of the context Queue when the Queue becomes empty in both cases JQM = 0 or 1.

**Figure 103. Example of JSQR queue of context with empty queue (case JQM = 0)**

1. Parameters:
   
   - P1: sequence of 1 conversion, hardware trigger 1
   - P2: sequence of 1 conversion, hardware trigger 1
   - P3: sequence of 1 conversion, hardware trigger 1

**Note:** When writing P3, the context changes immediately. However, because of internal resynchronization, there is a latency and if a trigger occurs just after or before writing P3, it can happen that the conversion is launched considering the context P2. To avoid this situation, the user must ensure that there is no ADC trigger happening when writing a new context that applies immediately.
Figure 104. Example of JSQR queue of context with empty queue (case JQM = 1)

Flushing the queue of context

The figures below show the behavior of the context Queue in various situations when the queue is flushed.

Figure 105. Flushing JSQR queue of context by setting JADSTP = 1 (JQM = 0)
Case when JADSTP occurs during an ongoing conversion

1. Parameters:
P1: sequence of 1 conversion, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 1
P3: sequence of 1 conversion, hardware trigger 1
Figure 106. Flushing JSQR queue of context by setting JADSTP = 1 (JQM = 0)
Case when JADSTP occurs during an ongoing conversion and a new trigger occurs.

1. Parameters:
P1: sequence of 1 conversion, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 1
P3: sequence of 1 conversion, hardware trigger 1

Figure 107. Flushing JSQR queue of context by setting JADSTP = 1 (JQM = 0)
Case when JADSTP occurs outside an ongoing conversion

1. Parameters:
P1: sequence of 1 conversion, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 1
P3: sequence of 1 conversion, hardware trigger 1
Figure 108. Flushing JSQR queue of context by setting JADSTP = 1 (JQM = 1)

1. Parameters:
P1: sequence of 1 conversion, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 1
P3: sequence of 1 conversion, hardware trigger 1

Figure 109. Flushing JSQR queue of context by setting ADDIS = 1 (JQM = 0)

1. Parameters:
P1: sequence of 1 conversion, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 1
P3: sequence of 1 conversion, hardware trigger 1
1. Parameters:
   P1: sequence of 1 conversion, hardware trigger 1
   P2: sequence of 1 conversion, hardware trigger 1
   P3: sequence of 1 conversion, hardware trigger 1

Queue of context: Starting the ADC with an empty queue

The following procedure must be followed to start ADC operation with an empty queue, in case the first context is not known at the time the ADC is initialized. This procedure is only applicable when JQM bit is reset:

5. Write a dummy JSQR with JEXTEN[1:0] not equal to 00 (otherwise triggering a software conversion).
6. Set JADSTART.
7. Set JADSTP.
8. Wait until JADSTART is reset.
9. Set JADSTART.

Disabling the queue

It is possible to disable the queue by setting bit JQDIS = 1 into the ADC_CFGR register.

21.4.22 Programmable resolution (RES) - Fast conversion mode

It is possible to perform faster conversion by reducing the ADC resolution.

The resolution can be configured to be either 12, 10, 8, or 6 bits by programming the control bits RES[1:0]. Figure 115, Figure 116, Figure 117 and Figure 118 show the conversion result format with respect to the resolution as well as to the data alignment.

Lower resolution allows faster conversion time for applications where high-data precision is not required. It reduces the conversion time spent by the successive approximation steps according to Table 167.
21.4.23 End of conversion, end of sampling phase (EOC, JEOC, EOSMP)

The ADC notifies the application for each end of regular conversion (EOC) event and each injected conversion (JEOC) event.

The ADC sets the EOC flag as soon as a new regular conversion data is available in the ADC_DR register. An interrupt can be generated if bit EOCIE is set. EOC flag is cleared by the software either by writing 1 to it or by reading ADC_DR.

The ADC sets the JEOC flag as soon as a new injected conversion data is available in one of the ADC_JDRy register. An interrupt can be generated if bit JEOCIE is set. JEOC flag is cleared by the software either by writing 1 to it or by reading the corresponding ADC_JDRy register.

The ADC also notifies the end of Sampling phase by setting the status bit EOSMP (for regular conversions only). EOSMP flag is cleared by software by writing 1 to it. An interrupt can be generated if bit EOSMPIE is set.

21.4.24 End of conversion sequence (EOS, JEOS)

The ADC notifies the application for each end of regular sequence (EOS) and for each end of injected sequence (JEOS) event.

The ADC sets the EOS flag as soon as the last data of the regular conversion sequence is available in the ADC_DR register. An interrupt can be generated if bit EOSIE is set. EOS flag is cleared by the software either by writing 1 to it.

The ADC sets the JEOS flag as soon as the last data of the injected conversion sequence is complete. An interrupt can be generated if bit JEOSIE is set. JEOS flag is cleared by the software either by writing 1 to it.

<table>
<thead>
<tr>
<th>RES (bits)</th>
<th>$T_{SAR}$ (ADC clock cycles)</th>
<th>$T_{SAR}$ (ns) at $F_{ADC} = 30$ MHz</th>
<th>$T_{CONV}$ (ADC clock cycles) (with Sampling Time= 2.5 ADC clock cycles)</th>
<th>$T_{CONV}$ (ns) at $F_{ADC} = 30$ MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>12.5 ADC clock cycles</td>
<td>416.67 ns</td>
<td>15 ADC clock cycles</td>
<td>500.0 ns</td>
</tr>
<tr>
<td>10</td>
<td>10.5 ADC clock cycles</td>
<td>350.0 ns</td>
<td>13 ADC clock cycles</td>
<td>433.33 ns</td>
</tr>
<tr>
<td>8</td>
<td>8.5 ADC clock cycles</td>
<td>203.33 ns</td>
<td>11 ADC clock cycles</td>
<td>366.67 ns</td>
</tr>
<tr>
<td>6</td>
<td>6.5 ADC clock cycles</td>
<td>216.67 ns</td>
<td>9 ADC clock cycles</td>
<td>300.0 ns</td>
</tr>
</tbody>
</table>
21.4.25 Timing diagrams example (single/continuous modes, hardware/software triggers)

**Figure 111. Single conversions of a sequence, software trigger**

<table>
<thead>
<tr>
<th>ADSTART&lt;sup&gt;(1)&lt;/sup&gt;</th>
<th>EOC</th>
<th>EOS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ADC state</strong>&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>RDY</td>
<td>CH1</td>
</tr>
<tr>
<td>ADC_DR</td>
<td>D1</td>
<td>D9</td>
</tr>
</tbody>
</table>

1. EXTEN[1:0] = 00, CONT = 0
2. Channels selected = 1, 9, 10, 17; AUTDLY = 0.

**Figure 112. Continuous conversion of a sequence, software trigger**

<table>
<thead>
<tr>
<th>ADCSTART&lt;sup&gt;(1)&lt;/sup&gt;</th>
<th>EOC</th>
<th>EOS</th>
<th>ADSTP</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ADC state</strong>&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>READY</td>
<td>CH1</td>
<td>CH9</td>
</tr>
<tr>
<td>ADC_DR</td>
<td>D1</td>
<td>D9</td>
<td>D10</td>
</tr>
</tbody>
</table>

1. EXTEN[1:0] = 00, CONT = 1
2. Channels selected = 1, 9, 10, 17; AUTDLY = 0.
### Figure 113. Single conversions of a sequence, hardware trigger

1. TRGx (over-frequency) is selected as trigger source, EXTEN[1:0] = 01, CONT = 0
2. Channels selected = 1, 2, 3, 4; AUTDLY = 0.

![Diagram](MS31019V2)

### Figure 114. Continuous conversions of a sequence, hardware trigger

1. TRGx is selected as trigger source, EXTEN[1:0] = 10, CONT = 1
2. Channels selected = 1, 2, 3, 4; AUTDLY = 0.

![Diagram](MS31014V2)
21.4.26 Data management

Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN)

Data and alignment

At the end of each regular conversion channel (when EOC event occurs), the result of the converted data is stored into the ADC_DR data register which is 16 bits wide.

At the end of each injected conversion channel (when JEOC event occurs), the result of the converted data is stored into the corresponding ADC_JDRy data register which is 16 bits wide.

The ALIGN bit in the ADC_CFGR register selects the alignment of the data stored after conversion. Data can be right- or left-aligned as shown in Figure 115, Figure 116, Figure 117 and Figure 118.

Special case: when left-aligned, the data are aligned on a half-word basis except when the resolution is set to 6-bit. In that case, the data are aligned on a byte basis as shown in Figure 117 and Figure 118.

Note: Left-alignment is not supported in oversampling mode. When ROVSE and/or JOVSE bit is set, the ALIGN bit value is ignored and the ADC only provides right-aligned data.

Offset

An offset y (y = 1,2,3,4) can be applied to a channel by setting the bit OFFSETy_EN = 1 into ADC_OFRy register. The channel to which the offset is applied is programmed into the bits OFFSETy_CH[4:0] of ADC_OFRy register. In this case, the converted value is decreased by the user-defined offset written in the bits OFFSETy[11:0]. The result may be a negative value so the read data is signed and the SEXT bit represents the extended sign value.

Note: Offset correction is not supported in oversampling mode. When ROVSE and/or JOVSE bit is set, the value of the OFFSETy_EN bit in ADC_OFRy register is ignored (considered as reset).

Table 168 describes how the comparison is performed for all the possible resolutions for analog watchdog 1.

<table>
<thead>
<tr>
<th>Resolution (bits RES[1:0])</th>
<th>Subtraction between raw converted data and offset</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Raw converted Data, left aligned</td>
<td>Offset</td>
<td>Evicted data</td>
<td>Signed 12-bit data</td>
</tr>
<tr>
<td>01: 10-bit</td>
<td>DATA[11:2],00</td>
<td>OFFSET[11:0]</td>
<td>Signed 10-bit data</td>
</tr>
</tbody>
</table>

The user must configure OFFSET[1:0] to 00.
When reading data from ADC_DR (regular channel) or from ADC_JDRy (injected channel, y = 1,2,3,4) corresponding to the channel “i”:

- If one of the offsets is enabled (bit OFFSETy_EN = 1) for the corresponding channel, the read data is signed.
- If none of the four offsets is enabled for this channel, the read data is not signed.

*Figure 115, Figure 116, Figure 117 and Figure 118* show alignments for signed and unsigned data.

### Figure 115. Right alignment (offset disabled, unsigned value)

<table>
<thead>
<tr>
<th>Resolution (bits RES[1:0])</th>
<th>Subtraction between raw converted data and offset</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>10: 8-bit</td>
<td>DATA[11:4],00 OFFSET[11:0]</td>
<td>Signed 8-bit data</td>
<td>The user must configure OFFSET[3:0] to 0000</td>
</tr>
</tbody>
</table>

**Table 168. Offset computation versus data resolution (continued)**

<table>
<thead>
<tr>
<th>Resolution (bits RES[1:0])</th>
<th>Subtraction between raw converted data and offset</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>12-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
<tr>
<td>10-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
<tr>
<td>8-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
<tr>
<td>6-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
</tbody>
</table>

**Table 168. Offset computation versus data resolution (continued)**

<table>
<thead>
<tr>
<th>Resolution (bits RES[1:0])</th>
<th>Subtraction between raw converted data and offset</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>12-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
<tr>
<td>10-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
<tr>
<td>8-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
<tr>
<td>6-bit</td>
<td>DATA[11:6],00 OFFSET[11:0]</td>
<td>Signed 6-bit data</td>
<td>The user must configure OFFSET[5:0] to 000000</td>
</tr>
</tbody>
</table>
**Figure 116. Right alignment (offset enabled, signed value)**

<table>
<thead>
<tr>
<th>12-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEXT SEXT SEXT SEXT D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>10-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEXT SEXT SEXT SEXT SEXT D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>8-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT D7 D6 D5 D4 D3 D2 D1 D0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>6-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT SEXT D5 D4 D3 D2 D1 D0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 117. Left alignment (offset disabled, unsigned value)**

<table>
<thead>
<tr>
<th>12-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>10-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 0 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>8-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>6-bit data</th>
<th>bit15</th>
<th>bit7</th>
<th>bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 0 0 D5 D4 D3 D2 D1 D0 0 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Gain compensation

When GCOMP bit is set in ADC_CFGR2 register, the gain compensation is activated on all the converted data. After each conversion, data is calculated with the following formula.

\[
\text{DATA} = \text{DATA(adc result)} \times \left(\frac{\text{GCOMPCOEFF}}{4096}\right)
\]

As GCOMPCOEFF can be programmed from 0 to 16383, the actual gain compensation factor can range from 0 to 3.999756.

Before storing the resulting data in RDATA or JDATAx registers, the LSB−1 value is evaluated to round up the data and minimize the error.

The gain compensation is also effective for the oversampling. When the gain compensation is used for the oversampling mode, the gain calculation is performed after the accumulation and right-shift operations to minimize the power consumption (the gain calculation is done only once instead of at each conversion).

Offset compensation

When SATEN bit is set in ADC_OFRy register during offset operation, data are unsigned. All the offset data saturate at 0x000 (in 12-bit mode). When OFFSETPOS bit is set, the offset direction is positive and the data saturate at 0xFFF (in 12-bit mode). In 8-bit mode, data saturate at 0x00 and 0xFF, respectively.

The analog watchdog comparison is performed on unsigned values, after offset and gain compensation. For correct watchdog operation, the data after offset compensation must be in unsigned format (SATEN bit set in ADC_OFRy register).
ADC overrun (OVR, OVRMOD)

The overrun flag (OSR) notifies of that a buffer overrun event occurred when the regular converted data has not been read (by the CPU or the DMA) before new converted data became available.

The OVR flag is set if the EOC flag is still 1 at the time when a new conversion completes. An interrupt can be generated if bit OVRIE = 1.

When an overrun condition occurs, the ADC is still operating and can continue converting unless the software decides to stop and reset the sequence by setting bit ADSTP = 1.

OVR flag is cleared by software by writing 1 to it.

It is possible to configure if data is preserved or overwritten when an overrun event occurs by programming the control bit OVRMOD:

- OVRMOD = 0: The overrun event preserves the data register from being overrun: the old data is maintained and the new conversion is discarded and lost. If OVR remains at 1, any further conversions occur but the result data is also discarded.
- OVRMOD = 1: The data register is overwritten with the last conversion result and the previous unread data is lost. If OVR remains at 1, any further conversions operate normally and the ADC_DR register always contains the latest converted data.

Note: There is no overrun detection on the injected channels since there is a dedicated data register for each of the four injected channels.

Managing a sequence of conversions without using the DMA

If the conversions are slow enough, the conversion sequence can be handled by the software. In this case the software must use the EOC flag and its associated interrupt to handle each data. Each time a conversion is complete, EOC is set and the ADC_DR register can be read. OVRMOD should be configured to 0 to manage overrun events as an error.
Managing conversions without using the DMA and without overrun

It may be useful to let the ADC convert one or more channels without reading the data each time (if there is an analog watchdog for instance). In this case, the OVRMOD bit must be configured to 1 and OVR flag should be ignored by the software. An overrun event does not prevent the ADC from continuing to convert and the ADC_DR register always contains the latest conversion.

Managing conversions using the DMA

Since converted channel values are stored into a unique data register, it is useful to use DMA for conversion of more than one channel. This avoids the loss of the data already stored in the ADC_DR register.

When the DMA mode is enabled (DMAEN bit set in the ADC_CFGR register in single ADC mode or MDMA different from 00 in dual ADC mode), a DMA request is generated after each conversion of a channel. This allows the transfer of the converted data from the ADC_DR register to the destination location selected by the software.

Despite this, if an overrun occurs (OVR = 1) because the DMA could not serve the DMA transfer request in time, the ADC stops generating DMA requests and the data corresponding to the new conversion is not transferred by the DMA. Which means that all the data transferred to the RAM can be considered as valid.

Depending on the configuration of OVRMOD bit, the data is either preserved or overwritten (refer to Section : ADC overrun (OVR, OVRMOD)).

The DMA transfer requests are blocked until the software clears the OVR bit.

Two different DMA modes are proposed depending on the application use and are configured with bit DMACFG of the ADC_CFGR register in single ADC mode, or with bit DMACFG of the ADC_CCR register in dual ADC mode:

- **DMA one shot mode (DMACFG = 0).**
  This mode is suitable when the DMA is programmed to transfer a fixed number of data.

- **DMA circular mode (DMACFG = 1)**
  This mode is suitable when programming the DMA in circular mode.

**DMA one shot mode (DMACFG = 0)**

In this mode, the ADC generates a DMA transfer request each time a new conversion data is available and stops generating DMA requests once the DMA has reached the last DMA transfer (when a transfer complete interrupt occurs - refer to DMA section) even if a conversion has been started again.

When the DMA transfer is complete (all the transfers configured in the DMA controller have been done):

- The content of the ADC data register is frozen.
- Any ongoing conversion is aborted with partial result discarded.
- No new DMA request is issued to the DMA controller. This avoids generating an overrun error if there are still conversions which are started.
- Scan sequence is stopped and reset.
- The DMA is stopped.
DMA circular mode (DMACFG = 1)

In this mode, the ADC generates a DMA transfer request each time a new conversion data is available in the data register, even if the DMA has reached the last DMA transfer. This allows configuring the DMA in circular mode to handle a continuous analog input data stream.

21.4.27 Dynamic low-power features

Auto-delayed conversion mode (AUTDLY)

The ADC implements an auto-delayed conversion mode controlled by the AUTDLY configuration bit. Auto-delayed conversions are useful to simplify the software as well as to optimize performance of an application clocked at low frequency where there would be risk of encountering an ADC overrun.

When AUTDLY = 1, a new conversion can start only if all the previous data of the same group has been treated:

- For a regular conversion: once the ADC_DR register has been read or if the EOC bit has been cleared (see Figure 120).
- For an injected conversion: when the JEOS bit has been cleared (see Figure 121).

This is a way to automatically adapt the speed of the ADC to the speed of the system which reads the data.

The delay is inserted after each regular conversion (whatever DISCEN = 0 or 1) and after each sequence of injected conversions (whatever JDISCEN = 0 or 1).

Note: There is no delay inserted between each conversions of the injected sequence, except after the last one.

During a conversion, a hardware trigger event (for the same group of conversions) occurring during this delay is ignored.

Note: This is not true for software triggers where it remains possible during this delay to set the bits ADSTART or JADSTART to restart a conversion: it is up to the software to read the data before launching a new conversion.

No delay is inserted between conversions of different groups (a regular conversion followed by an injected conversion or conversely):

- If an injected trigger occurs during the automatic delay of a regular conversion, the injected conversion starts immediately (see Figure 121).
- Once the injected sequence is complete, the ADC waits for the delay (if not ended) of the previous regular conversion before launching a new regular conversion (see Figure 123).

The behavior is slightly different in auto-injected mode (JAUTO = 1) where a new regular conversion can start only when the automatic delay of the previous injected sequence of conversion has ended (when JEOS has been cleared). This is to ensure that the software can read all the data of a given sequence before starting a new sequence (see Figure 124).
To stop a conversion in continuous auto-injection mode combined with autodelay mode (JAUTO = 1, CONT = 1 and AUTDLY = 1), follow the following procedure:

1. Wait until JEOS = 1 (no more conversions are restarted)
2. Clear JEOS.
3. Set ADSTP.
4. Read the regular data.

If this procedure is not respected, a new regular sequence can restart if JEOS is cleared after ADSTP has been set.

In AUTDLY mode, a hardware regular trigger event is ignored if it occurs during an already ongoing regular sequence or during the delay that follows the last regular conversion of the sequence. It is however considered pending if it occurs after this delay, even if it occurs during an injected sequence of the delay that follows it. The conversion then starts at the end of the delay of the injected sequence.

In AUTDLY mode, a hardware injected trigger event is ignored if it occurs during an already ongoing injected sequence or during the delay that follows the last injected conversion of the sequence.

Figure 120. AUTDLY = 1, regular conversion in continuous mode, software trigger

1. AUTDLY = 1.
2. Regular configuration: EXTEN[1:0] = 00 (SW trigger), CONT = 1, CHANNELS = 1,2,3.
3. Injected configuration DISABLED.
Figure 121. AUTDLY = 1, regular HW conversions interrupted by injected conversions (DISCEN = 0; JDISCEN = 0)

1. AUTDLY = 1
2. Regular configuration: EXTEN[1:0] = 01 (HW trigger), CONT = 0, DISCEN = 0, CHANNELS = 1, 2, 3
3. Injected configuration: JEXTEN[1:0] = 01 (HW Trigger), JDISCEN = 0, CHANNELS = 5, 6
Figure 122. AUTDLY = 1, regular HW conversions interrupted by injected conversions (DISCEN = 1, JDISCEN = 1)

1. AUTDLY = 1
2. Regular configuration: EXTN[1:0] = 01 (HW trigger), CONT = 0, DISCEN = 1, DISCNUM = 1, CHANNELS = 1, 2, 3.
3. Injected configuration: JEXTN[1:0] = 01 (HW Trigger), JDISCEN = 1, CHANNELS = 5, 6.
Figure 123. AUTODLY = 1, regular continuous conversions interrupted by injected conversions

1. AUTODLY = 1
2. Regular configuration: EXTEN[1:0] = 00 (SW trigger), CONT = 1, DISCEN = 0, CHANNELS = 1, 2, 3
3. Injected configuration: JEXTEN[1:0] = 01 (HW Trigger), JDISCEN = 0, CHANNELS = 5, 6

Figure 124. AUTODLY = 1 in auto-injected mode (JAUTO = 1)

1. AUTODLY = 1
2. Regular configuration: EXTEN[1:0] = 00 (SW trigger), CONT = 1, DISCEN = 0, CHANNELS = 1, 2
3. Injected configuration: JAUTO = 1, CHANNELS = 5, 6
21.4.28 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)

The three AWD analog watchdogs monitor whether some channels remain within a configured voltage range (window).

**Figure 125. Analog watchdog guarded area**

AWDx flag and interrupt

An interrupt can be enabled for each of the 3 analog watchdogs by setting AWDxIE in the ADC_IER register (x = 1,2,3).

AWDx (x = 1,2,3) flag is cleared by software by writing 1 to it.

The ADC conversion result is compared to the lower and higher thresholds before alignment.

**Description of analog watchdog 1**

The AWD analog watchdog 1 is enabled by setting the AWD1EN bit in the ADC_CFGR register. This watchdog monitors whether either one selected channel or all enabled channels\(^{(1)}\) remain within a configured voltage range (window).

**Table 169** shows how the ADC_CFGR registers should be configured to enable the analog watchdog on one or more channels.

<table>
<thead>
<tr>
<th>Channels guarded by the analog watchdog</th>
<th>AWD1SGL bit</th>
<th>AWD1EN bit</th>
<th>JAWD1EN bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>All injected channels</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>All regular channels</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>All regular and injected channels</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Single(^{(1)}) injected channel</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Single(^{(1)}) regular channel</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Single(^{(1)}) regular or injected channel</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

1. Selected by the AWD1CH[4:0] bits. The channels must also be programmed to be converted in the appropriate regular or injected sequence.

The AWD1 analog watchdog status bit is set if the analog voltage converted by the ADC is below a lower threshold or above a higher threshold.
These thresholds are programmed in bits HT1[11:0] and LT1[11:0] of the ADC_TR1 register for the analog watchdog 1. When converting data with a resolution of less than 12 bits (according to bits RES[1:0]), the LSB of the programmed thresholds must be kept cleared because the internal comparison is always performed on the full 12-bit raw converted data (left aligned).

Table 170 describes how the comparison is performed for all the possible resolutions for analog watchdog 1.

<table>
<thead>
<tr>
<th>Resolution (bit RES[1:0])</th>
<th>Analog watchdog comparison between:</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Raw converted data, left aligned(1)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Thresholds</td>
<td></td>
</tr>
<tr>
<td>00: 12-bit</td>
<td>DATA[11:0]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LT1[11:0] and HT1[11:0]</td>
<td></td>
</tr>
<tr>
<td>01: 10-bit</td>
<td>DATA[11:2],00</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LT1[11:0] and HT1[11:0]</td>
<td>User must configure LT1[1:0] and HT1[1:0] to 00</td>
</tr>
<tr>
<td>10: 8-bit</td>
<td>DATA[11:4],0000</td>
<td></td>
</tr>
<tr>
<td>11: 6-bit</td>
<td>DATA[11:6],000000</td>
<td></td>
</tr>
</tbody>
</table>

1. Refer to Section : Gain compensation for additional details on analog watchdog comparison.

Analog watchdog filter for watchdog 1

When an ADC is configured with only one input channel (selecting several channels in Scan mode not allowed), a valid ADC conversion data interval can be configured through the ADC_TR1 register:

- When converted data belong to the interval defined in ADC_TR1, a DMA request is generated.
- Otherwise, no DMA request is issued. RDATA register is updated at each conversion. If data are out-of-range a number of times higher than the value specified in AWDFILT bit of ADC_TR1, the AWDx flag is set an the corresponding interrupt is issued.

Description of analog watchdog 2 and 3

The second and third analog watchdogs are more flexible and can guard several selected channels by programming the corresponding bits in AWDxCH[18:0] (x=2,3).

The corresponding watchdog is enabled when any bit of AWDxCH[18:0] (x=2,3) is set.

They are limited to a resolution of 8 bits and only the 8 MSBs of the thresholds can be programmed into HTx[7:0] and LTx[7:0]. Table 171 describes how the comparison is performed for all the possible resolutions.
ADCy_AWDx_OUT signal output generation

Each analog watchdog is associated to an internal hardware signal ADCy_AWDx_OUT (y=ADC number, x=watchdog number) which is directly connected to the ETR input (external trigger) of some on-chip timers. Refer to the on-chip timers section to understand how to select the ADCy_AWDx_OUT signal as ETR.

ADCy_AWDx_OUT is activated when the associated analog watchdog is enabled:

- ADCy_AWDx_OUT is set when a guarded conversion is outside the programmed thresholds.
- ADCy_AWDx_OUT is reset after the end of the next guarded conversion which is inside the programmed thresholds (It remains at 1 if the next guarded conversions are still outside the programmed thresholds).
- ADCy_AWDx_OUT is also reset when disabling the ADC (when setting ADDIS = 1). Note that stopping regular or injected conversions (setting ADSTP = 1 or JADSTP = 1) has no influence on the generation of ADCy_AWDx_OUT.

**Note:** AWDx flag is set by hardware and reset by software: AWDx flag has no influence on the generation of ADCy_AWDx_OUT (ex: ADCy_AWDx_OUT can toggle while AWDx flag remains at 1 if the software did not clear the flag).

### Table 171. Analog watchdog 2 and 3 comparison

<table>
<thead>
<tr>
<th>Resolution (bits RES[1:0])</th>
<th>Analog watchdog comparison between:</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>00: 12-bit</td>
<td>DATA[11:4]</td>
<td></td>
</tr>
<tr>
<td>01: 10-bit</td>
<td>DATA[11:4]</td>
<td></td>
</tr>
<tr>
<td>11: 6-bit</td>
<td>DATA[11:6],00</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Raw converted data, left aligned(1)</th>
<th>Thresholds</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA[7:0] and HTx[7:0]</td>
<td>DATA[3:0] are not relevant for the comparison</td>
<td></td>
</tr>
<tr>
<td>LTx[7:0] and HTx[7:0]</td>
<td>DATA[3:2] are not relevant for the comparison</td>
<td></td>
</tr>
<tr>
<td>LTx[7:0] and HTx[7:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTx[7:0] and HTx[7:0]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. Refer to *Section: Gain compensation* for additional details on analog watchdog comparison.

### Figure 126. ADCy_AWDx_OUT signal generation (on all regular channels)

- Converting regular channels 1,2,3,4,5,6,7
- Regular channels 1,2,3,4,5,6,7 are all guarded
**Figure 127. ADCy_AWDx_OUT signal generation (AWDx flag not cleared by software)**

- Converting regular channels 1,2,3,4,5,6,7
- Regular channels 1,2,3,4,5,6,7 are all guarded

**Figure 128. ADCy_AWDx_OUT signal generation (on a single regular channel)**

- Converting regular channels 1 and 2
- Only channel 1 is guarded

**Figure 129. ADCy_AWDx_OUT signal generation (on all injected channels)**

- Converting the injected channels 1, 2, 3, 4
- All injected channels 1, 2, 3, 4 are guarded
Analog watchdog threshold control

LTx[11:0] and HTx[11:0] can be changed when an analog-to-digital conversion is ongoing (that is between the start of conversion and the end of conversion of the ADC internal state). If LTx[11:0] and HTx[11:0] are updated during the ADC conversion of the ADC guarded channel, the watchdog function is masked for this conversion. This masking is removed at the next start of conversion, resulting in new analog watchdog thresholds to be applied from the next ADC conversion. The analog watchdog comparison is performed at each end of conversion. If the current ADC data is out of the new interval, no interrupt or AWDx_OUT signal are issued. The Interrupt and the AWD generation only happen at the end of the conversion which started after the threshold update. If AWD_xOUT is already asserted, programming the new thresholds does not deassert the AWDx_OUT signal.

Analog watchdog with gain and offset compensation

When gain and offset compensation are enabled, the analog watchdog compares the threshold after the compensated data.

Note: When the offset compensation is enabled (OFFSETy_EN set in ADC_OFRy register), data overflow or underflow can result in a wrong watchdog result. When the saturation is enabled (SATEN set in ADC_OFRy), the watchdog provides a correct result. However this prevents from using the signed data format.

21.4.29 Oversampler

The oversampling unit performs data pre-processing to offload the CPU. It is able to handle multiple conversions and average them into a single data with increased data width, up to 16-bit.

It provides a result with the following form, where N and M can be adjusted:

$$\text{Result} = \frac{1}{M} \times 2^{16} \times \sum_{n=0}^{n-N-1} \text{Conversion}(t_n)$$

It allows to perform by hardware the following functions: averaging, data rate reduction, SNR improvement, basic filtering.

The oversampling ratio N is defined using the OVFS[2:0] bits in the ADC_CFGR2 register, and can range from 2x to 256x. The division coefficient M consists of a right bit shift up to 8 bits, and is defined using the OVSS[3:0] bits in the ADC_CFGR2 register.

The summation unit can yield a result up to 20 bits (256x 12-bit results), which is first shifted right. It is then truncated to the 16 least significant bits, rounded to the nearest value using the least significant bits left apart by the shifting, before being finally transferred into the ADC_DR data register.

Note: If the intermediary result after the shifting exceeds 16-bit, the result is truncated as is, without saturation.
Analog-to-digital converters (ADC)

**Figure 130. 20-bit to 16-bit result truncation**

<table>
<thead>
<tr>
<th>Raw 20-bit data</th>
<th>19</th>
<th>15</th>
<th>11</th>
<th>7</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shifting</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Truncation and rounding</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 131 gives a numerical example of the processing, from a raw 20-bit accumulated data to the final 16-bit result.

**Figure 131. Numerical example with 5-bit shift and rounding**

<table>
<thead>
<tr>
<th>Raw 20-bit data</th>
<th>19</th>
<th>15</th>
<th>11</th>
<th>7</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Final result after 5-bit shift and rounding to nearest</td>
<td>15</td>
<td>1</td>
<td>D</td>
<td>B</td>
<td>F</td>
</tr>
</tbody>
</table>

Table 172 gives the data format for the various N and M combinations, for a raw conversion data equal to 0xFFF.

**Table 172. Maximum output results versus N and M (gray cells indicate truncation)**

<table>
<thead>
<tr>
<th>Over sampling ratio</th>
<th>Max Raw data</th>
<th>No-shift OVSS = 0000</th>
<th>1-bit shift OVSS = 0001</th>
<th>2-bit shift OVSS = 0010</th>
<th>3-bit shift OVSS = 0011</th>
<th>4-bit shift OVSS = 0100</th>
<th>5-bit shift OVSS = 0101</th>
<th>6-bit shift OVSS = 0110</th>
<th>7-bit shift OVSS = 0111</th>
<th>8-bit shift OVSS = 1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>2x</td>
<td>0x1FFE</td>
<td>0x1FFE</td>
<td>0x0FFF</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td>0x0040</td>
<td>0x020</td>
<td></td>
</tr>
<tr>
<td>4x</td>
<td>0x3FFC</td>
<td>0x3FFC</td>
<td>0x1FFE</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td>0x0040</td>
<td>0x020</td>
<td></td>
</tr>
<tr>
<td>8x</td>
<td>0x7FF8</td>
<td>0x7FF8</td>
<td>0x3FFC</td>
<td>0x1FFE</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td>0x0040</td>
<td></td>
</tr>
<tr>
<td>16x</td>
<td>0xFFFF0</td>
<td>0xFFFF0</td>
<td>0x7FF8</td>
<td>0x3FFC</td>
<td>0x1FFE</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td></td>
</tr>
<tr>
<td>32x</td>
<td>0x1FE0</td>
<td>0xFFFF0</td>
<td>0x7FF8</td>
<td>0x3FFC</td>
<td>0x1FFE</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td></td>
</tr>
<tr>
<td>64x</td>
<td>0x3FFC0</td>
<td>0xFFFF0</td>
<td>0x7FF8</td>
<td>0x3FFC</td>
<td>0x1FFE</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td></td>
</tr>
<tr>
<td>128x</td>
<td>0x7FF80</td>
<td>0xFFFF0</td>
<td>0x7FF8</td>
<td>0x3FFC</td>
<td>0x1FFE</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td></td>
</tr>
<tr>
<td>256x</td>
<td>0xFFFF00</td>
<td>0xFFFF0</td>
<td>0x7FF8</td>
<td>0x3FFC</td>
<td>0x1FFE</td>
<td>0x0400</td>
<td>0x0200</td>
<td>0x0100</td>
<td>0x0080</td>
<td></td>
</tr>
</tbody>
</table>

There are no changes for conversion timings in oversampled mode: the sample time is maintained equal during the whole oversampling sequence. A new data is provided every N
conversions, with an equivalent delay equal to \( N \times T_{\text{CONV}} = N \times (t_{\text{SMPL}} + t_{\text{SAR}}) \). The flags are set as follows:

- The end of the sampling phase (EOSMP) is set after each sampling phase
- The end of conversion (EOC) occurs once every \( N \) conversions, when the oversampled result is available
- The end of sequence (EOS) occurs once the sequence of oversampled data is completed (i.e. after \( N \times \) sequence length conversions total)

**ADC operating modes supported when oversampling (single ADC mode)**

In oversampling mode, most of the ADC operating modes are maintained:

- Single or continuous mode conversions
- ADC conversions start either by software or with triggers
- ADC stop during a conversion (abort)
- Data read via CPU or DMA with overrun detection
- Low-power modes (AUTDLY)
- Programmable resolution: in this case, the reduced conversion values (as per \( \text{RES}[1:0] \) bits in \( \text{ADC\_CFGR1} \) register) are accumulated, truncated, rounded and shifted in the same way as 12-bit conversions are

**Note:** The alignment mode is not available when working with oversampled data. The \( \text{ALIGN} \) bit in \( \text{ADC\_CFGR1} \) is ignored and the data are always provided right-aligned.

**Offset correction is not supported in oversampling mode. When ROVSE and/or JOVSE bit is set, the value of the OFFSETy\_EN bit in ADC\_OFRy register is ignored (considered as reset).**

**Analog watchdog**

The analog watchdog functionality is maintained, with the following difference:

- The \( \text{RES}[1:0] \) bits are ignored, comparison is always done using the full 12-bit values \( \text{HT}[11:0] \) and \( \text{LT}[11:0] \)
- the comparison is performed on the most significant 12-bit of the 16-bit oversampled results \( \text{ADC\_DR}[15:4] \)

**Note:** Care must be taken when using high shifting values, since this reduces the comparison range. For instance, if the oversampled result is shifted by 4 bits, thus yielding a 12-bit data right-aligned, the effective analog watchdog comparison can only be performed on 8 bits. The comparison is done between \( \text{ADC\_DR}[11:4] \) and \( \text{HT}[0:7] / \text{LT}[0:7] \), and \( \text{HT}[11:8] / \text{LT}[11:8] \) must be kept reset.

**Triggered mode**

The averager can also be used for basic filtering purpose. Although not a very powerful filter (slow roll-off and limited stop band attenuation), it can be used as a notch filter to reject constant parasitic frequencies (typically coming from the mains or from a switched mode power supply). For this purpose, a specific discontinuous mode can be enabled with \( \text{TROVS} \) bit in \( \text{ADC\_CFGR2} \), to be able to have an oversampling frequency defined by a user and independent from the conversion time itself.

*Figure 132* below shows how conversions are started in response to triggers during discontinuous mode.

If the \( \text{TROVS} \) bit is set, the content of the \( \text{DISCEN} \) bit is ignored and considered as 1.
Injected and regular sequencer management when oversampling

In oversampling mode, it is possible to have differentiated behavior for injected and regular sequencers. The oversampling can be enabled for both sequencers with some limitations if they have to be used simultaneously (this is related to a unique accumulation unit).

Oversampling regular channels only

The regular oversampling mode bit ROVSM defines how the regular oversampling sequence is resumed if it is interrupted by injected conversion:

- In continued mode, the accumulation restarts from the last valid data (prior to the conversion abort request due to the injected trigger). This ensures that oversampling is complete whatever the injection frequency (providing at least one regular conversion can be complete between triggers);
- In resumed mode, the accumulation restarts from 0 (previous conversion results are ignored). This mode allows to guarantee that all data used for oversampling were converted back-to-back within a single timeslot. Care must be taken to have a injection trigger period above the oversampling period length. If this condition is not respected, the oversampling cannot be complete and the regular sequencer is blocked.

*Figure 133* gives examples for a 4x oversampling ratio.
Oversampling Injected channels only

The Injected oversampling mode bit JOVSE enables oversampling solely for conversions in the injected sequencer.

Oversampling regular and Injected channels

It is possible to have both ROVSE and JOVSE bits set. In this case, the regular oversampling mode is forced to resumed mode (ROVSM bit ignored), as represented on Figure 134 below.

**Figure 134. Regular and injected oversampling modes used simultaneously**
Triggered regular oversampling with injected conversions

It is possible to have triggered regular mode with injected conversions. In this case, the injected mode oversampling mode must be disabled, and the ROVSM bit is ignored (resumed mode is forced). The JOVSE bit must be reset. The behavior is represented on Figure 135 below.

Auto-injected mode

It is possible to oversample auto-injected sequences and have all conversions results stored in registers to save a DMA resource. This mode is available only with both regular and injected oversampling active: JAUTO = 1, ROVSE = 1 and JOVSE = 1, other combinations are not supported. The ROVSM bit is ignored in auto-injected mode. The Figure 136 below shows how the conversions are sequenced.

Dual ADC modes supported when oversampling

It is possible to have oversampling enabled when working in dual ADC configuration, for the injected simultaneous mode and regular simultaneous mode. In this case, the two ADCs must be programmed with the very same settings (including oversampling).

All other dual ADC modes are not supported when either regular or injected oversampling is enabled (ROVSE = 1 or JOVSE = 1).
Combined modes summary

The Table 173 below summarizes all combinations, including modes not supported.

### Table 173. Oversampler operating modes summary

<table>
<thead>
<tr>
<th>Regular Oversampling ROVSE</th>
<th>Injected Oversampling JOVSE</th>
<th>Oversampler mode ROVSM 0 = continued 1 = resumed</th>
<th>Triggered Regular mode TROVS</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Regular continued mode</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Not supported</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Regular resumed mode</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Triggered regular resumed mode</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>Not supported</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Injected and regular resumed mode</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Not supported</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>Injected oversampling</td>
</tr>
</tbody>
</table>

21.4.30 Dual ADC modes

Dual ADC modes can be used in devices with two ADCs or more (see Figure 137).

In dual ADC mode the start of conversion is triggered alternately or simultaneously by the ADCx master to the ADC slave, depending on the mode selected by the bits DUAL[4:0] in the ADCx_CCR register.

Four possible modes are implemented:
- Injected simultaneous mode
- Regular simultaneous mode
- Interleaved mode
- Alternate trigger mode

It is also possible to use these modes combined in the following ways:
- Injected simultaneous mode + Regular simultaneous mode
- Regular simultaneous mode + Alternate trigger mode
- Injected simultaneous mode + Interleaved mode

In dual ADC mode (when bits DUAL[4:0] in ADCx_CCR register are not equal to zero), the bits CONT, AUTDLY, DISCEN, DISCNUM[2:0], JDISCEN, JQM, JAUTO of the ADC_CFGR register are shared between the master and slave ADC: the bits in the slave ADC are always equal to the corresponding bits of the master ADC.

To start a conversion in dual mode, the user must program the bits EXTEN[1:0], EXTSEL, JEXTEN[1:0], JEXTSEL of the master ADC only, to configure a software or hardware trigger, and a regular or injected trigger. (the bits EXTEN[1:0] and JEXTEN[1:0] of the slave ADC are don’t care).
In regular simultaneous or interleaved modes: once the user sets bit ADSTART or bit ADSTP of the master ADC, the corresponding bit of the slave ADC is also automatically set. However, bit ADSTART or bit ADSTP of the slave ADC is not necessary cleared at the same time as the master ADC bit.

In injected simultaneous or alternate trigger modes: once the user sets bit JADSTART or bit JADSTP of the master ADC, the corresponding bit of the slave ADC is also automatically set. However, bit JADSTART or bit JADSTP of the slave ADC is not necessary cleared at the same time as the master ADC bit.

In dual ADC mode, the converted data of the master and slave ADC can be read in parallel, by reading the ADC common data register (ADCx_CDR). The status bits can be also read in parallel by reading the dual-mode status register (ADCx_CSR).
1. External triggers also exist on slave ADC but are not shown for the purposes of this diagram.

2. The ADC common data register (ADCx_CDR) contains both the master and slave ADC regular converted data.
Injected simultaneous mode

This mode is selected by programming bits DUAL[4:0] = 00101

This mode converts an injected group of channels. The external trigger source comes from the injected group multiplexer of the master ADC (selected by the JEXTSEL bits in the ADC_JSQR register).

**Note:** *Do not convert the same channel on the two ADCs (no overlapping sampling times for the two ADCs when converting the same channel).*

In simultaneous mode, one must convert sequences with the same length or ensure that the interval between triggers is longer than the longer of the 2 sequences. Otherwise, the ADC with the shortest sequence may restart while the ADC with the longest sequence is completing the previous conversions.

Regular conversions can be performed on one or all ADCs. In that case, they are independent of each other and are interrupted when an injected event occurs. They are resumed at the end of the injected conversion group.

- At the end of injected sequence of conversion event (JEOS) on the master ADC, the converted data is stored into the master ADC_JDRy registers and a JEOS interrupt is generated (if enabled)
- At the end of injected sequence of conversion event (JEOS) on the slave ADC, the converted data is stored into the slave ADC_JDRy registers and a JEOS interrupt is generated (if enabled)
- If the duration of the master injected sequence is equal to the duration of the slave injected one (like in Figure 138), it is possible for the software to enable only one of the two JEOS interrupt (ex: master JEOS) and read both converted data (from master ADC_JDRy and slave ADC_JDRy registers).

**Figure 138. Injected simultaneous mode on 4 channels: dual ADC mode**

If JDISCEN = 1, each simultaneous conversion of the injected sequence requires an injected trigger event to occur.

This mode can be combined with AUTDLY mode:

- Once a simultaneous injected sequence of conversions has ended, a new injected trigger event is accepted only if both JEOS bits of the master and the slave ADC have been cleared (delay phase). Any new injected trigger events occurring during the ongoing injected sequence and the associated delay phase are ignored.
- Once a regular sequence of conversions of the master ADC has ended, a new regular trigger event of the master ADC is accepted only if the master data register (ADC_DR) has been read. Any new regular trigger events occurring for the master ADC during the
ongoing regular sequence and the associated delay phases are ignored. There is the same behavior for regular sequences occurring on the slave ADC.

**Regular simultaneous mode with independent injected**

This mode is selected by programming bits DUAL[4:0] = 00110.

This mode is performed on a regular group of channels. The external trigger source comes from the regular group multiplexer of the master ADC (selected by the EXTSEL bits in the ADC_CFGR register). A simultaneous trigger is provided to the slave ADC.

In this mode, independent injected conversions are supported. An injection request (either on master or on the slave) aborts the current simultaneous conversions, which are restarted once the injected conversion is completed.

*Note:* Do not convert the same channel on the two ADCs (no overlapping sampling times for the two ADCs when converting the same channel).

*In regular simultaneous mode, one must convert sequences with the same length or ensure that the interval between triggers is longer than the longer conversion time of the 2 sequences. Otherwise, the ADC with the shortest sequence may restart while the ADC with the longest sequence is completing the previous conversions.*

Software is notified by interrupts when it can read the data:

- At the end of each conversion event (EOC) on the master ADC, a master EOC interrupt is generated (if EOCIE is enabled) and software can read the ADC_DR of the master ADC.

- At the end of each conversion event (EOC) on the slave ADC, a slave EOC interrupt is generated (if EOCIE is enabled) and software can read the ADC_DR of the slave ADC.

- If the duration of the master regular sequence is equal to the duration of the slave one (like in *Figure 139*), it is possible for the software to enable only one of the two EOC interrupts (ex: master EOC) and read both converted data from the Common Data register (ADCx_CDR).

It is also possible to read the regular data using the DMA. Two methods are possible:

- Using two DMA channels (one for the master and one for the slave). In this case bits MDMA[1:0] must be kept cleared.
  - Configure the DMA master ADC channel to read ADC_DR from the master. DMA requests are generated at each EOC event of the master ADC.
  - Configure the DMA slave ADC channel to read ADC_DR from the slave. DMA requests are generated at each EOC event of the slave ADC.

- Using MDMA mode, which leaves one DMA channel free for other uses:
  - Configure MDMA[1:0] = 10 or 11 (depending on resolution).
  - A single DMA channel is used (the one of the master). Configure the DMA master ADC channel to read the common ADC register (ADCx_CDR)
  - A single DMA request is generated each time both master and slave EOC events have occurred. At that time, the slave ADC converted data is available in the upper half-word of the ADCx_CDR 32-bit register and the master ADC converted data is available in the lower half-word of ADCx_CDR register.
  - Both EOC flags are cleared when the DMA reads the ADCx_CDR register.

*Note:* In MDMA mode (MDMA[1:0] = 10 or 11), the user must program the same number of conversions in the master’s sequence as in the slave’s sequence. Otherwise, the remaining conversions does not generate a DMA request.
If DISCEN = 1 then each "n" simultaneous conversions of the regular sequence require a regular trigger event to occur ("n" is defined by DISCNUM).

This mode can be combined with AUTDLY mode:

- Once a simultaneous conversion of the sequence has ended, the next conversion in the sequence is started only if the common data register, ADCx_CDR (or the regular data register of the master ADC) has been read (delay phase).
- Once a simultaneous regular sequence of conversions has ended, a new regular trigger event is accepted only if the common data register (ADCx_CDR) has been read (delay phase). Any new regular trigger events occurring during the ongoing regular sequence and the associated delay phases are ignored.

It is possible to use the DMA to handle data in regular simultaneous mode combined with AUTDLY mode, assuming that multiple-DMA mode is used: bits MDMA must be set to 10 or 11.

When regular simultaneous mode is combined with AUTDLY mode, it is mandatory for the user to ensure that:

- The number of conversions in the master's sequence is equal to the number of conversions in the slave's.
- For each simultaneous conversions of the sequence, the length of the conversion of the slave ADC is inferior to the length of the conversion of the master ADC. Note that the length of the sequence depends on the number of channels to convert and the sampling time and the resolution of each channels.

**Note:** This combination of regular simultaneous mode and AUTDLY mode is restricted to the use case when only regular channels are programmed: it is forbidden to program injected channels in this combined mode.

### Interleaved mode with independent injected

This mode is selected by programming bits DUAL[4:0] = 00111.

This mode can be started only on a regular group (usually one channel). The external trigger source comes from the regular channel multiplexer of the master ADC.

After an external trigger occurs:

- The master ADC starts immediately.
- The slave ADC starts after a delay of several-ADC clock cycles after the sampling phase of the master ADC has complete.

The minimum delay which separates two conversions in interleaved mode is configured in the DELAY bits in the ADCx_CCR register. This delay starts counting one half cycle after the end of the sampling phase of the master conversion. This way, an ADC cannot start a
conversion if the complementary ADC is still sampling its input (only one ADC can sample the input signal at a given time).

- The minimum possible DELAY is 1 to ensure that there is at least one cycle time between the opening of the analog switch of the master ADC sampling phase and the closing of the analog switch of the slave ADC sampling phase.

- The maximum DELAY is equal to the number of cycles corresponding to the selected resolution. However the user must properly calculate this delay to ensure that an ADC does not start a conversion while the other ADC is still sampling its input.

If the CONT bit is set on both master and slave ADCs, the selected regular channels of both ADCs are continuously converted.

The software is notified by interrupts when it can read the data at the end of each conversion event (EOC) on the slave ADC. A slave and master EOC interrupts are generated (if EOCIE is enabled) and the software can read the ADC_DR of the slave/master ADC.

Note: It is possible to enable only the EOC interrupt of the slave and read the common data register (ADCx_CDR). But in this case, the user must ensure that the duration of the conversions are compatible to ensure that inside the sequence, a master conversion is always followed by a slave conversion before a new master conversion restarts. It is recommended to use the MDMA mode.

It is also possible to have the regular data transferred by DMA. In this case, individual DMA requests on each ADC cannot be used and it is mandatory to use the MDMA mode, as following:

- Configure MDMA[1:0] = 10 or 11 (depending on resolution).
- A single DMA channel is used (the one of the master). Configure the DMA master ADC channel to read the common ADC register (ADCx_CDR).
- A single DMA request is generated each time both master and slave EOC events have occurred. At that time, the slave ADC converted data is available in the upper half-word of the ADCx_CDR 32-bit register and the master ADC converted data is available in the lower half-word of ADCx_CCR register.
- Both EOC flags are cleared when the DMA reads the ADCx_CCR register.

Figure 140. Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode
If DISCEN = 1, each "n" simultaneous conversions ("n" is defined by DISCNUM) of the regular sequence require a regular trigger event to occur.

In this mode, injected conversions are supported. When injection is done (either on master or on slave), both the master and the slave regular conversions are aborted and the sequence is restarted from the master (see Figure 142 below).

**Figure 142. Interleaved conversion with injection**

Alternate trigger mode

This mode is selected by programming bits DUAL[4:0] = 01001.

This mode can be started only on an injected group. The source of external trigger comes from the injected group multiplexer of the master ADC.

This mode is only possible when selecting hardware triggers: JEXTEN[1:0] must not be 00.

Injected discontinuous mode disabled (JDISCEN = 0 for both ADC)
1. When the first trigger occurs, all injected master ADC channels in the group are converted.
2. When the second trigger occurs, all injected slave ADC channels in the group are converted.
3. And so on.

A JEOS interrupt, if enabled, is generated after all injected channels of the master ADC in the group have been converted.

A JEOS interrupt, if enabled, is generated after all injected channels of the slave ADC in the group have been converted.

JEOC interrupts, if enabled, can also be generated after each injected conversion.

If another external trigger occurs after all injected channels in the group have been converted then the alternate trigger process restarts by converting the injected channels of the master ADC in the group.

**Figure 143. Alternate trigger: injected group of each ADC**

Regular conversions can be enabled on one or all ADCs. In this case the regular conversions are independent of each other. A regular conversion is interrupted when the ADC has to perform an injected conversion. It is resumed when the injected conversion is finished.

The time interval between 2 trigger events must be greater than or equal to 1 ADC clock period. The minimum time interval between 2 trigger events that start conversions on the same ADC is the same as in the single ADC mode.

**Injected discontinuous mode enabled (JDISCEN = 1 for both ADC)**
If the injected discontinuous mode is enabled for both master and slave ADCs:

- When the first trigger occurs, the first injected channel of the master ADC is converted.
- When the second trigger occurs, the first injected channel of the slave ADC is converted.
- And so on.

A JEOS interrupt, if enabled, is generated after all injected channels of the master ADC in the group have been converted.

A JEOS interrupt, if enabled, is generated after all injected channels of the slave ADC in the group have been converted.

JEOC interrupts, if enabled, can also be generated after each injected conversions.

If another external trigger occurs after all injected channels in the group have been converted then the alternate trigger process restarts.

**Figure 144. Alternate trigger: 4 injected channels (each ADC) in discontinuous mode**

**Combined regular/injected simultaneous mode**

This mode is selected by programming bits DUAL[4:0] = 00001.

It is possible to interrupt the simultaneous conversion of a regular group to start the simultaneous conversion of an injected group.

*Note:* In combined regular/injected simultaneous mode, one must convert sequences with the same length or ensure that the interval between triggers is longer than the long conversion time of the 2 sequences. Otherwise, the ADC with the shortest sequence may restart while the ADC with the longest sequence is completing the previous conversions.

**Combined regular simultaneous + alternate trigger mode**

This mode is selected by programming bits DUAL[4:0] = 00010.

It is possible to interrupt the simultaneous conversion of a regular group to start the alternate trigger conversion of an injected group. **Figure 145** shows the behavior of an alternate trigger interrupting a simultaneous regular conversion.

The injected alternate conversion is immediately started after the injected event. If a regular conversion is already running, in order to ensure synchronization after the injected conversion, the regular conversion of all (master/slave) ADCs is stopped and resumed synchronously at the end of the injected conversion.
Note: In combined regular simultaneous + alternate trigger mode, one must convert sequences with the same length or ensure that the interval between triggers is longer than the long conversion time of the 2 sequences. Otherwise, the ADC with the shortest sequence may restart while the ADC with the longest sequence is completing the previous conversions.

Figure 145. Alternate + regular simultaneous

If a trigger occurs during an injected conversion that has interrupted a regular conversion, the alternate trigger is served. Figure 146 shows the behavior in this case (note that the 6th trigger is ignored because the associated alternate conversion is not complete).

Figure 146. Case of trigger occurring during injected conversion

Combined injected simultaneous plus interleaved

This mode is selected by programming bits DUAL[4:0] = 00011

It is possible to interrupt an interleaved conversion with a simultaneous injected event.

In this case the interleaved conversion is interrupted immediately and the simultaneous injected conversion starts. At the end of the injected sequence the interleaved conversion is resumed. When the interleaved regular conversion resumes, the first regular conversion which is performed is always the master’s one. Figure 147, Figure 148 and Figure 149 show the behavior using an example.

Caution: In this mode, it is mandatory to use the Common Data Register to read the regular data with a single read access. On the contrary, master-slave data coherency is not guaranteed.
Figure 147. Interleaved single channel CH0 with injected sequence CH11, CH12

Figure 148. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12
- case 1: Master interrupted first

Figure 149. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12
- case 2: Slave interrupted first
DMA requests in dual ADC mode

In all dual ADC modes, it is possible to use two DMA channels (one for the master, one for the slave) to transfer the data, like in single mode (refer to Figure 150: DMA Requests in regular simultaneous mode when MDMA = 00).

Figure 150. DMA Requests in regular simultaneous mode when MDMA = 00

In simultaneous regular and interleaved modes, it is also possible to save one DMA channel and transfer both data using a single DMA channel. For this MDMA bits must be configured in the ADCx_CCR register:

- **MDMA = 10**: A single DMA request is generated each time both master and slave EOC events have occurred. At that time, two data items are available and the 32-bit register ADCx_CDR contains the two half-words representing two ADC-converted data items. The slave ADC data take the upper half-word and the master ADC data take the lower half-word.
  
  This mode is used in interleaved mode and in regular simultaneous mode when resolution is 10-bit or 12-bit.

  **Example:**

  Interleaved dual mode: a DMA request is generated each time 2 data items are available:

  first DMA request: ADCx_CDR[31:0] = SLV_ADC_DR[15:0] | MST_ADC_DR[15:0]
  second DMA request: ADCx_CDR[31:0] = SLV_ADC_DR[15:0] | MST_ADC_DR[15:0]
Figure 151. DMA requests in regular simultaneous mode when MDMA = 10

Figure 152. DMA requests in interleaved mode when MDMA = 10
Note: When using MDMA mode, the user must take care to configure properly the duration of the master and slave conversions so that a DMA request is generated and served for reading both data (master + slave) before a new conversion is available.

- MDMA = 11: This mode is similar to the MDMA = 10. The only differences are that on each DMA request (two data items are available), two bytes representing two ADC converted data items are transferred as a half-word.
  This mode is used in interleaved and regular simultaneous mode when resolution is 6-bit or when resolution is 8-bit and data is not signed (offsets must be disabled for all the involved channels).

Example:
Interleaved dual mode: a DMA request is generated each time 2 data items are available:
first DMA request: ADCx_CDR[15:0] = SLV_ADC_DR[7:0] | MST_ADC_DR[7:0]
second DMA request: ADCx_CDR[15:0] = SLV_ADC_DR[7:0] | MST_ADC_DR[7:0]

Overrun detection
In dual ADC mode (when DUAL[4:0] is not equal to 00000), if an overrun is detected on one of the ADCs, the DMA requests are no longer issued to ensure that all the data transferred to the RAM are valid (this behavior occurs whatever the MDMA configuration). It may happen that the EOC bit corresponding to one ADC remains set because the data register of this ADC contains valid data.

DMA one shot mode/ DMA circular mode when MDMA mode is selected
When MDMA mode is selected (10 or 11), bit DMACFG of the ADCx_CCR register must also be configured to select between DMA one shot mode and circular mode, as explained in section Section : Managing conversions using the DMA (bits DMACFG of master and slave ADC_CFGR are not relevant).

Stopping the conversions in dual ADC modes
The user must set the control bits ADSTP/JADSTP of the master ADC to stop the conversions of both ADC in dual ADC mode. The other ADSTP control bit of the slave ADC has no effect in dual ADC mode.

Once both ADC are effectively stopped, the bits ADSTART/JADSTART of the master and slave ADCs are both cleared by hardware.

21.4.31 Temperature sensor
The temperature sensor can be used to measure the junction temperature (Tj) of the device. The temperature sensor is internally connected to the ADC input channels which are used to convert the sensor output voltage to a digital value. When not in use, the sensor can be put in power down mode. It support the temperature range –40 to 125 °C.

Figure 153 shows the block diagram of connections between the temperature sensor and the ADC.

The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip to chip due to process variation (up to 45 °C from one chip to another).
The uncalibrated internal temperature sensor is more suited for applications that detect temperature variations instead of absolute temperatures. To improve the accuracy of the temperature sensor measurement, calibration values are stored in system memory for each device by ST during production.

During the manufacturing process, the calibration data of the temperature sensor and the internal voltage reference are stored in the system memory area. The user application can then read them and use them to improve the accuracy of the temperature sensor or the internal reference (refer to the datasheet for additional information).

The temperature sensor is internally connected to the ADC input channel which is used to convert the sensor’s output voltage to a digital value. Refer to the electrical characteristics section of the device datasheet for the sampling time value to be applied when converting the internal temperature sensor.

When not in use, the sensor can be put in power-down mode.

*Figure 153* shows the block diagram of the temperature sensor.

**Figure 153. Temperature sensor channel block diagram**

---

**Reading the temperature**

To use the sensor:
1. Select the ADC input channels that is connected to $V_{TS}$.
2. Program with the appropriate sampling time (refer to electrical characteristics section of the device datasheet).
3. Set the VSENSESEL bit in the ADCx_CCR register to wake up the temperature sensor from power-down mode.
4. Start the ADC conversion.
5. Read the resulting $V_{TS}$ data in the ADC data register.
6. Calculate the actual temperature using the following formula:

\[
\text{Temperature (in °C)} = \frac{(TS\_CAL2 \_ TEMP - TS\_CAL1 \_ TEMP)}{TS\_CAL2 - TS\_CAL1} \times (TS\_DATA - TS\_CAL1) + TS\_CAL1 \_ TEMP
\]
Where:
- TS_CAL2 is the temperature sensor calibration value acquired at TS_CAL2_TEMP.
- TS_CAL1 is the temperature sensor calibration value acquired at TS_CAL1_TEMP.
- TS_DATA is the actual temperature sensor output value converted by ADC.

Refer to the device datasheet for more information about TS_CAL1 and TS_CAL2 calibration points.

Note: The sensor has a startup time after waking from power-down mode before it can output $V_{TS}$ at the correct level. The ADC also has a startup time after power-on, so to minimize the delay, the ADEN and VSENSESEL bits should be set at the same time.

The above formula is given for TS_DATA measurement done with the same $V_{REF+}$ voltage as TS_CAL1/TS_CAL2 values. If $V_{REF+}$ is different, the formula must be adapted. For example if $V_{REF+} = 3.3$ V and TS_CAL data are acquired at $V_{REF+} = 3.0$ V, TS_DATA must be replaced by $TS_{DATA} \times (3.3/3.0)$.

### 21.4.32 V\(_{BAT}\) supply monitoring

The VBATSEL bit in the ADCx_CCR register is used to switch to the battery voltage. As the $V_{BAT}$ voltage could be higher than $V_{DDA}$, to ensure the correct operation of the ADC, the VBAT pin is internally connected to a bridge divider by 3. This bridge is automatically enabled when VBATSEL is set, to connect $V_{BAT}/3$ to the ADC input channels. As a consequence, the converted digital value is one third of the $V_{BAT}$ voltage. To prevent any unwanted consumption on the battery, it is recommended to enable the bridge divider only when needed, for ADC conversion.

Refer to the electrical characteristics of the device datasheet for the sampling time value to be applied when converting the $V_{BAT}/3$ voltage.

The figure below shows the block diagram of the $V_{BAT}$ sensing feature.

**Figure 154. V\(_{BAT}\) channel block diagram**

![Block Diagram](MSv46151V1)

1. The VBATSEL bit must be set to enable the conversion of internal channel for $V_{BAT}/3$. 

---

**ST**

RM0440 Rev 8 673/2138
21.4.33 Monitoring the internal voltage reference

It is possible to monitor the internal voltage reference \(V_{\text{REFINT}}\) to have a reference point for evaluating the ADC \(V_{\text{REF+}}\) voltage level.

The internal reference voltage \(V_{\text{REFINT}}\) is internally connected to ADC1\_INP18, ADC3\_INP18, ADC4\_INP18 and ADC5\_INP18.

Refer to the electrical characteristics section of the product datasheet for the sampling time value to be applied when converting the internal voltage reference voltage. Figure 155 shows the block diagram of the \(V_{\text{REFINT}}\) sensing feature.

**Figure 155. \(V_{\text{REFINT}}\) channel block diagram**

1. The VREFEN bit into ADCx\_CCR register must be set to enable the conversion of internal channels \(V_{\text{REFINT}}\).

**Calculating the actual \(V_{\text{REF+}}\) voltage using the internal reference voltage**

The power supply voltage applied to the device may be subject to variations or not precisely known. When \(V_{\text{DDA}}\) is connected to \(V_{\text{REF+}}\), it is possible to compute the actual \(V_{\text{DDA}}\) voltage using the embedded internal reference voltage \(V_{\text{REFINT}}\). \(V_{\text{REFINT}}\) and its calibration data, acquired by the ADC during the manufacturing process at \(V_{\text{DDA}\_\text{Charac}}\), can be used to evaluate the actual \(V_{\text{DDA}}\) voltage level.

The following formula gives the actual \(V_{\text{REF+}}\) voltage supplying the device:

\[
V_{\text{REF+}} = V_{\text{REF+_Charac}} \times \frac{V_{\text{REFINT\_CAL}}}{V_{\text{REFINT\_DATA}}}
\]

Where:
- \(V_{\text{REF+_Charac}}\) is the value of \(V_{\text{REF+}}\) voltage characterized at \(V_{\text{REFINT}}\) during the manufacturing process. It is specified in the device datasheet.
- \(V_{\text{REFINT\_CAL}}\) is the \(V_{\text{REFINT}}\) calibration value
- \(V_{\text{REFINT\_DATA}}\) is the actual \(V_{\text{REFINT}}\) output value converted by ADC

**Converting a supply-relative ADC measurement to an absolute voltage value**

The ADC is designed to deliver a digital value corresponding to the ratio between \(V_{\text{REF+}}\) and the voltage applied on the converted channel.

For most applications \(V_{\text{DDA}}\) value is unknown and ADC converted values are right-aligned. In this case, it is necessary to convert this ratio into a voltage independent from \(V_{\text{DDA}}\):
V_{\text{CHANNEL}x} = \frac{V_{\text{REF}+}}{\text{FULL\_SCALE}} \times \text{ADC\_DATA}

By replacing $V_{\text{REF}+}$ by the formula provided above, the absolute voltage value is given by the following formula:

$$V_{\text{CHANNEL}x} = \frac{V_{\text{REF}+\_Charac} \times V_{\text{REFINT\_CAL}} \times \text{ADC\_DATA}}{V_{\text{REFINT\_DATA}} \times \text{FULL\_SCALE}}$$

For applications where $V_{\text{REF}+}$ is known and ADC converted values are right-aligned, the absolute voltage value can be obtained by using the following formula:

$$V_{\text{CHANNEL}x} = \frac{V_{\text{REF}+}}{\text{FULL\_SCALE}} \times \text{ADC\_DATA}$$

Where:
- $V_{\text{REF}+\_Charac}$ is the value of $V_{\text{REF}+}$ voltage characterized at $V_{\text{REFINT}}$ during the manufacturing process.
- $V_{\text{REFINT\_CAL}}$ is the $V_{\text{REFINT}}$ calibration value
- $\text{ADC\_DATA}$ is the value measured by the ADC on channel $x$ (right-aligned)
- $V_{\text{REFINT\_DATA}}$ is the actual $V_{\text{REFINT}}$ output value converted by the ADC
- $\text{FULL\_SCALE}$ is the maximum digital value of the ADC output. For example with 12-bit resolution, it is $2^{12} - 1 = 4095$ or with 8-bit resolution, $2^8 - 1 = 255$.

Note: If ADC measurements are done using an output format other than 16-bit right-aligned, all the parameters must first be converted to a compatible format before the calculation is done.

### 21.5 ADC in low-power mode

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect. DMA requests are functional.</td>
</tr>
<tr>
<td>Low-power run</td>
<td>No effect.</td>
</tr>
<tr>
<td>Low-power sleep</td>
<td>No effect. DMA requests are functional.</td>
</tr>
<tr>
<td>Stop 0/Stop 1</td>
<td>The ADC is not operational. Its state is kept. The ADC consumes the static current recommended to disable the peripheral in advance in order to reduce power consumption.</td>
</tr>
<tr>
<td>Standby</td>
<td>The ADC is powered down and must be reinitialized after exiting Standby or Shutdown mode.</td>
</tr>
<tr>
<td>Shutdown</td>
<td></td>
</tr>
</tbody>
</table>
21.6 ADC interrupts

For each ADC, an interrupt can be generated:

- After ADC power-up, when the ADC is ready (flag ADRDY)
- On the end of any conversion for regular groups (flag EOC)
- On the end of a sequence of conversion for regular groups (flag EOS)
- On the end of any conversion for injected groups (flag JEOC)
- On the end of a sequence of conversion for injected groups (flag JEOS)
- When an analog watchdog detection occurs (flag AWD1, AWD2 and AWD3)
- When the end of sampling phase occurs (flag EOSMP)
- When the data overrun occurs (flag OVR)
- When the injected sequence context queue overflows (flag JQOVF)

Separate interrupt enable bits are available for flexibility.

Table 175. ADC interrupts per each ADC

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC ready</td>
<td>ADRDY</td>
<td>ADRDYIE</td>
</tr>
<tr>
<td>End of conversion of a regular group</td>
<td>EOC</td>
<td>EOCIE</td>
</tr>
<tr>
<td>End of sequence of conversions of a regular group</td>
<td>EOS</td>
<td>EOSIE</td>
</tr>
<tr>
<td>End of conversion of a injected group</td>
<td>JEOC</td>
<td>JEOCIE</td>
</tr>
<tr>
<td>End of sequence of conversions of an injected group</td>
<td>JEOS</td>
<td>JEOSIE</td>
</tr>
<tr>
<td>Analog watchdog 1 status bit is set</td>
<td>AWD1</td>
<td>AWD1IE</td>
</tr>
<tr>
<td>Analog watchdog 2 status bit is set</td>
<td>AWD2</td>
<td>AWD2IE</td>
</tr>
<tr>
<td>Analog watchdog 3 status bit is set</td>
<td>AWD3</td>
<td>AWD3IE</td>
</tr>
<tr>
<td>End of sampling phase</td>
<td>EOSMP</td>
<td>EOSMPIE</td>
</tr>
<tr>
<td>Overrun</td>
<td>OVR</td>
<td>OVRIE</td>
</tr>
<tr>
<td>Injected context queue overflows</td>
<td>JQOVF</td>
<td>JQOVFIE</td>
</tr>
</tbody>
</table>
21.7 ADC registers (for each ADC)

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

21.7.1 ADC interrupt and status register (ADC_ISR)

Address offset: 0x00
Reset value: 0x0000 0000

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 JQOVF: Injected context queue overflow
This bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to Section 21.4.21: Queue of context for injected conversions for more information.
0: No injected context queue overflow occurred (or the flag event was already acknowledged and cleared by software)
1: Injected context queue overflow has occurred

Bit 9 AWD3: Analog watchdog 3 flag
This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_TR3 register. It is cleared by software writing 1 to it.
0: No analog watchdog 3 event occurred (or the flag event was already acknowledged and cleared by software)
1: Analog watchdog 3 event occurred

Bit 8 AWD2: Analog watchdog 2 flag
This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_TR2 register. It is cleared by software writing 1 to it.
0: No analog watchdog 2 event occurred (or the flag event was already acknowledged and cleared by software)
1: Analog watchdog 2 event occurred

Bit 7 AWD1: Analog watchdog 1 flag
This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_TR1 register. It is cleared by software, writing 1 to it.
0: No analog watchdog 1 event occurred (or the flag event was already acknowledged and cleared by software)
1: Analog watchdog 1 event occurred

Bit 6 JEOS: Injected channel end of sequence flag
This bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it.
0: Injected conversion sequence not complete (or the flag event was already acknowledged and cleared by software)
1: Injected conversions complete
Bit 5  **JEOC**: Injected channel end of conversion flag
This bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register.
- 0: Injected channel conversion not complete (or the flag event was already acknowledged and cleared by software)
- 1: Injected channel conversion complete

Bit 4  **OVR**: ADC overrun
This bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it.
- 0: No overrun occurred (or the flag event was already acknowledged and cleared by software)
- 1: Overrun has occurred

Bit 3  **EOS**: End of regular sequence flag
This bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it.
- 0: Regular Conversions sequence not complete (or the flag event was already acknowledged and cleared by software)
- 1: Regular Conversions sequence complete

Bit 2  **EOC**: End of conversion flag
This bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register.
- 0: Regular channel conversion not complete (or the flag event was already acknowledged and cleared by software)
- 1: Regular channel conversion complete

Bit 1  **EOSMP**: End of sampling flag
This bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase.
- 0: not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)
- 1: End of sampling phase reached

Bit 0  **ADRDY**: ADC ready
This bit is set by hardware after the ADC has been enabled (bit ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests.
It is cleared by software writing 1 to it.
- 0: ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)
- 1: ADC is ready to start conversion
## 21.7.2 ADC interrupt enable register (ADC_IER)

Address offset: 0x04  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:11</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bit 10</th>
<th>JQOVFIE: Injected context queue overflow interrupt enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>Injected Context Queue Overflow interrupt disabled</td>
</tr>
<tr>
<td>1:</td>
<td>Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit is set.</td>
</tr>
<tr>
<td><strong>Note:</strong></td>
<td>The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 9</th>
<th>AWD3IE: Analog watchdog 3 interrupt enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>Analog watchdog 3 interrupt disabled</td>
</tr>
<tr>
<td>1:</td>
<td>Analog watchdog 3 interrupt enabled</td>
</tr>
<tr>
<td><strong>Note:</strong></td>
<td>The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 8</th>
<th>AWD2IE: Analog watchdog 2 interrupt enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>Analog watchdog 2 interrupt disabled</td>
</tr>
<tr>
<td>1:</td>
<td>Analog watchdog 2 interrupt enabled</td>
</tr>
<tr>
<td><strong>Note:</strong></td>
<td>The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>AWD1IE: Analog watchdog 1 interrupt enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>Analog watchdog 1 interrupt disabled</td>
</tr>
<tr>
<td>1:</td>
<td>Analog watchdog 1 interrupt enabled</td>
</tr>
<tr>
<td><strong>Note:</strong></td>
<td>The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 6</th>
<th>JEOSIE: End of injected sequence of conversions interrupt enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>JEOS interrupt disabled</td>
</tr>
<tr>
<td>1:</td>
<td>JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set.</td>
</tr>
<tr>
<td><strong>Note:</strong></td>
<td>The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).</td>
</tr>
</tbody>
</table>
Bit 5  **JEOCIE**: End of injected conversion interrupt enable
This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt.
0: JEOC interrupt disabled.
1: JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set.
*Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).*

Bit 4  **OVRIE**: Overrun interrupt enable
This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion.
0: Overrun interrupt disabled
1: Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.
*Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).*

Bit 3  **EOSIE**: End of regular sequence of conversions interrupt enable
This bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt.
0: EOS interrupt disabled
1: EOS interrupt enabled. An interrupt is generated when the EOS bit is set.
*Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).*

Bit 2  **EOCIE**: End of regular conversion interrupt enable
This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt.
0: EOC interrupt disabled.
1: EOC interrupt enabled. An interrupt is generated when the EOC bit is set.
*Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).*

Bit 1  **EOSMPIE**: End of sampling flag interrupt enable for regular conversions
This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions.
0: EOSMP interrupt disabled.
1: EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.
*Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).*

Bit 0  **ADRDYIE**: ADC ready interrupt enable
This bit is set and cleared by software to enable/disable the ADC Ready interrupt.
0: ADRDY interrupt disabled.
1: ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.
*Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*
21.7.3 ADC control register (ADC_CR)

Address offset: 0x08
Reset value: 0x2000 0000

Bit 31 ADCAL: ADC calibration
This bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for single-ended or differential inputs mode.
It is cleared by hardware after calibration is complete.
0: Calibration complete
1: Write 1 to calibrate the ADC. Read at 1 means that a calibration in progress.
Note: The software is allowed to launch a calibration by setting ADCAL only when ADEN = 0.
The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN = 1 and ADSTART = 0 and JADSTART = 0 (ADC enabled and no conversion is ongoing)

Bit 30 ADCALDIF: Differential mode for calibration
This bit is set and cleared by software to configure the single-ended or differential inputs mode for the calibration.
0: Writing ADCAL launches a calibration in single-ended inputs mode.
1: Writing ADCAL launches a calibration in differential inputs mode.
Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).

Bit 29 DEEPPWD: Deep-power-down enable
This bit is set and cleared by software to put the ADC in Deep-power-down mode.
0: ADC not in Deep-power down
1: ADC in Deep-power-down (default reset state)
Note: The software is allowed to write this bit only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).

Bit 28 ADVREGEN: ADC voltage regulator enable
This bits is set by software to enable the ADC voltage regulator.
Before performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time.
0: ADC Voltage regulator disabled
1: ADC Voltage regulator enabled.
For more details about the ADC voltage regulator enable and disable sequences, refer to Section 21.4.6: ADC Deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN).
The software can program this bit field only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).
Bits 27:6  Reserved, must be kept at reset value.

Bit 5  **JADSTP**: ADC stop of injected conversion command

This bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command).

It is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configure. The ADC is then ready to accept a new start of injected conversions (JADSTART command).

0: No ADC stop injected conversion command ongoing
1: Write 1 to stop injected conversions ongoing. Read 1 means that an ADSTP command is in progress.

*Note:* The software is allowed to set JADSTP only when JADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC)

In Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)

Bit 4  **ADSTP**: ADC stop of regular conversion command

This bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command).

It is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configure. The ADC is then ready to accept a new start of regular conversions (ADSTART command).

0: No ADC stop regular conversion command ongoing
1: Write 1 to stop regular conversions ongoing. Read 1 means that an ADSTP command is in progress.

*Note:* The software is allowed to set ADSTP only when ADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC).

In auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).

In dual ADC regular simultaneous mode and interleaved mode, the bit ADSTP of the master ADC must be used to stop regular conversions. The other ADSTP bit is inactive.

Bit 3  **JADSTART**: ADC start of injected conversion

This bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN[1:0], a conversion starts immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration).

It is cleared by hardware:

- in single conversion mode when software trigger is selected (JEXTSEL = 0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag.
- in all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware.

0: No ADC injected conversion is ongoing
1: Write 1 to start injected conversions. Read 1 means that the ADC is operating and eventually converting an injected channel.

*Note:* The software is allowed to set JADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC).

In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)
Bit 2 **ADSTART**: ADC start of regular conversion

This bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN[1:0], a conversion starts immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration).

It is cleared by hardware:
- in single conversion mode when software trigger is selected (EXTSEL = 0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag.
- in all cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware.

0: No ADC regular conversion is ongoing.
1: Write 1 to start regular conversions. Read 1 means that the ADC is operating and eventually converting a regular channel.

*Note: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC)*

In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)

Bit 1 **ADDIS**: ADC disable command

This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state).

It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time).

0: no ADDIS command ongoing
1: Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress.

*Note: The software is allowed to set ADDIS only when ADEN = 1 and both ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)*

Bit 0 **ADEN**: ADC enable control

This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the flag ADRDY has been set.

It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.

0: ADC is disabled (OFF state)
1: Write 1 to enable the ADC.

*Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)*
21.7.4 ADC configuration register (ADC_CFGR)

Address offset: 0x0C
Reset value: 0x8000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>JQDIS</td>
<td>AWD1CH[4:0]</td>
<td>JAUTO</td>
<td>JAWD1 EN</td>
<td>AWD1 EN</td>
<td>AWD1S GL</td>
<td>JQM</td>
<td>JDISC EN</td>
<td>DISCNUM[2:0]</td>
<td>DISC EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Bit 31 JQDIS:** Injected Queue disable
These bits are set and cleared by software to disable the Injected Queue mechanism:
0: Injected Queue enabled
1: Injected Queue disabled

Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing).
A set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared.

**Bits 30:26 AWD1CH[4:0]:** Analog watchdog 1 channel selection
These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.
00000: ADC analog input channel 0 monitored by AWD1 (available on ADC1 only)
00001: ADC analog input channel 1 monitored by AWD1
......
10010: ADC analog input channel 18 monitored by AWD1
others: reserved, must not be used

Note: Some channels are not connected physically. Keep the corresponding AWD1CH[4:0] setting to the reset value.
The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers.
The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

**Bit 25 JAUTO:** Automatic injected group conversion
This bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion.
0: Automatic injected group conversion disabled
1: Automatic injected group conversion enabled

Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing).
When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit JAUTO of the slave ADC is no more writable and its content is equal to the bit JAUTO of the master ADC.
Bit 24 **JAWD1EN**: Analog watchdog 1 enable on injected channels
This bit is set and cleared by software.
0: Analog watchdog 1 disabled on injected channels
1: Analog watchdog 1 enabled on injected channels

*Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).*

Bit 23 **AWD1EN**: Analog watchdog 1 enable on regular channels
This bit is set and cleared by software.
0: Analog watchdog 1 disabled on regular channels
1: Analog watchdog 1 enabled on regular channels

*Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).*

Bit 22 **AWD1SGL**: Enable the watchdog 1 on a single channel or on all channels
This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels.
0: Analog watchdog 1 enabled on all channels
1: Analog watchdog 1 enabled on a single channel

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*

Bit 21 **JQM**: JSQR queue mode
This bit is set and cleared by software.
It defines how an empty Queue is managed.
0: JSQR mode 0: The Queue is never empty and maintains the last written configuration into JSQR.
1: JSQR mode 1: The Queue can be empty and when this occurs, the software and hardware triggers of the injected sequence are both internally disabled just after the completion of the last valid injected sequence.

Refer to **Section 21.4.21: Queue of context for injected conversions** for more information.

*Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).*

*When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit JQM of the slave ADC is no more writable and its content is equal to the bit JQM of the master ADC.*

Bit 20 **JDISCEN**: Discontinuous mode on injected channels
This bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group.
0: Discontinuous mode on injected channels disabled
1: Discontinuous mode on injected channels enabled

*Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).*

*It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.*

*When dual mode is enabled (bits DUAL of ADCx_CCR register are not equal to zero), the bit JDISCEN of the slave ADC is no more writable and its content is equal to the bit JDISCEN of the master ADC.*
Bits 19:17 **DISCNUM[2:0]**: Discontinuous mode channel count
- These bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger.
  - 000: 1 channel
  - 001: 2 channels
  - ...
  - 111: 8 channels

*Note:* The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bits DISCNUM[2:0] of the slave ADC are no more writable and their content is equal to the bits DISCNUM[2:0] of the master ADC.

Bit 16 **DISCEN**: Discontinuous mode for regular channels
- This bit is set and cleared by software to enable/disable Discontinuous mode for regular channels.
  - 0: Discontinuous mode for regular channels disabled
  - 1: Discontinuous mode for regular channels enabled

*Note:* It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1.

It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.

The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit DISCEN of the slave ADC is no more writable and its content is equal to the bit DISCEN of the master ADC.

Bit 15 **ALIGN**: Data alignment
- This bit is set and cleared by software to select right or left alignment. Refer to Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN).
  - 0: Right alignment
  - 1: Left alignment

*Note:* The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

Bit 14 **AUTDLY**: Delayed conversion mode
- This bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode.
  - 0: Auto-delayed conversion mode off
  - 1: Auto-delayed conversion mode on

*Note:* The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit AUTDLY of the slave ADC is no more writable and its content is equal to the bit AUTDLY of the master ADC.
Bit 13  **CONT**: Single / continuous conversion mode for regular conversions

This bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared.

0: Single conversion mode
1: Continuous conversion mode

*Note:* It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1.

The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

When dual mode is enabled (DUAL bits in ADCx_CCR register are not equal to zero), the bit CONT of the slave ADC is no more writable and its content is equal to the bit CONT of the master ADC.

Bit 12  **OVRMOD**: Overrun mode

This bit is set and cleared by software and configure the way data overrun is managed.

0: ADC_DR register is preserved with the old data when an overrun is detected.
1: ADC_DR register is overwritten with the last conversion result when an overrun is detected.

*Note:* The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bits 11:10  **EXTEN[1:0]**: External trigger enable and polarity selection for regular channels

These bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group.

00: Hardware trigger detection disabled (conversions can be launched by software)
01: Hardware trigger detection on the rising edge
10: Hardware trigger detection on the falling edge
11: Hardware trigger detection on both the rising and falling edges

*Note:* The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bits 9:5  **EXTSEL[4:0]**: External trigger selection for regular group

These bits select the external event used to trigger the start of conversion of a regular group:

00000: Event 0
00001: Event 1
00010: Event 2
00011: Event 3
00100: Event 4
00101: Event 5
00110: Event 6
00111: Event 7
... 11111: Event 31

*Note:* The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bits 4:3  **RES[1:0]**: Data resolution

These bits are written by software to select the resolution of the conversion.

00: 12-bit
01: 10-bit
10: 8-bit
11: 6-bit

*Note:* The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
21.7.5 ADC configuration register 2 (ADC_CFG2)

Address offset: 0x10
Reset value: 0x0000 0000

Bit 2 Reserved, must be kept at reset value.

Bit 1 **DMACFG**: Direct memory access configuration
- This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1.
  - 0: DMA One Shot mode selected
  - 1: DMA Circular mode selected
- For more details, refer to Section : Managing conversions using the DMA
- Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
- In dual-ADC modes, this bit is not relevant and replaced by control bit DMACFG of the ADCx_CCR register.

Bit 0 **DMAEN**: Direct memory access enable
- This bit is set and cleared by software to enable the generation of DMA requests. This allows to use the DMA to manage automatically the converted data. For more details, refer to Section : Managing conversions using the DMA.
  - 0: DMA disabled
  - 1: DMA enabled
- Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
- In dual-ADC modes, this bit is not relevant and replaced by control bits MDMA[1:0] of the ADCx_CCR register.
Bits 31:28  Reserved, must be kept at reset value.

Bit 27  **SMPTRIG**: Sampling time control trigger mode
- This bit is set and cleared by software to enable the sampling time control trigger mode.
  - 0: Sampling time control trigger mode disabled
  - 1: Sampling time control trigger mode enabled
- The sampling time starts on the trigger rising edge, and the conversion on the trigger falling edge.
- **EXTEN[1:0]** bits should be set to 01. BULB bit must not be set when the SMPTRIG bit is set.
- When **EXTEN[1:0]** bits are set to 00, set SWTRIG to start the sampling and clear SWTRIG bit to start the conversion.
  
  *Note:* The software is allowed to write this bit only when **ADSTART** = 0 (which ensures that no conversion is ongoing).

Bit 26  **BULB**: Bulb sampling mode
- This bit is set and cleared by software to enable the bulb sampling mode.
  - 0: Bulb sampling mode disabled
  - 1: Bulb sampling mode enabled. The sampling period starts just after the previous end of conversion.
- **SAMPTRIG** bit must not be set when the BULB bit is set.
- The very first ADC conversion is performed with the sampling time specified in SMPx bits.
  
  *Note:* The software is allowed to write this bit only when **ADSTART** = 0 (which ensures that no conversion is ongoing).

Bit 25  **SWTRIG**: Software trigger bit for sampling time control trigger mode
- This bit is set and cleared by software to enable the bulb sampling mode.
  - 0: Software trigger starts the conversion for sampling time control trigger mode
  - 1: Software trigger starts the sampling for sampling time control trigger mode
  
  *Note:* The software is allowed to write this bit only when **ADSTART** = 0 (which ensures that no conversion is ongoing).

Bits 24:17  Reserved, must be kept at reset value.

Bit 16  **GCOMP**: Gain compensation mode
- This bit is set and cleared by software to enable the gain compensation mode.
  - 0: Regular ADC operating mode
  - 1: Gain compensation enabled and applied on all channels
  
  *Note:* The software is allowed to write this bit only when **ADSTART** = 0 (which ensures that no conversion is ongoing).

Bits 15:11  Reserved, must be kept at reset value.

Bit 10  **ROVSM**: Regular Oversampling mode
- This bit is set and cleared by software to select the regular oversampling mode.
  - 0: Continued mode: When injected conversions are triggered, the oversampling is temporary stopped and continued after the injection sequence (oversampling buffer is maintained during injected sequence)
  - 1: Resumed mode: When injected conversions are triggered, the current oversampling is aborted and resumed from start after the injection sequence (oversampling buffer is zeroed by injected sequence start)
  
  *Note:* The software is allowed to write this bit only when **ADSTART** = 0 (which ensures that no conversion is ongoing).
Bit 9  **TROVS**: Triggered Regular Oversampling
- This bit is set and cleared by software to enable triggered oversampling
  - 0: All oversampled conversions for a channel are done consecutively following a trigger
  - 1: Each oversampled conversion for a channel needs a new trigger

  *Note:* The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).

Bits 8:5  **OVSS[3:0]**: Oversampling shift
- This bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result.
  - 0000: No shift
  - 0001: Shift 1-bit
  - 0010: Shift 2-bits
  - 0011: Shift 3-bits
  - 0100: Shift 4-bits
  - 0101: Shift 5-bits
  - 0110: Shift 6-bits
  - 0111: Shift 7-bits
  - 1000: Shift 8-bits
  - Other codes reserved

  *Note:* The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).

Bits 4:2  **OVSR[2:0]**: Oversampling ratio
- This bitfield is set and cleared by software to define the oversampling ratio.
  - 000: 2x
  - 001: 4x
  - 010: 8x
  - 011: 16x
  - 100: 32x
  - 101: 64x
  - 110: 128x
  - 111: 256x

  *Note:* The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).

Bit 1  **JOVSE**: Injected Oversampling Enable
- This bit is set and cleared by software to enable injected oversampling.
  - 0: Injected Oversampling disabled
  - 1: Injected Oversampling enabled

  *Note:* The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)

Bit 0  **ROVSE**: Regular Oversampling Enable
- This bit is set and cleared by software to enable regular oversampling.
  - 0: Regular Oversampling disabled
  - 1: Regular Oversampling enabled

  *Note:* The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)
### 21.7.6 ADC sample time register 1 (ADC_SMPR1)

Address offset: 0x14
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>SMPPLUS: Addition of one clock cycle to the sampling time</th>
</tr>
</thead>
<tbody>
<tr>
<td>1:</td>
<td>2.5 ADC clock cycle sampling time becomes 3.5 ADC clock cycles for the ADC_SMPR1 and ADC_SMPR2 registers.</td>
</tr>
<tr>
<td>0:</td>
<td>The sampling time remains set to 2.5 ADC clock cycles remains</td>
</tr>
</tbody>
</table>

*To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0.*

**Bit 30** Reserved, must be kept at reset value.

**Bits 29:0 SMPx[2:0]:** Channel x sampling time selection (x = 9 to 0)

These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.

- 000: 2.5 ADC clock cycles
- 001: 6.5 ADC clock cycles
- 010: 12.5 ADC clock cycles
- 011: 24.5 ADC clock cycles
- 100: 47.5 ADC clock cycles
- 101: 92.5 ADC clock cycles
- 110: 247.5 ADC clock cycles
- 111: 640.5 ADC clock cycles

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.*

### 21.7.7 ADC sample time register 2 (ADC_SMPR2)

Address offset: 0x18
Reset value: 0x0000 0000

| Bit 31 | Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.*
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2.5 ADC clock cycle sampling time becomes 3.5 ADC clock cycles for the ADC_SMPR1 and ADC_SMPR2 registers.</td>
</tr>
<tr>
<td>0:</td>
<td>The sampling time remains set to 2.5 ADC clock cycles remains</td>
</tr>
</tbody>
</table>

*To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0.*

**Bit 30** Reserved, must be kept at reset value.

**Bits 29:0 SMPx[2:0]:** Channel x sampling time selection (x = 9 to 0)

These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.

- 000: 2.5 ADC clock cycles
- 001: 6.5 ADC clock cycles
- 010: 12.5 ADC clock cycles
- 011: 24.5 ADC clock cycles
- 100: 47.5 ADC clock cycles
- 101: 92.5 ADC clock cycles
- 110: 247.5 ADC clock cycles
- 111: 640.5 ADC clock cycles

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.*
Bits 31:27  Reserved, must be kept at reset value.

Bits 26:0  **SMPx[2:0]**: Channel x sampling time selection (x = 18 to 10)
These bits are written by software to select the sampling time individually for each channel.
During sampling cycles, the channel selection bits must remain unchanged.
000: 2.5 ADC clock cycles
001: 6.5 ADC clock cycles
010: 12.5 ADC clock cycles
011: 24.5 ADC clock cycles
100: 47.5 ADC clock cycles
101: 92.5 ADC clock cycles
110: 247.5 ADC clock cycles
111: 640.5 ADC clock cycles

*Note:* The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.

### 21.7.8 ADC watchdog threshold register 1 (ADC_TR1)
Address offset: 0x20
Reset value: 0x0FFF 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Res</th>
<th><strong>HT1[11:0]</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Res</th>
<th><strong>AWDFILT[2:0]</strong></th>
<th><strong>LT1[11:0]</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:28  Reserved, must be kept at reset value.

Bits 27:16  **HT1[11:0]**: Analog watchdog 1 higher threshold
These bits are written by software to define the higher threshold for the analog watchdog 1.
Refer to Section 21.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx).

*Note:* The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).
Bit 15 Reserved, must be kept at reset value.

Bits 14:12 **AWDFILT**: Analog watchdog filtering parameter
This bit is set and cleared by software.
000: No filtering
001: two consecutive detection generates an AWDx flag or an interrupt
...
111: Eight consecutive detection generates an AWDx flag or an interrupt

*Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).*

Bits 11:0 **LT1[11:0]**: Analog watchdog 1 lower threshold
These bits are written by software to define the lower threshold for the analog watchdog 1.
Refer to Section 21.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*

### 21.7.9 ADC watchdog threshold register 2 (ADC_TR2)

Address offset: 0x24

Reset value: 0x00FF 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:16 **HT2[7:0]**: Analog watchdog 2 higher threshold
These bits are written by software to define the higher threshold for the analog watchdog 2.
Refer to Section 21.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 **LT2[7:0]**: Analog watchdog 2 lower threshold
These bits are written by software to define the lower threshold for the analog watchdog 2.
Refer to Section 21.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*
### 21.7.10 ADC watchdog threshold register 3 (ADC_TR3)

Address offset: 0x28  
Reset value: 0x00FF 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:16 **HT3[7:0]:** Analog watchdog 3 higher threshold  
These bits are written by software to define the higher threshold for the analog watchdog 3.  
Refer to Section 21.4.28: Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 **LT3[7:0]:** Analog watchdog 3 lower threshold  
These bits are written by software to define the lower threshold for the analog watchdog 3.  
This watchdog compares the 8-bit of LT3 with the 8 MSB of the converted data.

*Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*

### 21.7.11 ADC regular sequence register 1 (ADC_SQR1)

Address offset: 0x30  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

| SQ2[3:0]| rw | rw | rw | rw | rw | rw | rw | rw |
| SQ1[4:0]| rw | rw | rw | rw | rw | rw | rw | rw |
| L[3:0]| rw | rw | rw | rw | rw | rw | rw | rw |

Bits 31:29 Reserved, must be kept at reset value.

Bits 28:24 **SQ4[4:0]:** fourth conversion in regular sequence  
These bits are written by software with the channel number (0 to 18) assigned as the fourth in the regular conversion sequence.

*Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).*

Bit 23 Reserved, must be kept at reset value.
Bits 22:18 SQ3[4:0]: third conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the third in
the regular conversion sequence.

Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures
that no regular conversion is ongoing).

Bit 17 Reserved, must be kept at reset value.

Bits 16:12 SQ2[4:0]: second conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the second
in the regular conversion sequence.

Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures
that no regular conversion is ongoing).

Bit 11 Reserved, must be kept at reset value.

Bits 10:6 SQ1[4:0]: first conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the first in
the regular conversion sequence.

Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures
that no regular conversion is ongoing).

Bits 5:4 Reserved, must be kept at reset value.

Bits 3:0 L[3:0]: Regular channel sequence length
These bits are written by software to define the total number of conversions in the regular
channel conversion sequence.

0000: 1 conversion
0001: 2 conversions
...
1111: 16 conversions

Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures
that no regular conversion is ongoing).

Note: Some channels are not connected physically and must not be selected for conversion.

21.7.12 ADC regular sequence register 2 (ADC_SQR2)
Address offset: 0x34
Reset value: 0x0000 0000
Note: Some channels are not connected physically and must not be selected for conversion.

21.7.13 ADC regular sequence register 3 (ADC_SQR3)

Address offset: 0x38

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:29 Reserved, must be kept at reset value.
Bits 28:24 **SQ14[4:0]**: 14th conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the 14th in the regular conversion sequence.
*Note*: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bit 23 Reserved, must be kept at reset value.

Bits 22:18 **SQ13[4:0]**: 13th conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the 13th in the regular conversion sequence.
*Note*: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bit 17 Reserved, must be kept at reset value.

Bits 16:12 **SQ12[4:0]**: 12th conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the 12th in the regular conversion sequence.
*Note*: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bit 11 Reserved, must be kept at reset value.

Bits 10:6 **SQ11[4:0]**: 11th conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the 11th in the regular conversion sequence.
*Note*: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bit 5 Reserved, must be kept at reset value.

Bits 4:0 **SQ10[4:0]**: 10th conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the 10th in the regular conversion sequence.
*Note*: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

*Note*: Some channels are not connected physically and must not be selected for conversion.

### 21.7.14 ADC regular sequence register 4 (ADC_SQR4)

Address offset: 0x3C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:11 Reserved, must be kept at reset value.
Bits 10:6 **SQ16[4:0]**: 16th conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the 16th in the regular conversion sequence.
*Note:* The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bit 5 Reserved, must be kept at reset value.

Bits 4:0 **SQ15[4:0]**: 15th conversion in regular sequence
These bits are written by software with the channel number (0 to 18) assigned as the 15th in the regular conversion sequence.
*Note:* The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

*Note:* Some channels are not connected physically and must not be selected for conversion.

### 21.7.15 ADC regular data register (ADC_DR)

**Address offset:** 0x40  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**RDATA[15:0]**

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **RDATA[15:0]:** Regular data converted  
These bits are read-only. They contain the conversion result from the last converted regular channel.  
The data are left- or right-aligned as described in Section 21.4.26: Data management.

### 21.7.16 ADC injected sequence register (ADC_JSQR)

**Address offset:** 0x4C  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

JSQ20  
JSQ1[4:0]  
JEXT[1:0]  
JEXTSEL[4:0]  
JL[1:0]

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:27  **JSQ4[4:0]**: fourth conversion in the injected sequence
These bits are written by software with the channel number (0 to 18) assigned as the fourth in the injected conversion sequence.

*Note:* The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing), unless the context queue is enabled (JQDIS = 0 in the ADC_CFGR register).

Bit 26  Reserved, must be kept at reset value.

Bits 25:21  **JSQ3[4:0]**: third conversion in the injected sequence
These bits are written by software with the channel number (0 to 18) assigned as the third in the injected conversion sequence.

*Note:* The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing), unless the context queue is enabled (JQDIS = 0 in the ADC_CFGR register).

Bit 20  Reserved, must be kept at reset value.

Bits 19:15  **JSQ2[4:0]**: second conversion in the injected sequence
These bits are written by software with the channel number (0 to 18) assigned as the second in the injected conversion sequence.

*Note:* The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing), unless the context queue is enabled (JQDIS = 0 in the ADC_CFGR register).

Bit 14  Reserved, must be kept at reset value.

Bits 13:9  **JSQ1[4:0]**: first conversion in the injected sequence
These bits are written by software with the channel number (0 to 18) assigned as the first in the injected conversion sequence.

*Note:* The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing), unless the context queue is enabled (JQDIS = 0 in the ADC_CFGR register).

Bits 8:7  **JEXTEN[1:0]**: External Trigger Enable and Polarity Selection for injected channels
These bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group.

00: If JQDIS = 0 (queue enabled), Hardware and software trigger detection disabled
00: If JQDIS = 1 (queue disabled), Hardware trigger detection disabled (conversions can be launched by software)
01: Hardware trigger detection on the rising edge
10: Hardware trigger detection on the falling edge
11: Hardware trigger detection on both the rising and falling edges

*Note:* The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).

If JQM = 1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Section 21.4.21: Queue of context for injected conversions)
21.7.17 ADC offset y register (ADC_OFRy)

Address offset: 0x60 + 0x04 * (y -1), (y= 1 to 4)

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bit 31 **OFFSET_EN**: Offset y enable

This bit is written by software to enable or disable the offset programmed into bits OFFSETy[11:0].

Note: *The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).*
Bits 30:26 **OFFSET_CH[4:0]**: Channel selection for the data offset y

These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[11:0] applies.

*Note:* The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

Some channels are not connected physically and must not be selected for the data offset y.

Bit 25 **SATEN**: Saturation enable

This bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function.

0: No saturation control, offset result can be signed
1: Saturation enabled, offset result unsigned and saturated at 0x000 and 0xFFF

*Note:* The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

Bit 24 **OFFSETPOS**: Positive offset

This bit is set and cleared by software to enable the positive offset.

0: Negative offset
1: Positive offset

*Note:* The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

Bits 23:12 Reserved, must be kept at reset value.

Bits 11:0 **OFFSET[11:0]**: Data offset y for the channel programmed into bits OFFSETy_CH[4:0]

These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).

*Note:* The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.

Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[11:0] which is subtracted when converting channel 4.

### 21.7.18 ADC injected channel y data register (ADC_JDRy)

Address offset: 0x80 + 0x04 * (y - 1), (y = 1 to 4)

Reset value: 0x0000 0000
21.7.19 ADC analog watchdog 2 configuration register (ADC_AWD2CR)

Address offset: 0xA0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:19</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>

Bits 15:0 \( \text{JDATA}[15:0] \): Injected data
These bits are read-only. They contain the conversion result from injected channel \( y \). The data are left- or right-aligned as described in Section 21.4.26: Data management.

Note: The channels selected by AWD2CH must be also selected into the SQRI or JSQRi registers. The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).

Some channels are not connected physically and must not be selected for the analog watchdog.

21.7.20 ADC analog watchdog 3 configuration register (ADC_AWD3CR)

Address offset: 0xA4
Reset value: 0x0000 0000

| Bits 31:19 | Reserved, must be kept at reset value. |
21.7.21 ADC differential mode selection register (ADC_DIFSEL)

Address offset: 0xB0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:19 Reserved, must be kept at reset value.

Bits 18:0 DIFSEL[18:0]: Differential mode for channels 18 to 0.

These bits are set and cleared by software. They allow to select if a channel is configured as single-ended or differential mode.

DIFSEL[i] = 0: ADC analog input channel i is configured in single ended mode
DIFSEL[i] = 1: ADC analog input channel i is configured in differential mode

Note: The DIFSEL bits corresponding to channels that are either connected to a single-ended I/O port or to an internal channel must be kept their reset value (single-ended input mode).

The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).

21.7.22 ADC calibration factors (ADC_CALFACT)

Address offset: 0xB4
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
21.7.23 ADC Gain compensation Register (ADC_GCOMP)

Address offset: 0xC0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0

| Bits 31:14: Reserved, must be kept at reset value. |
| Bits 13:0 GCOMPCOEFF[13:0]: Gain compensation coefficient |
| These bits are set and cleared by software to program the gain compensation coefficient. |
| 00 0000 0000 0000: gain factor of 0.5 |
| 01 0000 0000 0000: gain factor of 1 |
| 10 0000 0000 0000: gain factor of 2 |
| 11 0000 0000 0000: gain factor of 3 |
| The coefficient is divided by 4096 to get the gain factor ranging from 0 to 3.999756. |

Note: This gain compensation is only applied when GCOMP bit of ADC_CFG2 register is 1.
21.8 **ADC common registers**

These registers define the control and status registers common to master and slave ADCs:

21.8.1 **ADCx common status register (ADCx_CSR) (x = 12 or 345)**

Address offset: 0x300
Reset value: 0x0000 0000

This register provides an image of the status bits of the different ADCs. Nevertheless it is read-only and does not allow to clear the different status bits. Instead each status bit must be cleared by writing 0 to it in the corresponding ADC_ISR register.

One interface controls ADC1 and ADC2, while the other interface controls ADC3, ADC4 and ADC5.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>30</td>
<td>JQOVF_MST: Injected Context Queue Overflow flag of the slave ADC. This bit is a copy of the JQOVF bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>29</td>
<td>AWD3_MST: Analog watchdog 3 flag of the slave ADC. This bit is a copy of the AWD3 bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>28</td>
<td>AWD2_MST: Analog watchdog 2 flag of the slave ADC. This bit is a copy of the AWD2 bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>27</td>
<td>AWD1_MST: Analog watchdog 1 flag of the slave ADC. This bit is a copy of the AWD1 bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>26</td>
<td>JEOS_MST: End of injected sequence flag of the slave ADC. This bit is a copy of the JEOS bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>25</td>
<td>JEOC_MST: End of injected conversion flag of the slave ADC. This bit is a copy of the JEOC bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>24</td>
<td>EOS_MST: End of regular sequence flag of the slave ADC. This bit is a copy of the EOS bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>23</td>
<td>OVR_MST: Overrun flag of the slave ADC. This bit is a copy of the OVR bit in the corresponding ADC_ISR register.</td>
</tr>
<tr>
<td>22</td>
<td>EOSMP_MST: End of Sampling phase flag of the slave ADC. This bit is a copy of the EOSMP2 bit in the corresponding ADC_ISR register.</td>
</tr>
</tbody>
</table>
21.8.2 ADCx common control register (ADCx_CCR) (x = 12 or 345)

Address offset: 0x308
Reset value: 0x0000 0000

One interface controls ADC1 and ADC2, while the other interface controls ADC3, ADC4 and ADC5.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bit 24 **VBATSEL**: VBAT selection
This bit is set and cleared by software to control VBAT.
0: VBAT channel disabled.
1: VBAT channel enabled

Bit 23 **VSENSESEL**: VTS selection
This bit is set and cleared by software to control VTS.
0: Temperature sensor channel disabled
1: Temperature sensor channel enabled

Bit 22 **VREFEN**: VREFINT enable
This bit is set and cleared by software to enable/disable the VREFINT channel.
0: VREFINT channel disabled
1: VREFINT channel enabled

Bits 21:18 **PRESC[3:0]**: ADC prescaler
These bits are set and cleared by software to select the frequency of the clock to the ADC.
The clock is common for all the ADCs.
0000: input ADC clock not divided
0001: input ADC clock divided by 2
0010: input ADC clock divided by 4
0011: input ADC clock divided by 6
0100: input ADC clock divided by 8
0101: input ADC clock divided by 10
0110: input ADC clock divided by 12
0111: input ADC clock divided by 16
1000: input ADC clock divided by 32
1001: input ADC clock divided by 64
1010: input ADC clock divided by 128
1011: input ADC clock divided by 256
other: reserved

*Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0). The ADC prescaler value is applied only when CKMODE[1:0] = 00.*

Bits 17:16 **CKMODE[1:0]**: ADC clock mode
These bits are set and cleared by software to define the ADC clock scheme (which is common to both master and slave ADCs):
00: adc_ker_ck (x = 123) (Asynchronous clock mode), generated at product level (refer to Section 6: Reset and clock control (RCC))
01: adc_hclk/1 (Synchronous clock mode). This configuration must be enabled only if the AHB clock prescaler is set (HPRE[3:0] = 0xxx in RCC_CFGR register) and if the system clock has a 50% duty cycle.
10: adc_hclk/2 (Synchronous clock mode)
11: adc_hclk/4 (Synchronous clock mode)

In all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion.

*Note: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).*
Bits 15:14 MDMA[1:0]: Direct memory access mode for dual ADC mode

This bitfield is set and cleared by software. Refer to the DMA controller section for more details.
00: MDMA mode disabled
01: Reserved
10: MDMA mode enabled for 12 and 10-bit resolution
11: MDMA mode enabled for 8 and 6-bit resolution

Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bit 13 DMACFG: DMA configuration (for dual ADC mode)

This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1.
0: DMA One Shot mode selected
1: DMA Circular mode selected

For more details, refer to Section : Managing conversions using the DMA

Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).

Bit 12 Reserved, must be kept at reset value.

Bits 11:8 DELAY: Delay between 2 sampling phases

These bits are set and cleared by software. These bits are used in dual interleaved modes. Refer to Table 176 for the value of ADC resolution versus DELAY bits values.

Note: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).

Bits 7:5 Reserved, must be kept at reset value.

Bits 4:0 DUAL[4:0]: Dual ADC mode selection

These bits are written by software to select the operating mode.
All the ADCs independent:
00000: Independent mode

00001 to 01001: Dual mode, master and slave ADCs working together
00001: Combined regular simultaneous + injected simultaneous mode
00010: Combined regular simultaneous + alternate trigger mode
00011: Combined Interleaved mode + injected simultaneous mode
00100: Reserved
00101: Injected simultaneous mode only
00110: Regular simultaneous mode only
00111: Interleaved mode only
01001: Alternate trigger mode only
All other combinations are reserved and must not be programmed

Note: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).

Table 176. DELAY bits versus ADC resolution

<table>
<thead>
<tr>
<th>DELAY bits</th>
<th>12-bit resolution</th>
<th>10-bit resolution</th>
<th>8-bit resolution</th>
<th>6-bit resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>1 * Tadc_ker_ck</td>
<td>1 * Tadc_ker_ck</td>
<td>1 * Tadc_ker_ck</td>
<td>1 * Tadc_ker_ck</td>
</tr>
<tr>
<td>0001</td>
<td>2 * Tadc_ker_ck</td>
<td>2 * Tadc_ker_ck</td>
<td>2 * Tadc_ker_ck</td>
<td>2 * Tadc_ker_ck</td>
</tr>
<tr>
<td>0010</td>
<td>3 * Tadc_ker_ck</td>
<td>3 * Tadc_ker_ck</td>
<td>3 * Tadc_ker_ck</td>
<td>3 * Tadc_ker_ck</td>
</tr>
</tbody>
</table>
Table 176. DELAY bits versus ADC resolution (continued)

<table>
<thead>
<tr>
<th>DELAY bits</th>
<th>12-bit resolution</th>
<th>10-bit resolution</th>
<th>8-bit resolution</th>
<th>6-bit resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>0011</td>
<td>4 * Tadc_ker_ck</td>
<td>4 * Tadc_ker_ck</td>
<td>4 * Tadc_ker_ck</td>
<td>4 * Tadc_ker_ck</td>
</tr>
<tr>
<td>0100</td>
<td>5 * Tadc_ker_ck</td>
<td>5 * Tadc_ker_ck</td>
<td>5 * Tadc_ker_ck</td>
<td>5 * Tadc_ker_ck</td>
</tr>
<tr>
<td>0101</td>
<td>6 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
<tr>
<td>0110</td>
<td>7 * Tadc_ker_ck</td>
<td>7 * Tadc_ker_ck</td>
<td>7 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
<tr>
<td>0111</td>
<td>8 * Tadc_ker_ck</td>
<td>8 * Tadc_ker_ck</td>
<td>8 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
<tr>
<td>1000</td>
<td>9 * Tadc_ker_ck</td>
<td>9 * Tadc_ker_ck</td>
<td>8 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
<tr>
<td>1001</td>
<td>10 * Tadc_ker_ck</td>
<td>10 * Tadc_ker_ck</td>
<td>8 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
<tr>
<td>1010</td>
<td>11 * Tadc_ker_ck</td>
<td>10 * Tadc_ker_ck</td>
<td>8 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
<tr>
<td>1011</td>
<td>12 * Tadc_ker_ck</td>
<td>10 * Tadc_ker_ck</td>
<td>8 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
<tr>
<td>others</td>
<td>12 * Tadc_ker_ck</td>
<td>10 * Tadc_ker_ck</td>
<td>8 * Tadc_ker_ck</td>
<td>6 * Tadc_ker_ck</td>
</tr>
</tbody>
</table>
21.8.3 ADCx common regular data register for dual mode (ADCx_CDR)  
(x = 12 or 345)

Address offset: 0x30C  
Reset value: 0x0000 0000

One interface controls ADC1 and ADC2, while the other interface controls ADC3, ADC4 and ADC5.

| Bits 31:16 | RDATA_SLV[15:0]| Regular data of the slave ADC  
In dual mode, these bits contain the regular data of the slave ADC. Refer to Section 21.4.30: Dual ADC modes.  
The data alignment is applied as described in Section : Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN))

| Bits 15:0 | RDATA_MST[15:0]| Regular data of the master ADC.  
In dual mode, these bits contain the regular data of the master ADC. Refer to Section 21.4.30: Dual ADC modes.  
The data alignment is applied as described in Section : Data register, data alignment and offset (ADC_DR, OFFSETy, OFFSETy_CH, ALIGN))

In MDMA = 11 mode, bits 15:8 contains SLV_ADC_DR[7:0], bits 7:0 contains MST_ADC_DR[7:0].

21.9 ADC register map

The following table summarizes the ADC registers.

| Table 177. ADC global register map |
| Offset                  | Register                        |
| 0x000 - 0x0FC           | Master ADC1/ADC3                |
| 0x100 - 0x1FC           | Slave ADC2/ADC4                 |
| 0x200 - 0x2FC           | Reserved/single ADC5            |
| 0x300 - 0x30C           | Master and slave ADCs common registers |
## Table 178. ADC register map and reset values for each ADC (offset = 0x000 for master ADC, 0x100 for slave ADC)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Reset value</th>
<th>Sub registers</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ADC_ISR</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x04</td>
<td>ADC_IER</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x08</td>
<td>ADC_CR</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td>ADC_CFGR</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>ADC_CFGR2</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x14</td>
<td>ADC_SMPR1</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x18</td>
<td>ADC_SMPR2</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x1C</td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x20</td>
<td>ADC_TR1</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x24</td>
<td>ADC_TR2</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x28</td>
<td>ADC_TR3</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x30</td>
<td>ADC_SQR1</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x34</td>
<td>ADC_SQR2</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x38</td>
<td>ADC_SQR3</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x3C</td>
<td>ADC_SQR4</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x40</td>
<td>ADC_DR</td>
<td>Reset value</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: The table provides the offset values, register names, reset values, and sub registers for each ADC register. The description column indicates the specific functions or values for each register.
Table 178. ADC register map and reset values for each ADC (offset = 0x000 for master ADC, 0x100 for slave ADC) (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Field</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x44-</td>
<td>Reserved</td>
<td></td>
<td>0</td>
<td>Res.</td>
</tr>
<tr>
<td>0x4C</td>
<td>ADC_JSQR</td>
<td>JSQ4[4:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JSQ4[4:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JSQ3[4:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JSQ3[4:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JSQ2[4:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JSQ2[4:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JSQ1[4:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JSQ1[4:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JEXTEN[1:0]</td>
<td>0 0</td>
<td>JEXTEN[1:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JEXTSEL[4:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JEXTSEL[4:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JL[1:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JL[1:0]</td>
</tr>
<tr>
<td>0x50-</td>
<td>Reserved</td>
<td></td>
<td>0</td>
<td>Res.</td>
</tr>
<tr>
<td>0x5C</td>
<td>ADC_OFR1</td>
<td>OFFSET1_MIN</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET1_MIN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET1_MAX</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET1_MAX</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET1_OFFSET</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET1_OFFSET</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td>0x60</td>
<td>ADC_OFR2</td>
<td>OFFSET2_MIN</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET2_MIN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET2_MAX</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET2_MAX</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET2_OFFSET</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET2_OFFSET</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td>0x64</td>
<td>ADC_OFR3</td>
<td>OFFSET3_MIN</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET3_MIN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET3_MAX</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET3_MAX</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET3_OFFSET</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET3_OFFSET</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td>0x68</td>
<td>ADC_OFR4</td>
<td>OFFSET4_MIN</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET4_MIN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET4_MAX</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET4_MAX</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OFFSET4_OFFSET</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>OFFSET4_OFFSET</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RES</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>RES</td>
</tr>
<tr>
<td>0x70-</td>
<td>Reserved</td>
<td></td>
<td>0</td>
<td>Res.</td>
</tr>
<tr>
<td>0x7C</td>
<td>ADC_JDR1</td>
<td>JDATA1[15:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JDATA1[15:0]</td>
</tr>
<tr>
<td>0x80</td>
<td>ADC_JDR2</td>
<td>JDATA2[15:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JDATA2[15:0]</td>
</tr>
<tr>
<td>0x84</td>
<td>ADC_JDR3</td>
<td>JDATA3[15:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JDATA3[15:0]</td>
</tr>
<tr>
<td>0x88</td>
<td>ADC_JDR4</td>
<td>JDATA4[15:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>JDATA4[15:0]</td>
</tr>
<tr>
<td>0x8C-</td>
<td>Reserved</td>
<td></td>
<td>0</td>
<td>Res.</td>
</tr>
<tr>
<td>0x9C</td>
<td>ADC_AWD2CR</td>
<td>AWD2CH[18:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>AWD2CH[18:0]</td>
</tr>
<tr>
<td>0xA0</td>
<td>ADC_AWD3CR</td>
<td>AWD3CH[18:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>AWD3CH[18:0]</td>
</tr>
<tr>
<td>0xA4</td>
<td>ADC_AWD4CR</td>
<td>AWD4CH[18:0]</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>AWD4CH[18:0]</td>
</tr>
<tr>
<td>0x88-</td>
<td>Reserved</td>
<td></td>
<td>0</td>
<td>Res.</td>
</tr>
<tr>
<td>0xAC</td>
<td>Reserved</td>
<td></td>
<td>0</td>
<td>Res.</td>
</tr>
</tbody>
</table>
Table 178. ADC register map and reset values for each ADC (offset = 0x000 for master ADC, 0x100 for slave ADC) (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Reset value</th>
<th>Offset</th>
<th>Register name</th>
<th>Reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xB0</td>
<td>ADC_DIFSEL</td>
<td>DIFSEL[18:0]</td>
<td>0xB4</td>
<td>ADC_CALFACT</td>
<td>CALFACT_D[6:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CALFACT_S[6:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xC0</td>
<td>ADC_GCOMP</td>
<td>GCOMP[13:0]</td>
<td></td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 179. ADC register map and reset values (master and slave ADC common registers) offset = 0x300

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Reset value</th>
<th>Offset</th>
<th>Register name</th>
<th>Reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ADCx_CSR</td>
<td></td>
<td>0x04</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x08</td>
<td>ADCx_CCR</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xEC</td>
<td>ADCx_CDR</td>
<td>RDATA_SLV[15:0]</td>
<td></td>
<td>RDATA_MST[15:0]</td>
<td></td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
22 Digital-to-analog converter (DAC)

22.1 Introduction

The DAC module is a 12-bit, voltage output digital-to-analog converter. The DAC can be configured in 8- or 12-bit mode and may be used in conjunction with the DMA controller. In 12-bit mode, the data can be left- or right-aligned. The DAC features up to two output channels, each with its own converter. In dual DAC channel mode, conversions can be done independently or simultaneously when both channels are grouped together for synchronous update operations. An input reference pin, VREF+ (shared with others analog peripherals) is available for better resolution. An internal reference can also be set on the same input. Refer to voltage reference buffer (VREFBUF) section.

The DACx_OUTy pin can be used as general purpose input/output (GPIO) when the DAC output is disconnected from output pad and connected to on chip peripheral. The DAC output buffer can be optionally enabled to obtain a high drive output current. An individual calibration can be applied on each DAC output channel. The DAC output channels support a low power mode, the Sample and hold mode.

22.2 DAC main features

The DAC main features are the following (see Figure 156: Dual-channel DAC block diagram)

- Up to four DAC interfaces, maximum two output channels each
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave and Triangular-wave generation
- Sawtooth wave generation
- Dual DAC channel for independent or simultaneous conversions
- DMA capability for each channel including DMA underrun error detection
- Double data DMA capability to reduce the bus activity
- External triggers for conversion
- DAC output channel buffered/unbuffered modes
- Buffer offset calibration
- Each DAC output can be disconnected from the DACx_OUTy output pin
- DAC output connection to on-chip peripherals
- Sample and hold mode for low power operation in Stop mode
- Input voltage reference from VREF+ pin or internal VREFBUF reference

Figure 156 shows the block diagram of a DAC channel and Table 181 gives the pin description.
## 22.3 DAC implementation

### Table 180. DAC features

<table>
<thead>
<tr>
<th>DAC features</th>
<th>DAC1</th>
<th>DAC2</th>
<th>DAC3</th>
<th>DAC4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dual channel</td>
<td>X</td>
<td>-</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Output buffer</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>I/O connection</td>
<td>DAC1_OUT1 on PA4 DAC1_OUT2 on PA5</td>
<td>DAC2_OUT1 on PA6</td>
<td>No connection to a GPIO</td>
<td></td>
</tr>
<tr>
<td>Maximum sampling time</td>
<td>1 Msps</td>
<td></td>
<td>15 Msps</td>
<td></td>
</tr>
<tr>
<td>Autonomous mode</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VREF+ pin</td>
<td></td>
<td></td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>
22.4 DAC functional description

22.4.1 DAC block diagram

Figure 156. Dual-channel DAC block diagram
1. MODEx bits in the DAC_MCR control the output mode and allow switching between the Normal mode in buffer/unbuffered configuration and the Sample and hold mode.
2. Refer to Section 22.3: DAC implementation for channel2 availability.
3. DAC channel2 is available only on DAC1, DAC3 and DAC4.

### 22.4.2 DAC pins and internal signals

The DAC includes:

- Up to two output channels
- The DACx_OUTy can be disconnected from the output pin and used as an ordinary GPIO
- The dac_outx can use an internal pin connection to on-chip peripherals such as comparator, operational amplifier and ADC (if available).
- DAC output channel buffered or non buffered
- Sample and hold block and registers operational in Stop mode, using the LSI/LSE clock source (dac_hold_ck) for static conversion.

The DAC includes up to two separate output channels. Each output channel can be connected to on-chip peripherals such as comparator, operational amplifier and ADC (if available). In this case, the DAC output channel can be disconnected from the DACx_OUTy output pin and the corresponding GPIO can be used for another purpose.

The DAC output can be buffered or not. The Sample and hold block and its associated registers can run in Stop mode using the LSI/LSE clock source (dac_hold_ck).

### Table 181. DAC input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>VREF+</td>
<td>Input, analog reference positive</td>
<td>The higher/positive reference voltage for the DAC, $V_{\text{REF+}} \leq V_{\text{DDAmx}}$ (refer to datasheet)</td>
</tr>
<tr>
<td>VDDA</td>
<td>Input, analog supply</td>
<td>Analog power supply</td>
</tr>
<tr>
<td>VSSA</td>
<td>Input, analog supply ground</td>
<td>Ground for analog power supply</td>
</tr>
<tr>
<td>DACx_OUTy</td>
<td>Analog output signal</td>
<td>DACx channel analog output</td>
</tr>
</tbody>
</table>

### Table 182. DAC input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_ch1_dma</td>
<td>Bidirectional</td>
<td>DAC channel1 DMA request/acknowledge</td>
</tr>
<tr>
<td>dac_ch2_dma</td>
<td>Bidirectional</td>
<td>DAC channel2 DMA request/acknowledge</td>
</tr>
<tr>
<td>dac_ch1_trgx (x = 1 to 15)</td>
<td>Inputs</td>
<td>DAC channel1 trigger inputs</td>
</tr>
<tr>
<td>dac_ch2_trgx (x = 1 to 15)</td>
<td>Inputs</td>
<td>DAC channel2 trigger inputs</td>
</tr>
<tr>
<td>dac_ch1_inc_trgx (x = 1 to 15)</td>
<td>Inputs</td>
<td>DAC channel1 sawtooth increment trigger inputs</td>
</tr>
<tr>
<td>dac_chn2_inc_trgx (x = 1 to 15)</td>
<td>Inputs</td>
<td>DAC channel1 sawtooth increment trigger inputs</td>
</tr>
<tr>
<td>dac_unr_it</td>
<td>Output</td>
<td>DAC underrun interrupt</td>
</tr>
<tr>
<td>dac_hclk</td>
<td>Input</td>
<td>DAC peripheral clock</td>
</tr>
<tr>
<td>dac_hold_ck</td>
<td>Input</td>
<td>DAC low-power clock used in Sample and hold mode</td>
</tr>
</tbody>
</table>
### Table 182. DAC input/output signals (continued)

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_out1</td>
<td>Analog output</td>
<td>DAC channel1 output for on-chip peripherals</td>
</tr>
<tr>
<td>dac_out2</td>
<td>Analog output</td>
<td>DAC channel2 output for on-chip peripherals</td>
</tr>
</tbody>
</table>

### Table 183. DAC1 interconnection

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source</th>
<th>Source type</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_hold_ck</td>
<td>ck_lsi or ck_lse (selected in the RCC)</td>
<td>LSI or LSE clock selected in the RCC</td>
</tr>
<tr>
<td>dac_chx_trg1 (x = 1, 2)</td>
<td>TIM8_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg2 (x = 1, 2)</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg3 (x = 1, 2)</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg4 (x = 1, 2)</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg5 (x = 1, 2)</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg6 (x = 1, 2)</td>
<td>EXTI9</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_chx_trg7 (x = 1, 2)</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg8 (x = 1, 2)</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg9 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg10 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg11 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg12 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg13 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg5</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg14 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg6</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg15 (x = 1, 2)</td>
<td>hrtim_dac_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg1 (x = 1, 2)</td>
<td>TIM8_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg2 (x = 1, 2)</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg3 (x = 1, 2)</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg4 (x = 1, 2)</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg5 (x = 1, 2)</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg6 (x = 1, 2)</td>
<td>EXTI10</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_inc_chx_trg7 (x = 1, 2)</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg8 (x = 1, 2)</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg9 (x = 1, 2)</td>
<td>hrtim_dac_step_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg10 (x = 1, 2)</td>
<td>hrtim_dac_step_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg11 (x = 1, 2)</td>
<td>hrtim_dac_step_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg12 (x = 1, 2)</td>
<td>hrtim_dac_step_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
</tbody>
</table>
### Table 183. DAC1 interconnection (continued)

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source</th>
<th>Source type</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_inc_chx_trg13 (x = 1, 2)</td>
<td>hrtim_dac_step_trg5</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg14 (x = 1, 2)</td>
<td>hrtim_dac_step_trg6</td>
<td>Internal signal from on-chip timers</td>
</tr>
</tbody>
</table>

### Table 184. DAC2 interconnection

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source</th>
<th>Source type</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_hold_ck</td>
<td>ck_lsi or ck_lse (selected in the RCC)</td>
<td>LSI or LSE clock selected in the RCC</td>
</tr>
<tr>
<td>dac_ch1_trg1</td>
<td>TIM8_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg2</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg3</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg4</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg5</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg6</td>
<td>EXTI9</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_ch1_trg7</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg8</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg9</td>
<td>hrtim_dac_reset_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg10</td>
<td>hrtim_dac_reset_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg11</td>
<td>hrtim_dac_reset_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg12</td>
<td>hrtim_dac_reset_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg13</td>
<td>hrtim_dac_reset_trg5</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg14</td>
<td>hrtim_dac_reset_trg6</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_ch1_trg15</td>
<td>hrtim_dac_step_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg1</td>
<td>TIM8_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg2</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg3</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg4</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg5</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg6</td>
<td>EXTI10</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_inc_ch1_trg7</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg8</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg9</td>
<td>hrtim_dac_step_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg10</td>
<td>hrtim_dac_step_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg11</td>
<td>hrtim_dac_step_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg12</td>
<td>hrtim_dac_step_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
</tbody>
</table>
### Table 184. DAC2 interconnection (continued)

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source</th>
<th>Source type</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_inc_ch1_trg13</td>
<td>hrtim_dac_step_trg5</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_ch1_trg14</td>
<td>hrtim_dac_step_trg6</td>
<td>Internal signal from on-chip timers</td>
</tr>
</tbody>
</table>

### Table 185. DAC3 interconnection

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source</th>
<th>Source type</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_hold_ck</td>
<td>ck_lsi or ck_lse (selected in the RCC)</td>
<td>LSI or LSE clock selected in the RCC</td>
</tr>
<tr>
<td>dac_chx_trg1 (x = 1, 2)</td>
<td>TIM1_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg2 (x = 1, 2)</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg3 (x = 1, 2)</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg4 (x = 1, 2)</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg5 (x = 1, 2)</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg6 (x = 1, 2)</td>
<td>EXTI9</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_chx_trg7 (x = 1, 2)</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg8 (x = 1, 2)</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg9 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg10 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg11 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg12 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg13 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg5</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg14 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg6</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg15 (x = 1, 2)</td>
<td>hrtim_dac_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg1 (x = 1, 2)</td>
<td>TIM1_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg2 (x = 1, 2)</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
</tbody>
</table>
### Table 185. DAC3 interconnection (continued)

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source</th>
<th>Source type</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_inc_chx_trg3 (x = 1, 2)</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg4 (x = 1, 2)</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg5 (x = 1, 2)</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg6 (x = 1, 2)</td>
<td>EXTI10</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_inc_chx_trg7 (x = 1, 2)</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg8 (x = 1, 2)</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg9 (x = 1, 2)</td>
<td>hrtim_dac_step_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg10 (x = 1, 2)</td>
<td>hrtim_dac_step_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg11 (x = 1, 2)</td>
<td>hrtim_dac_step_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg12 (x = 1, 2)</td>
<td>hrtim_dac_step_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg13 (x = 1, 2)</td>
<td>hrtim_dac_step_trg5</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg14 (x = 1, 2)</td>
<td>hrtim_dac_step_trg6</td>
<td>Internal signal from on-chip timers</td>
</tr>
</tbody>
</table>

### Table 186. DAC4 interconnection

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source</th>
<th>Source type</th>
</tr>
</thead>
<tbody>
<tr>
<td>dac_hold_ck</td>
<td>ck_lsi or ck_lse (selected in RCC)</td>
<td>LSI or LSE clock selected in the RCC</td>
</tr>
<tr>
<td>dac_chx_trg1 (x = 1, 2)</td>
<td>TIM8_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg2 (x = 1, 2)</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg3 (x = 1, 2)</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg4 (x = 1, 2)</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg5 (x = 1, 2)</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg6 (x = 1, 2)</td>
<td>EXTI9</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_chx_trg7 (x = 1, 2)</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>Signal name</td>
<td>Source</td>
<td>Source type</td>
</tr>
<tr>
<td>-----------------------</td>
<td>----------------------</td>
<td>----------------------------------</td>
</tr>
<tr>
<td>dac_chx_trg8 (x = 1, 2)</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg9 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg10 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg11 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg12 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg13 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg5</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg14 (x = 1, 2)</td>
<td>hrtim_dac_reset_trg6</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_chx_trg15 (x = 1, 2)</td>
<td>hrtim_dac_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg1 (x = 1, 2)</td>
<td>TIM8_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg2 (x = 1, 2)</td>
<td>TIM7_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg3 (x = 1, 2)</td>
<td>TIM15_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg4 (x = 1, 2)</td>
<td>TIM2_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg5 (x = 1, 2)</td>
<td>TIM4_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg6 (x = 1, 2)</td>
<td>EXTI10</td>
<td>External pin</td>
</tr>
<tr>
<td>dac_inc_chx_trg7 (x = 1, 2)</td>
<td>TIM6_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg8 (x = 1, 2)</td>
<td>TIM3_TRGO</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg9 (x = 1, 2)</td>
<td>hrtim_dac_step_trg1</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg10 (x = 1, 2)</td>
<td>hrtim_dac_step_trg2</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg11 (x = 1, 2)</td>
<td>hrtim_dac_step_trg3</td>
<td>Internal signal from on-chip timers</td>
</tr>
<tr>
<td>dac_inc_chx_trg12 (x = 1, 2)</td>
<td>hrtim_dac_step_trg4</td>
<td>Internal signal from on-chip timers</td>
</tr>
</tbody>
</table>
22.4.3 DAC channel enable

Each DAC channel can be powered on by setting its corresponding ENx bit in the DAC_CR register. The DAC channel is then enabled after a tWAKEUP startup time. DACxRDY bit is set in the DAC_SR register when the DAC interface is ready to accept data. Writing new data or asserting the trigger is not allowed when ENx bit is set while DACxRDY signal is reset.

Note: The ENx bit enables the analog DAC channelx only. The DAC channelx digital interface is enabled even if the ENx bit is reset.

22.4.4 DAC data format

Depending on the selected configuration mode, the data have to be written into the specified register as described below:

- Single DAC channel

  There are three possibilities:
  - 8-bit right alignment: the software has to load data into the DAC_DHR8Rx[7:0] bits (stored into the DHRx[11:4] bits)
  - 12-bit left alignment: the software has to load data into the DAC_DHR12Lx [15:4] bits (stored into the DHRx[11:0] bits)
  - 12-bit right alignment: the software has to load data into the DAC_DHR12Rx [11:0] bits (stored into the DHRx[11:0] bits)

Depending on the loaded DAC_DHRyyyx register, the data written by the user is shifted and stored into the corresponding DHRx (data holding registerx, which are internal non-memory-mapped registers). The DHRx register is then loaded into the DORx register either automatically, by software trigger or by an external event trigger.

![Figure 157. Data registers in single DAC channel mode](image-url)
Dual DAC channels (when available)

There are three possibilities:

- 8-bit right alignment: data for DAC channel1 to be loaded into the DAC_DHR8RD [7:0] bits (stored into the DHR1[11:4] bits) and data for DAC channel2 to be loaded into the DAC_DHR8RD [15:8] bits (stored into the DHR2[11:4] bits)
- 12-bit left alignment: data for DAC channel1 to be loaded into the DAC_DHR12LD [15:4] bits (stored into the DHR1[11:0] bits) and data for DAC channel2 to be loaded into the DAC_DHR12LD [31:20] bits (stored into the DHR2[11:0] bits)
- 12-bit right alignment: data for DAC channel1 to be loaded into the DAC_DHR12RD [11:0] bits (stored into the DHR1[11:0] bits) and data for DAC channel2 to be loaded into the DAC_DHR12RD [27:16] bits (stored into the DHR2[11:0] bits)

Depending on the loaded DAC_DHRyyyD register, the data written by the user is shifted and stored into DHR1 and DHR2 (data holding registers, which are internal non-memory-mapped registers). The DHR1 and DHR2 registers are then loaded into the DAC_DOR1 and DOR2 registers, respectively, either automatically, by software trigger or by an external event trigger.

Figure 158. Data registers in dual DAC channel mode

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8-bit right aligned</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12-bit left aligned</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12-bit right aligned</td>
</tr>
</tbody>
</table>

Signed/unsigned data

DAC input data are unsigned: 0x000 corresponds to the minimum value and 0xFFF to the maximum value for 12-bit mode.

The DAC can also handle signed input data in 2’s complement format. This is done by setting SINFORMATx bit in the DAC_MCR register.

When SINFORMATx bit is set, the MSB bit of the data written to DHRx registers is inverted when it is copied to the DAC_DORx register, and the DAC interface can accept signed data (Q1.15, Q1.11 or Q1.7 format). DAC_DHR12LDx register can be used to store 16-bit signed data in the data holding registers. The 12 MSBs of 16-bit data are used for the DAC output data and the MSB bit is inverted. The four LSBs are simply ignored.

Table 187. Data format (case of 12-bit data)

<table>
<thead>
<tr>
<th>SINFORMATx bit</th>
<th>DATA written to DHRx register</th>
<th>DATA transferred to DORx register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x000</td>
<td>0x000</td>
</tr>
<tr>
<td>1</td>
<td>0xFFF</td>
<td>0xFFF</td>
</tr>
<tr>
<td>1</td>
<td>0x7FF</td>
<td>0xFFF</td>
</tr>
</tbody>
</table>
22.4.5 DAC conversion

The DAC_DORx cannot be written directly and any data transfer to the DAC channelx must be performed by loading the DAC_DHRx register (write operation to DAC_DHR8Rx, DAC_DHR12Lx, DAC_DHR12Rx, DAC_DHR8RD, DAC_DHR12RD or DAC_DHR12LD).

Data stored in the DAC_DHRx register are automatically transferred to the DAC_DORx register after one dac_hclk clock cycle, if no hardware trigger is selected (TENx bit in DAC_CR register is reset). However, when a hardware trigger is selected (TENx bit in DAC_CR register is set) and a trigger occurs, the transfer is performed three dac_hclk clock cycles after the trigger signal.

When DAC_DORx is loaded with the DAC_DHRx contents, the analog output voltage becomes available after a time \( t_{SETTLING} \) that depends on the power supply voltage and the analog output load.

HFSEL bits of DAC_MCR must be set when dac_hclk clock speed is faster than 80 MHz. It adds an extra delay to the transfer from DAC_DHRx register to DAC_DORx register.

Refer to Table HFSEL description below for the limitation of the DAC_DORx update rate depending on HFSEL bits and dac_hclk clock frequency.

If the data is updated or a software/hardware trigger event occurs during the non-allowed period, the peripheral behavior is unpredictable.

The above timing is only related to the limitation of the DAC interface. Refer also to the \( t_{SETTLING} \) parameter value in the product datasheet.

### Table 187. Data format (case of 12-bit data) (continued)

<table>
<thead>
<tr>
<th>SINFORMATx bit</th>
<th>DATA written to DHRx register</th>
<th>DATA transfered to DORx register</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0x000</td>
<td>0x800</td>
</tr>
<tr>
<td>1</td>
<td>0xFFF</td>
<td>0x7FF</td>
</tr>
<tr>
<td>1</td>
<td>0x800</td>
<td>0x000</td>
</tr>
</tbody>
</table>

### Table 188. HFSEL description

<table>
<thead>
<tr>
<th>HFSEL[1:0]</th>
<th>AHB frequency</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>&lt; 80 MHz</td>
<td>DAC_DOR update rate up to 3 AHB clock cycles</td>
</tr>
<tr>
<td>01</td>
<td>≥ 80 MHz(^{(1)})</td>
<td>DAC_DOR update rate up to 5 AHB clock cycles</td>
</tr>
<tr>
<td>10</td>
<td>≥ 160 MHz</td>
<td>DAC_DOR update rate up to 7 AHB clock cycles</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
<td>-</td>
</tr>
</tbody>
</table>

1. Refer to the device datasheet for the value of the maximum AHB frequency.
22.4.6 DAC output voltage

Digital inputs are converted to output voltages on a linear conversion between 0 and $V_{REF+}$. The analog output voltages on each DAC channel pin are determined by the following equation:

$$DAC_{output} = V_{REF} \times \frac{DOR}{4096}$$

22.4.7 DAC trigger selection

If the TENx control bit is set, the conversion can then be triggered by an external event (timer counter, external interrupt line). The TSELx[3:0] control bits determine which out of 16 possible events triggers the conversion as shown in TSELx[3:0] bits of the DAC_CR register. These events can be either the software trigger or hardware triggers. Refer to the interconnection table in Section 22.4.2: DAC pins and internal signals.

Each time a DAC interface detects a rising edge on the selected trigger source (refer to the table below), the last data stored into the DAC_DHRx register are transferred into the DAC_DORx register. The DAC_DORx register is updated three dac_hclk cycles after the trigger occurs.

If the software trigger is selected, the conversion starts once the SWTRIG bit is set. SWTRIG is reset by hardware once the DAC_DORx register has been loaded with the DAC_DHRx register contents.

The reset trigger selection and the increment trigger selection of the sawtooth generation are performed through STRSTTRIGSELx and STINCTRIGSELx control bits, respectively. STRSTTRIGSELx mapping is similar to TSELx. Refer to the Section 22.4.2: DAC pins and internal signals for TSELx, STRSTTRIGSELx, and STINCTRIGSELx mappings.

Note: 

TSELx[3:0] bit cannot be changed when the ENx bit is set.

When software trigger is selected, the transfer from the DAC_DHRx register to the DAC_DORx register takes only one dac_hclk clock cycle.
22.4.8 DMA requests

Each DAC channel has a DMA capability. Two DMA channels are used to service DAC channel DMA requests.

When an external trigger (but not a software trigger) occurs while the DMAENx bit is set, the value of the DAC_DHRx register is transferred into the DAC_DORx register when the transfer is complete, and a DMA request is generated.

In dual mode, if both DMAENx bits are set, two DMA requests are generated. If only one DMA request is needed, only the corresponding DMAENx bit must be set. In this way, the application can manage both DAC channels in dual mode by using one DMA request and a unique DMA channel.

As DAC_DHRx to DAC_DORx data transfer occurred before the DMA request, the very first data has to be written to the DAC_DHRx before the first trigger event occurs.

DMA underrun

The DAC DMA request is not queued so that if a second external trigger arrives before the acknowledgment for the first external trigger is received (first request), then no new request is issued and the DMA channelx underrun flag DMAUDRx in the DAC_SR register is set, reporting the error condition. The DAC channelx continues to convert old data.

The software must clear the DMAUDRx flag by writing 1, clear the DMAEN bit of the used DMA stream and re-initialize both DMA and DAC channelx to restart the transfer correctly. The software must modify the DAC trigger conversion frequency or lighten the DMA workload to avoid a new DMA underrun. Finally, the DAC conversion can be resumed by enabling both DMA data transfer and conversion trigger.

For each DAC channelx, an interrupt is also generated if its corresponding DMAUDRIEx bit in the DAC_CR register is enabled.

DMA Double data mode

When the DMA controller is used in Normal mode, only 12-bit (or 8-bit) data are transferred by a DMA request. As the AHB width is 32 bits, two 12-bit data may be transferred simultaneously. To use this mode, set the DMADOUBLEx bit of DAC_MCR register.

A DAC DMA request is generated every two external triggers (except for software triggers) when the DMAENx bit is set:

1. When the first trigger is detected, the value of the DAC_DHRx and DAC_DHRBx registers are transferred into the DAC_DORx and DAC_DORBx registers. The actual DAC data is loaded into the DAC_DORx register. A DMA request is then generated. The DMA writes the new data to the DAC_DHRx and DAC_DHRBx data registers.

2. When the next trigger is detected, the actual DAC data is loaded into the DAC_DHRBx register. This second trigger does not generate any DMA request. The DORSTATx bit indicates which DOR data is actually loaded into the analog DAC input.

DMA underrun function is also supported in DMA Double data mode.

In DMA Double mode, DMA requests can only handle one DAC channel. To use two channel outputs in DMA Double mode, each DMA channel has to be configured separately.
The following conditions must be met to change from Double data to single data mode or vice versa:

- The DAC must be disabled.
- DMAEN bit must be cleared (ENx = 0 and DMAEN = 0).

### 22.4.9 Noise generation

In order to generate a variable-amplitude pseudonoise, an LFSR (linear feedback shift register) is available. DAC noise generation is selected by setting WAVEx[1:0] to 01. The preloaded value in LFSR is 0xAAA. This register is updated three dac_hclk clock cycles after each trigger event, following a specific calculation algorithm.

![Figure 160. DAC LFSR register calculation algorithm](image)

The LFSR value, that may be masked partially or totally by means of the MAMPx[3:0] bits in the DAC_CR register, is added up to the DAC_DHRx contents without overflow and this value is then transferred into the DAC_DORx register.

If LFSR is 0x0000, a ‘1 is injected into it (antilock-up mechanism).

It is possible to reset LFSR wave generation by resetting the WAVEx[1:0] bits.

![Figure 161. DAC conversion (SW trigger enabled) with LFSR wave generation](image)
Note: The DAC trigger must be enabled for noise generation by setting the TENx bit in the DAC_CR register.

22.4.10 Triangle-wave generation

It is possible to add a small-amplitude triangular waveform on a DC or slowly varying signal. DAC triangle-wave generation is selected by setting WAVEx[1:0] to 10. The amplitude is configured through the MAMPx[3:0] bits in the DAC_CR register. An internal triangle counter is incremented three dac_hclk clock cycles after each trigger event. The value of this counter is then added to the DAC_DHRx register without overflow and the sum is transferred into the DAC_DORx register. The triangle counter is incremented as long as it is less than the maximum amplitude defined by the MAMPx[3:0] bits. Once the configured amplitude is reached, the counter is decremented down to 0, then incremented again and so on.

It is possible to reset triangle wave generation by resetting the WAVEx[1:0] bits.

Figure 162. DAC triangle wave generation

Figure 163. DAC conversion (SW trigger enabled) with triangle wave generation

Note: The DAC trigger must be enabled for triangle wave generation by setting the TENx bit in the DAC_CR register.

The MAMPx[3:0] bits must be configured before enabling the DAC, otherwise they cannot be changed.
22.4.11 DAC sawtooth wave generation

The DAC can generate a sawtooth waveform. Specific register settings for the initial value, increment value and direction control are required:

- DAC sawtooth wave generation is selected by setting WAVEx[1:0] to 11 in the DAC_CR register.
- The sawtooth counter initial value (reset value) is configured through STRSTDATAx[11:0] bits in the DAC_STRx register.
- The increment value is defined by the STINCDATAx[15:0] bits in the DAC_STRx register.
- The sawtooth direction is defined by STDIRx bit in the DAC_STRx register.

The sawtooth counter starts from STRSTDATAx[11:0] (bits 12 to 15 are set to 0000), each increment trigger then increments (or decrements) STINCDATAx[15:0] value.

The DAC output is used from 12 MSB of those counter value. When the counter reaches 0x0000 or 0xFFFF, the value is saturated. The sawtooth reset trigger signal initializes the counter value to the STRSTDATAx[11:0] (bits 12 to 15 are set to 0000) value.

The increment trigger and reset trigger must be selected through the STINCTRIGSELx[3:0] and the STRSTTRIGSELx[3:0] bits.

Figure 164. DAC sawtooth wave generation (STDIRx = 0)

![Figure 164. DAC sawtooth wave generation (STDIRx = 0)](image1)

Figure 165. DAC sawtooth wave generation (STDIRx = 1)

![Figure 165. DAC sawtooth wave generation (STDIRx = 1)](image2)
The STRSTTRIG signal has higher priority than STINCTRIG. The trigger signal cannot be faster than the DAC_DORx update rate defined in Table HFSEL description. If STINCTRIG is asserted faster than the allowed data update rate, the STINCTRIG trigger is ignored. If the STRSTTRIG signal is applied after the STINCTRIG and before DAC_DORx update rate constraints, STRSTTRIG is put on hold. Then, immediately after the data increment, the reset trigger is applied.

**Figure 166. DAC sawtooth STINCTRIG and STRSTTRIG priority (STDIR = 0)**

### 22.4.12 DAC channel modes

Each DAC channel can be configured in Normal mode or Sample and hold mode. The output buffer can be enabled to obtain a high drive capability. Before enabling output buffer, the voltage offset needs to be calibrated. This calibration is performed at the factory (loaded after reset) and can be adjusted by software during application operation.

**Normal mode**

In Normal mode, there are four combinations, by changing the buffer state and by changing the DACx_OUTy pin interconnections.

To enable the output buffer, the MODE[x][2:0] bits in DAC_MCR register must be:
- 000: DAC is connected to the external pin
- 001: DAC is connected to external pin and to on-chip peripherals

To disable the output buffer, the MODE[x][2:0] bits in DAC_MCR register must be:
- 010: DAC is connected to the external pin
- 011: DAC is connected to on-chip peripherals
Sample and hold mode

In Sample and hold mode, the DAC core converts data on a triggered conversion, and then holds the converted voltage on a capacitor. When not converting, the DAC cores and buffer are completely turned off between samples and the DAC output is tri-stated, therefore reducing the overall power consumption. A stabilization period, which value depends on the buffer state, is required before each new conversion.

In this mode, the DAC core and all corresponding logic and registers are driven by the LSI/LSE low-speed clock (dac_hold_ck) in addition to the dac_hclk clock, allowing using the DAC channels in deep low power modes such as Stop mode.

The LSI/LSE low-speed clock (dac_hold_ck) must not be stopped when the Sample and hold mode is enabled.

The sample/hold mode operations can be divided into 3 phases:

1. Sample phase: the sample/hold element is charged to the desired voltage. The charging time depends on capacitor value (internal or external, selected by the user). The sampling time is configured with the TSAMPLEx[9:0] bits in DAC_SHSRx register. During the write of the TSAMPLEx[9:0] bits, the BWSTx bit in DAC_SR register is set to 1 to synchronize between both clocks domains (AHB and low speed clock) and allowing the software to change the value of sample phase during the DAC channel operation.

2. Hold phase: the DAC output channel is tri-stated, the DAC core and the buffer are turned off, to reduce the current consumption. The hold time is configured with the THOLDx[9:0] bits in DAC_SHHR register.

3. Refresh phase: the refresh time is configured with the TREFRESHx[7:0] bits in DAC_SHRR register.

The timings for the three phases above are in units of LSI/LSE clock periods. As an example, to configure a sample time of 350 µs, a hold time of 2 ms and a refresh time of 100 µs assuming LSI/LSE ~32 KHz is selected:

- 12 cycles are required for sample phase: TSAMPLEx[9:0] = 11,
- 62 cycles are required for hold phase: THOLDx[9:0] = 62,
- and 4 cycles are required for refresh period: TREFRESHx[7:0] = 4.

In this example, the power consumption is reduced by almost a factor of 15 versus Normal modes.

The formulas to compute the right sample and refresh timings are described in the table below, the Hold time depends on the leakage current.

### Table 189. Sample and refresh timings

<table>
<thead>
<tr>
<th>Buffer State</th>
<th>( t_SAMP) (^{(1)(2)})</th>
<th>( t_REFRESH) (^{(2)(3)})</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enable</td>
<td>( 7 \mu s + (10R_BON_C_SH) )</td>
<td>( 7 \mu s + (R_BON_C_SH)\ln(2^{N_LSB}) )</td>
</tr>
<tr>
<td>Disable</td>
<td>( 3 \mu s + (10R_BOFF_C_SH) )</td>
<td>( 3 \mu s + (R_BOFF_C_SH)\ln(2^{N_LSB}) )</td>
</tr>
</tbody>
</table>

1. In the above formula the settling to the desired code value with \( \frac{1}{2} \) LSB or accuracy requires 10 constant time for 12 bits resolution. For 8 bits resolution, the settling time is 7 constant time.
2. \( C\_SH \) is the capacitor in Sample and hold mode.
3. The tolerated voltage drop during the hold phase “Vd” is represented by the number of LSBs after the capacitor discharging with the output leakage current. The settling back to the desired value with \( \frac{1}{2} \) LSB error accuracy requires \( \ln(2^{N\_LSB}) \) constant time of the DAC.
Example of the sample and refresh time calculation with output buffer on

The values used in the example below are provided as indication only. Refer to the product datasheet for product data.

- $C_{SH} = 100 \text{ nF}$
- $V_{DDA} = 3.0 \text{ V}$

**Sampling phase:**

$$t_{SAMP} = 7 \mu s + (10 \times 2000 \times 100 \times 10^{-9}) = 2.007 \text{ ms}$$

(where $R_{BON} = 2 \text{ k}\Omega$)

**Refresh phase:**

$$t_{REFRESH} = 7 \mu s + (2000 \times 100 \times 10^{-9}) \times \ln(2\times10) = 606.1 \mu s$$

(where $N_{LSB} = 10$ (10 LSB drop during the hold phase))

**Hold phase:**

$$D_v = \frac{i_{\text{leak}} \times t_{\text{hold}}}{C_{SH}} = 0.0073 \text{ V}$$

(10 LSB of 12bit at 3 V)

- $i_{\text{leak}} = 150 \text{ nA}$ (worst case on the IO leakage on all the temperature range)
- $t_{\text{hold}} = 0.0073 \times 100 \times 10^{-9} / (150 \times 10^{-9}) = 4.867 \text{ ms}$

*Figure 167. DAC Sample and hold mode phase diagram*

Like in Normal mode, the Sample and hold mode has different configurations.

To enable the output buffer, MODEx[2:0] bits in DAC_MCR register must be set to:

- 100: DAC is connected to the external pin
- 101: DAC is connected to external pin and to on chip peripherals
To disabled the output buffer, MODEx[2:0] bits in DAC_MCR register must be set to:
- 110: DAC is connected to external pin and to on chip peripherals
- 111: DAC is connected to on chip peripherals

When MODEx[2:0] bits are equal to 111, an internal capacitor, C_{L_{int}} holds the voltage output of the DAC core and then drive it to on-chip peripherals.

All Sample and hold phases are interruptible, and any change in DAC_DHRx immediately triggers a new sample phase.

Note: The sawtooth wave generation is not supported in Sample and hold mode operation.

### Table 190. Channel output modes summary

<table>
<thead>
<tr>
<th>MODEx[2:0]</th>
<th>Mode</th>
<th>Buffer</th>
<th>Output connections</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0</td>
<td>Normal mode</td>
<td>Enabled</td>
<td>Connected to external pin</td>
</tr>
<tr>
<td>0 0 1</td>
<td>Normal mode</td>
<td>Connected to external pin and to on-chip-peripherals (such as comparators)</td>
<td></td>
</tr>
<tr>
<td>0 1 0</td>
<td>Disabled</td>
<td>Connected to external pin</td>
<td></td>
</tr>
<tr>
<td>0 1 1</td>
<td>Connected to on chip peripherals (such as comparators)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0 0</td>
<td>Sample and hold mode</td>
<td>Enabled</td>
<td>Connected to external pin</td>
</tr>
<tr>
<td>1 0 1</td>
<td>Sample and hold mode</td>
<td>Connected to external pin and to on-chip-peripherals (such as comparators)</td>
<td></td>
</tr>
<tr>
<td>1 1 0</td>
<td>Sample and hold mode</td>
<td>Disabled</td>
<td>Connected to external pin and to on-chip-peripherals (such as comparators)</td>
</tr>
<tr>
<td>1 1 1</td>
<td>Sample and hold mode</td>
<td>Connected to on chip peripherals (such as comparators)</td>
<td></td>
</tr>
</tbody>
</table>

### 22.4.13 DAC channel buffer calibration

The transfer function for an N-bit digital-to-analog converter (DAC) is:

\[
V_{out} = \left(\frac{D}{2^N}\times G \times V_{ref}\right) + V_{OS}
\]

Where \( V_{OUT} \) is the analog output, \( D \) is the digital input, \( G \) is the gain, \( V_{ref} \) is the nominal full-scale voltage, and \( V_{os} \) is the offset voltage. For an ideal DAC channel, \( G = 1 \) and \( V_{os} = 0 \).

Due to output buffer characteristics, the voltage offset may differ from part-to-part and introduce an absolute offset error on the analog output. To compensate the \( V_{os} \), a calibration is required by a trimming technique.

The calibration is only valid when the DAC channelx is operating with buffer enabled (MODEx[2:0] = 0b000 or 0b001 or 0b100 or 0b101). If applied in other modes when the buffer is off, it has no effect. During the calibration:
- The buffer output is disconnected from the pin internal/external connections and put in tristate mode (HiZ).
- The buffer acts as a comparator to sense the middle-code value 0x800 and compare it to VREF+/2 signal through an internal bridge, then toggle its output signal to 0 or 1 depending on the comparison result (CAL_\_FLAGx bit).
Two calibration techniques are provided:

- Factory trimming (default setting)
  
  The DAC buffer offset is factory trimmed. The default value of OTRIMx[4:0] bits in DAC_CCR register is the factory trimming value and it is loaded once DAC digital interface is reset.

- User trimming
  
  The user trimming can be done when the operating conditions differs from nominal factory trimming conditions and in particular when VDDA voltage, temperature, VREF+ values change and can be done at any point during application by software.

Note: Refer to the datasheet for more details of the Nominal factory trimming conditions

In addition, when VDD is removed (example the device enters in STANDBY or VBAT modes) the calibration is required.

The steps to perform a user trimming calibration are as below:

1. If the DAC channel is active, write 0 to ENx bit in DAC_CR to disable the channel.
2. Select a mode where the buffer is enabled, by writing to DAC_MCR register, MODEx[2:0] = 0b000 or 0b001 or 0b100 or 0b101.
3. Start the DAC channelx calibration, by setting the CENx bit in DAC_CR register to 1.
4. Apply a trimming algorithm:
   
   a) Write a code into OTRIMx[4:0] bits, starting by 0b00000.
   
   b) Wait for tTRIM delay.
   
   c) Check if CAL_FLAGx bit in DAC_SR is set to 1.
   
   d) If CAL_FLAGx is set to 1, the OTRIMx[4:0] trimming code is found and can be used during device operation to compensate the output value, else increment OTRIMx[4:0] and repeat sub-steps from (a) to (d) again.

The software algorithm may use either a successive approximation or dichotomy techniques to compute and set the content of OTRIMx[4:0] bits in a faster way.

The commutation/toggle of CAL_FLAGx bit indicates that the offset is correctly compensated and the corresponding trim code must be kept in the OTRIMx[4:0] bits in DAC_CCR register.

Note: A tTRIM delay must be respected between the write to the OTRIMx[4:0] bits and the read of the CAL_FLAGx bit in DAC_SR register in order to get a correct value. This parameter is specified into datasheet electrical characteristics section.

If VDDA, VREF+ and temperature conditions do not change during device operation while it enters more often in standby and VBAT mode, the software may store the OTRIMx[4:0] bits found in the first user calibration in the flash or in back-up registers. then to load/write them directly when the device power is back again thus avoiding to wait for a new calibration time.

When CENx bit is set, it is not allowed to set ENx bit.
22.4.14 Dual DAC channel conversion modes (if dual channels are available)

To efficiently use the bus bandwidth in applications that require the two DAC channels at the same time, three dual registers are implemented: DHR8RD, DHR12RD and DHR12LD. A unique register access is then required to drive both DAC channels at the same time. For the wave generation, no accesses to DHRxxxD registers are required. As a result, two output channels can be used either independently or simultaneously.

15 conversion modes are possible using the two DAC channels and these dual registers. All the conversion modes can nevertheless be obtained using separate DHRx registers if needed.

All modes are described in the paragraphs below.

Independent trigger without wave generation

To configure the DAC in this conversion mode, the following sequence is required:
1. Set the two DAC channel trigger enable bits TEN1 and TEN2.
2. Configure different trigger sources by setting different values in the TSEL1 and TSEL2 bitfields.
3. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a DAC channel1 trigger arrives, the DHR1 register is transferred into DAC_DOR1 (three dac_hclk clock cycles later).
When a DAC channel2 trigger arrives, the DHR2 register is transferred into DAC_DOR2 (three dac_hclk clock cycles later).

Independent trigger with single LFSR generation

To configure the DAC in this conversion mode, the following sequence is required:
1. Set the two DAC channel trigger enable bits TEN1 and TEN2.
2. Configure different trigger sources by setting different values in the TSEL1 and TSEL2 bitfields.
3. Configure the two DAC channel WAVEx[1:0] bits as 01 and the same LFSR mask value in the MAMPx[3:0] bits.
4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a DAC channel1 trigger arrives, the LFSR1 counter, with the same mask, is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three dac_hclk clock cycles later). Then the LFSR1 counter is updated.
When a DAC channel2 trigger arrives, the LFSR2 counter, with the same mask, is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). Then the LFSR2 counter is updated.
Independent trigger with different LFSR generation

To configure the DAC in this conversion mode, the following sequence is required:
1. Set the two DAC channel trigger enable bits TEN1 and TEN2.
2. Configure different trigger sources by setting different values in the TSEL1 and TSEL2 bitfields.
3. Configure the two DAC channel WAVEx[1:0] bits as 01 and set different LFSR masks values in the MAMP1[3:0] and MAMP2[3:0] bits.
4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a DAC channel1 trigger arrives, the LFSR1 counter, with the mask configured by MAMP1[3:0], is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three dac_hclk clock cycles later). Then the LFSR1 counter is updated.

When a DAC channel2 trigger arrives, the LFSR2 counter, with the mask configured by MAMP2[3:0], is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). Then the LFSR2 counter is updated.

Independent trigger with single triangle generation

To configure the DAC in this conversion mode, the following sequence is required:
1. Set the two DAC channel trigger enable bits TEN1 and TEN2.
2. Configure different trigger sources by setting different values in the TSEL1 and TSEL2 bitfields.
3. Configure the two DAC channel WAVEx[1:0] bits as 1x and the same maximum amplitude value in the MAMPx[3:0] bits.
4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a DAC channel1 trigger arrives, the DAC channel1 triangle counter, with the same triangle amplitude, is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three dac_hclk clock cycles later). The DAC channel1 triangle counter is then updated.

When a DAC channel2 trigger arrives, the DAC channel2 triangle counter, with the same triangle amplitude, is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). The DAC channel2 triangle counter is then updated.

Independent trigger with different triangle generation

To configure the DAC in this conversion mode, the following sequence is required:
1. Set the two DAC channel trigger enable bits TEN1 and TEN2.
2. Configure different trigger sources by setting different values in the TSEL1 and TSEL2 bitfields.
3. Configure the two DAC channel WAVEx[1:0] bits as 1x and set different maximum amplitude values in the MAMP1[3:0] and MAMP2[3:0] bits.
4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a DAC channel1 trigger arrives, the DAC channel1 triangle counter, with a triangle amplitude configured by MAMP1[3:0], is added to the DHR1 register and the sum is
transferred into DAC_DOR1 (three dac_hclk clock cycles later). The DAC channel1 triangle counter is then updated.

When a DAC channel2 trigger arrives, the DAC channel2 triangle counter, with a triangle amplitude configured by MAMP2[3:0], is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). The DAC channel2 triangle counter is then updated.

**Independent trigger with single sawtooth generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Configure different trigger sources by setting different values in STRSTTRIGSEL1[3:0], STRSTTRIGSEL2[3:0], STINCTRIGSEL2[3:0] and STINCTRIGSEL1[3:0] bits.
2. Configure the two DAC channel WAVEx[1:0] bits to 11 and set the same STRSTDATAx[11:0], STINCDATAx[15:0] and STDIRx values for each register.

When a DAC channel1 trigger arrives, the DAC channel1 sawtooth counter updates the DHR1 register and transfers it into DAC_DOR1 (three AHB clock cycles later).

When a DAC channel2 trigger arrives, the DAC channel2 sawtooth counter updates the DHR1 register and transfers it into DAC_DOR1 (three AHB clock cycles later).

**Independent trigger with different sawtooth wave generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Configure different trigger sources by setting different values in the STRSTTRIGSEL1[23:0], STRSTTRIGSEL2[23:0], STINCTRIGSEL2[3:0] and STINCTRIGSEL1[3:0] bits.
2. Configure the two DAC channel WAVEx[1:0] bits as 11 and set different STRSTDATAx[11:0], STINCDATAx[15:0] and STDIRx value for each register.

When a DAC channel1 trigger arrives, the DAC channel1 sawtooth counter updates the DHR1 register and loads it into DAC_DOR1 (three AHB clock cycles later).

When a DAC channel2 trigger arrives, the DAC channel2 sawtooth counter updates the DHR2 register and loads it into DAC_DOR1 (three AHB clock cycles later).

**Simultaneous software start**

To configure the DAC in this conversion mode, the following sequence is required:

- Load the dual DAC channel data to the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

In this configuration, one dac_hclk clock cycle later, the DHR1 and DHR2 registers are transferred into DAC_DOR1 and DAC_DOR2, respectively.

**Simultaneous trigger without wave generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Set the two DAC channel trigger enable bits TEN1 and TEN2.
2. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1 and TSEL2 bitfields.
3. Load the dual DAC channel data to the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).
When a trigger arrives, the DHR1 and DHR2 registers are transferred into DAC_DOR1 and DAC_DOR2, respectively (after three dac_hclk clock cycles).

**Simultaneous trigger with single LFSR generation**

1. To configure the DAC in this conversion mode, the following sequence is required:
2. Set the two DAC channel trigger enable bits TEN1 and TEN2.
3. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1 and TSEL2 bitfields.
4. Configure the two DAC channel WAVEx[1:0] bits as 01 and the same LFSR mask value in the MAMPx[3:0] bits.
5. Load the dual DAC channel data to the desired DHR register (DHR12RD, DHR12LD or DHR8RD).

When a trigger arrives, the LFSR1 counter, with the same mask, is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three dac_hclk clock cycles later). The LFSR1 counter is then updated. At the same time, the LFSR2 counter, with the same mask, is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). The LFSR2 counter is then updated.

**Simultaneous trigger with different LFSR generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Set the two DAC channel trigger enable bits TEN1 and TEN2
2. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1 and TSEL2 bitfields.
3. Configure the two DAC channel WAVEx[1:0] bits as 01 and set different LFSR mask values using the MAMP1[3:0] and MAMP2[3:0] bits.
4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a trigger arrives, the LFSR1 counter, with the mask configured by MAMP1[3:0], is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three dac_hclk clock cycles later). The LFSR1 counter is then updated. At the same time, the LFSR2 counter, with the mask configured by MAMP2[3:0], is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). The LFSR2 counter is then updated.

**Simultaneous trigger with single triangle generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Set the two DAC channel trigger enable bits TEN1 and TEN2
2. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1 and TSEL2 bitfields.
3. Configure the two DAC channel WAVEx[1:0] bits as 1x and the same maximum amplitude value using the MAMPx[3:0] bits.
4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a trigger arrives, the DAC channel1 triangle counter, with the same triangle amplitude, is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three dac_hclk clock cycles later). The DAC channel1 triangle counter is then updated.
At the same time, the DAC channel2 triangle counter, with the same triangle amplitude, is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). The DAC channel2 triangle counter is then updated.

**Simultaneous trigger with different triangle generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Set the two DAC channel trigger enable bits TEN1 and TEN2
2. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1 and TSEL2 bitfields.
3. Configure the two DAC channel WAVEx[1:0] bits as 1x and set different maximum amplitude values in the MAMP1[3:0] and MAMP2[3:0] bits.
4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD).

When a trigger arrives, the DAC channel1 triangle counter, with a triangle amplitude configured by MAMP1[3:0], is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three AHB clock cycles later). Then the DAC channel1 triangle counter is updated.

At the same time, the DAC channel2 triangle counter, with a triangle amplitude configured by MAMP2[3:0], is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three dac_hclk clock cycles later). Then the DAC channel2 triangle counter is updated.

**Simultaneous trigger with single sawtooth wave generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Configure the same trigger source for both DAC channels by setting the same value in STRSTTRIGSEL1[3:0], STRSTTRIGSEL2[3:0], STINCTRIGSEL2[3:0] and STINCTRIGSEL1[3:0] bits.
2. Configure the two DAC channel WAVEx[1:0] bits to 11 and set the same STRSTDATAx[11:0], STINCDATAx[15:0] and STDIRx value for each register.

When a trigger arrives, the DAC channel1/2 sawtooth counter updates DHR1 and DHR2 registers and loads them into DAC_DOR1/2 (three AHB clock cycles later).

**Simultaneous trigger with different sawtooth wave generation**

To configure the DAC in this conversion mode, the following sequence is required:

1. Configure the same trigger source for both DAC channels by setting the same value in STRSTTRIGSEL1[3:0], STRSTTRIGSEL2[3:0], STINCTRIGSEL2[3:0] and STINCTRIGSEL1[3:0] bits.
2. Configure the two DAC channel WAVEx[1:0] bits to 11 and set different STRSTDATAx[11:0], STINCDATAx[15:0], STDIRx values for each register.

When a trigger arrives, DAC channel1/2 sawtooth counter updates the DHR1 and DHR2 registers and loads them independently into DAC_DOR1/2 (three AHB clock cycles later).
22.5 DAC in low-power modes

Table 191. Effect of low-power modes on DAC

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect, DAC used with DMA.</td>
</tr>
<tr>
<td>LPRun</td>
<td>No effect.</td>
</tr>
<tr>
<td>LPSleep</td>
<td>No effect. DAC used with DMA.</td>
</tr>
<tr>
<td>Stop 0 / Stop 1</td>
<td>the DAC remains active with a static value if the Sample and hold mode is selected using LSI/LSE clock.</td>
</tr>
<tr>
<td>Standby</td>
<td>The DAC peripheral is powered down and must be reinitialized after exiting Standby or Shutdown mode.</td>
</tr>
<tr>
<td>Shutdown</td>
<td></td>
</tr>
</tbody>
</table>

22.6 DAC interrupts

Table 192. DAC interrupts

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Interrupt clear method</th>
<th>Exit Sleep mode</th>
<th>Exit Stop mode</th>
<th>Exit Standby mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAC</td>
<td>DMA underrun</td>
<td>DMAUDRx</td>
<td>DMAUDRI</td>
<td>Write DMAUDRx = 1</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>
22.7 DAC registers

Refer to Section 1 on page 73 for a list of abbreviations used in register descriptions.
The peripheral registers have to be accessed by words (32-bit).

22.7.1 DAC control register (DAC_CR)

Address offset: 0x00
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>CEN2: DAC channel2 calibration enable</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>DMAUDRIE2: DAC channel2 DMA underrun interrupt enable</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>DMAEN2: DAC channel2 DMA enable</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.
Bits 27:24 **MAMP2[3:0]**: DAC channel2 mask/amplitude selector
These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.
- 0000: Unmask bit 0 of LFSR/ triangle amplitude equal to 1
- 0001: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
- 0010: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
- 0011: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
- 0100: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
- 0101: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
- 0110: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
- 0111: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
- 1000: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
- 1001: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
- 1010: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
- ≥ 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095

*Note:* These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Bits 23:22 **WAVE2[1:0]**: DAC channel2 noise/triangle wave generation enable
These bits are set/reset by software.
- 00: wave generation disabled
- 01: Noise wave generation enabled
- 10: Triangle wave generation enabled
- 11: Sawtooth wave generation enabled

*Note:* Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Bits 21:18 **TSEL2[3:0]**: DAC channel2 trigger selection
These bits select the external event used to trigger DAC channel2
- 0000: SWTRIG2
- 0001: dac_ch2_trg1
- 0010: dac_ch2_trg2
- ...
- 1111: dac_ch2_trg15

Refer to the trigger selection tables in Section 22.4.2: DAC pins and internal signals for details on trigger configuration and mapping.

*Note:* Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Bit 17 **TEN2**: DAC channel2 trigger enable
This bit is set and cleared by software to enable/disable DAC channel2 trigger
- 0: DAC channel2 trigger disabled and data written into the DAC_DHR2 register are transferred one dac_hclk clock cycle later to the DAC_DOR2 register
- 1: DAC channel2 trigger enabled and data from the DAC_DHR2 register are transferred three dac_hclk clock cycles later to the DAC_DOR2 register

*Note:* When software trigger is selected, the transfer from the DAC_DHR2 register to the DAC_DOR2 register takes only one dac_hclk clock cycle.
These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.
Bit 16 **EN2**: DAC channel2 enable
This bit is set and cleared by software to enable/disable DAC channel2.
0: DAC channel2 disabled
1: DAC channel2 enabled

*Note: These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*

Bit 15 Reserved, must be kept at reset value.

Bit 14 **CEN1**: DAC channel1 calibration enable
This bit is set and cleared by software to enable/disable DAC channel1 calibration, it can be written only if bit EN1 = 0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0: DAC channel1 in Normal operating mode
1: DAC channel1 in calibration mode

Bit 13 **DMAUDRIE1**: DAC channel1 DMA Underrun Interrupt enable
This bit is set and cleared by software.
0: DAC channel1 DMA Underrun Interrupt disabled
1: DAC channel1 DMA Underrun Interrupt enabled

Bit 12 **DMAEN1**: DAC channel1 DMA enable
This bit is set and cleared by software.
0: DAC channel1 DMA mode disabled
1: DAC channel1 DMA mode enabled

Bits 11:8 **MAMP1[3:0]**: DAC channel1 mask/amplitude selector
These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.
0000: Unmask bit0 of LFSR/ triangle amplitude equal to 1
0001: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
0010: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
0011: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
0100: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
0101: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
0110: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
0111: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
1000: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
1001: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
1010: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
≥ 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095

Bits 7:6 **WAVE1[1:0]**: DAC channel1 noise/triangle wave generation enable
These bits are set and cleared by software.
00: wave generation disabled
01: Noise wave generation enabled
10: Triangle wave generation enabled
11: Sawtooth wave generation enabled
Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
Bits 5:2 **TSEL[3:0]:** DAC channel1 trigger selection
   These bits select the external event used to trigger DAC channel1
   0000: SWTRIG1
   0001: dac_ch1_trg1
   0010: dac_ch1_trg2
   ...
   1111: dac_ch1_trg15
   Refer to the trigger selection tables in Section 22.4.2: DAC pins and internal signals for details on trigger configuration and mapping.
   **Note:** Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).

Bit 1 **TEN1:** DAC channel1 trigger enable
   This bit is set and cleared by software to enable/disable DAC channel1 trigger.
   0: DAC channel1 trigger disabled and data written into the DAC_DHR1 register are transferred one dac_hclk clock cycle later to the DAC_DOR1 register
   1: DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred three dac_hclk clock cycles later to the DAC_DOR1 register
   **Note:** When software trigger is selected, the transfer from the DAC_DHR1 register to the DAC_DOR1 register takes only one dac_hclk clock cycle.

Bit 0 **EN1:** DAC channel1 enable
   This bit is set and cleared by software to enable/disable DAC channel1.
   0: DAC channel1 disabled
   1: DAC channel1 enabled

### 22.7.2 DAC software trigger register (DAC_SWTRGR)

**Address offset:** 0x04

**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:18 Reserved, must be kept at reset value.

Bit 17 **SWTRIGB2:** DAC channel2 software trigger B
   This bit is set by software to trigger the DAC in software trigger mode (sawtooth generation)
   It is cleared by hardware.
   0: No trigger
   1: Trigger for sawtooth increment
   **Note:** This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Bit 16 **SWTRIGB1:** DAC channel1 software trigger B
   This bit is set by software to trigger the DAC in software trigger mode (sawtooth generation)
   It is cleared by hardware.
   0: No trigger
   1: Trigger for sawtooth increment
Bits 15:2 Reserved, must be kept at reset value.

Bit 1 **SWTRIG2**: DAC channel2 software trigger
This bit is set by software to trigger the DAC in software trigger mode.
0: No trigger
1: Trigger

*Note*: This bit is cleared by hardware (one dac_hclk clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register. This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Bit 0 **SWTRIG1**: DAC channel1 software trigger
This bit is set by software to trigger the DAC in software trigger mode.
0: No trigger
1: Trigger

*Note*: This bit is cleared by hardware (one dac_hclk clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.

### 22.7.3 DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)

Address offset: 0x08
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:16 **DAC1DHRB[11:0]**: DAC channel1 12-bit right-aligned data B
These bits are written by software. They specify 12-bit data for DAC channel1 when the DAC operates in Double data mode.

Bits 15:12 Reserved, must be kept at reset value.

Bits 11:0 **DAC1DHR[11:0]**: DAC channel1 12-bit right-aligned data
These bits are written by software. They specify 12-bit data for DAC channel1.
22.7.4 DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)

Address offset: 0x0C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DACC1DHRB[11:0]</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:20 DAC1DHRB[11:0]: DAC channel1 12-bit left-aligned data B
These bits are written by software. They specify 12-bit data for DAC channel1 when the DAC operates in Double data mode.

Bits 19:16 Reserved, must be kept at reset value.

Bits 15:4 DAC1DHR[11:0]: DAC channel1 12-bit left-aligned data
These bits are written by software.
They specify 12-bit data for DAC channel1.

Bits 3:0 Reserved, must be kept at reset value.

22.7.5 DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)

Address offset: 0x10
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DACC1DHR[7:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DACC1DHRB[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:8 DAC1DHRB[7:0]: DAC channel1 8-bit right-aligned data
These bits are written by software. They specify 8-bit data for DAC channel1 when the DAC operates in Double data mode.

Bits 7:0 DAC1DHR[7:0]: DAC channel1 8-bit right-aligned data
These bits are written by software. They specify 8-bit data for DAC channel1.
22.7.6 DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)

This register is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Address offset: 0x14
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:16 DACC2DHRB[11:0]: DAC channel2 12-bit right-aligned data
These bits are written by software. They specify 12-bit data for DAC channel2 when the DAC operates in DMA Double data mode.

Bits 15:12 Reserved, must be kept at reset value.

Bits 11:0 DACC2DHR[11:0]: DAC channel2 12-bit right-aligned data
These bits are written by software. They specify 12-bit data for DAC channel2.

22.7.7 DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)

This register is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Address offset: 0x18
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:20 DACC2DHRB[11:0]: DAC channel2 12-bit left-aligned data B
These bits are written by software. They specify 12-bit data for DAC channel2 when the DAC operates in Double data mode.

Bits 19:16 Reserved, must be kept at reset value.

Bits 15:4 DACC2DHR[11:0]: DAC channel2 12-bit left-aligned data
These bits are written by software which specify 12-bit data for DAC channel2.

Bits 3:0 Reserved, must be kept at reset value.
22.7.8 DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)

This register is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Address offset: 0x1C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:8 **DAC2DHRB[7:0]**: DAC channel2 8-bit right-aligned data
These bits are written by software. They specify 8-bit data for DAC channel2 when the DAC operates in Double data mode.

Bits 7:0 **DAC2DHR[7:0]**: DAC channel2 8-bit right-aligned data
These bits are written by software which specifies 8-bit data for DAC channel2.

22.7.9 Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)

Address offset: 0x20
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:16 **DAC2DHR[11:0]**: DAC channel2 12-bit right-aligned data
These bits are written by software which specifies 12-bit data for DAC channel2.

Bits 15:12 Reserved, must be kept at reset value.

Bits 11:0 **DAC1DHR[11:0]**: DAC channel1 12-bit right-aligned data
These bits are written by software which specifies 12-bit data for DAC channel1.
**22.7.10** Dual DAC 12-bit left aligned data holding register  
*(DAC_DHR12LD)*

Address offset: 0x24  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**DACC2DHR[11:0]**

Bits 31:20 **DACC2DHR[11:0]**: DAC channel2 12-bit left-aligned data  
These bits are written by software which specifies 12-bit data for DAC channel2.

Bits 19:16 Reserved, must be kept at reset value.

Bits 15:4 **DACC1DHR[11:0]**: DAC channel1 12-bit left-aligned data  
These bits are written by software which specifies 12-bit data for DAC channel1.

Bits 3:0 Reserved, must be kept at reset value.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**DACC1DHR[11:0]**

**22.7.11** Dual DAC 8-bit right aligned data holding register  
*(DAC_DHR8RD)*

Address offset: 0x28  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**DACC2DHR[7:0]**  
**DACC1DHR[7:0]**

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:8 **DACC2DHR[7:0]**: DAC channel2 8-bit right-aligned data  
These bits are written by software which specifies 8-bit data for DAC channel2.

Bits 7:0 **DACC1DHR[7:0]**: DAC channel1 8-bit right-aligned data  
These bits are written by software which specifies 8-bit data for DAC channel1.
22.7.12  **DAC channel1 data output register (DAC_DOR1)**

Address offset: 0x2C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>DACC1DORB[11:0]</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:28  Reserved, must be kept at reset value.
Bits 27:16  **DACC1DORB[11:0]**: DAC channel1 data output
These bits are read-only. They contain data output for DAC channel1 B.

Bits 15:12  Reserved, must be kept at reset value.
Bits 11:0   **DACC1DOR[11:0]**: DAC channel1 data output
These bits are read-only, they contain data output for DAC channel1.

22.7.13  **DAC channel2 data output register (DAC_DOR2)**

This register is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Address offset: 0x30
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>DACC2DORB[11:0]</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:28  Reserved, must be kept at reset value.
Bits 27:16  **DACC2DORB[11:0]**: DAC channel2 data output
These bits are read-only. They contain data output for DAC channel2 B.

Bits 15:12  Reserved, must be kept at reset value.
Bits 11:0   **DACC2DOR[11:0]**: DAC channel2 data output
These bits are read-only, they contain data output for DAC channel2.
22.7.14 DAC status register (DAC_SR)

Address offset: 0x34
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>rc_w1</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **BWST2**: DAC channel2 busy writing sample time flag

This bit is systematically set just after Sample and hold mode enable. It is set each time the software writes the register DAC_SHSR2. It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI/LSE periods of synchronization).

0: There is no write operation of DAC_SHSR2 ongoing; DAC_SHSR2 can be written
1: There is a write operation of DAC_SHSR2 ongoing; DAC_SHSR2 cannot be written

*Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*

Bit 30 **CAL_FLAG2**: DAC channel2 calibration offset status

This bit is set and cleared by hardware

0: Calibration trimming value is lower than the offset correction value
1: Calibration trimming value is equal or greater than the offset correction value

*Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*

Bit 29 **DMAUDR2**: DAC channel2 DMA underrun flag

This bit is set by hardware and cleared by software (by writing it to 1).

0: No DMA underrun error condition occurred for DAC channel2
1: DMA underrun error condition occurred for DAC channel2 (the currently selected trigger is driving DAC channel2 conversion at a frequency higher than the DMA service capability rate).

*Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*

Bit 28 **DORSTAT2**: DAC channel2 output register status bit

This bit is set and cleared by hardware. It is applicable only when the DAC operates in Double data mode.

0: DOR[11:0] is used actual DAC output
1: DORB[11:0] is used actual DAC output

*Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*

Bit 27 **DAC2RDY**: DAC channel2 ready status bit

This bit is set and cleared by hardware.

0: DAC channel2 is not yet ready to accept the trigger nor output data
1: DAC channel2 is ready to accept the trigger or output data

*Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*
Bits 26:16  Reserved, must be kept at reset value.

Bit 15  **BWST1**: DAC channel1 busy writing sample time flag
This bit is systematically set just after Sample and hold mode enable and is set each time the software writes the register DAC_SHSR1. It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3 LSI/LSE periods of synchronization).
0: There is no write operation of DAC_SHSR1 ongoing; DAC_SHSR1 can be written
1: There is a write operation of DAC_SHSR1 ongoing; DAC_SHSR1 cannot be written

Bit 14  **CAL_FLAG1**: DAC channel1 calibration offset status
This bit is set and cleared by hardware
0: calibration trimming value is lower than the offset correction value
1: calibration trimming value is equal or greater than the offset correction value

Bit 13  **DMAUDR1**: DAC channel1 DMA underrun flag
This bit is set by hardware and cleared by software (by writing it to 1).
0: No DMA underrun error condition occurred for DAC channel1
1: DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)

Bit 12  **DORSTAT1**: DAC channel1 output register status bit
This bit is set and cleared by hardware. It is applicable only when the DAC operates in Double data mode.
0: DOR[11:0] is used actual DAC output
1: DORB[11:0] is used actual DAC output

Bit 11  **DAC1RDY**: DAC channel1 ready status bit
This bit is set and cleared by hardware.
0: DAC channel1 is not yet ready to accept the trigger nor output data
1: DAC channel1 is ready to accept the trigger or output data

Bits 10:0  Reserved, must be kept at reset value.

**22.7.15  DAC calibration control register (DAC_CCR)**
Address offset: 0x38
Reset value: 0x00XX 00XX

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:21  Reserved, must be kept at reset value.

Bits 20:16  **OTRIM2[4:0]**: DAC channel2 offset trimming value
These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Bits 15:5  Reserved, must be kept at reset value.

Bits 4:0  **OTRIM1[4:0]**: DAC channel1 offset trimming value
### 22.7.16 DAC mode control register (DAC_MCR)

Address offset: 0x3C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Address Offset: 0x3C</th>
<th>Reset Value: 0x0000 0000</th>
</tr>
</thead>
</table>

#### Register Map

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 31:26</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
</tbody>
</table>
| Bit 25 | **SINFORMAT2**: Enable signed format for DAC channel2  
This bit is set and cleared by software.  
0: Input data is in unsigned format  
1: Input data is in signed format (2’s complement). The MSB bit represents the sign.  
*Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.* |
| Bit 24 | **DMADOUBLE2**: DAC channel2 DMA double data mode  
This bit is set and cleared by software.  
0: DMA Normal mode selected  
1: DMA Double data mode selected  
*Note: This bit is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.* |
| Bits 23:19 | Reserved, must be kept at reset value. |
| Bits 18:16 | **MODE2[2:0]**: DAC channel2 mode  
These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2 = 0 and bit CEN2 = 0 in the DAC_CR register). If EN2 = 1 or CEN2 = 1 the write operation is ignored.  
They can be set and cleared by software to select the DAC channel2 mode:  
– DAC channel2 in Normal mode  
000: DAC channel2 is connected to external pin with Buffer enabled  
001: DAC channel2 is connected to external pin and to on chip peripherals with buffer enabled  
010: DAC channel2 is connected to external pin with buffer disabled  
011: DAC channel2 is connected to on chip peripherals with Buffer disabled  
– DAC channel2 in Sample and hold mode  
100: DAC channel2 is connected to external pin with Buffer enabled  
101: DAC channel2 is connected to external pin and to on chip peripherals with Buffer enabled  
110: DAC channel2 is connected to external pin and to on chip peripherals with Buffer disabled  
111: DAC channel2 is connected to on chip peripherals with Buffer disabled  
*Note: This register can be modified only when EN2 = 0.  
Refer to Section 22.3: DAC implementation for the availability of DAC channel2.* |
Bits 15:14  **HFSEL[1:0]**: High frequency interface mode selection
- 00: High frequency interface mode disabled
- 01: High frequency interface mode enabled for AHB clock frequency > 80 MHz
- 10: High frequency interface mode enabled for AHB clock frequency > 160 MHz
- 11: Reserved

Bits 13:10  Reserved, must be kept at reset value.

Bit 9  **SINFORMAT1**: Enable signed format for DAC channel1
- This bit is set and cleared by software.
- 0: Input data is in unsigned format
- 1: Input data is in signed format (2’s complement). The MSB bit represents the sign.

Bit 8  **DMADouble1**: DAC channel1 DMA double data mode
- This bit is set and cleared by software.
- 0: DMA Normal mode selected
- 1: DMA Double data mode selected

Bits 7:3  Reserved, must be kept at reset value.

Bits 2:0  **MODE1[2:0]**: DAC channel1 mode
- These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1 = 0 and bit CEN1 = 0 in the DAC_CR register). If EN1 = 1 or CEN1 = 1 the write operation is ignored.
- They can be set and cleared by software to select the DAC channel1 mode:
  - DAC channel1 in Normal mode
    - 000: DAC channel1 is connected to external pin with Buffer enabled
    - 001: DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled
    - 010: DAC channel1 is connected to external pin with Buffer disabled
    - 011: DAC channel1 is connected to on chip peripherals with Buffer disabled
  - DAC channel1 in sample & hold mode
    - 100: DAC channel1 is connected to external pin with Buffer enabled
    - 101: DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled
    - 110: DAC channel1 is connected to external pin and to on chip peripherals with Buffer disabled
    - 111: DAC channel1 is connected to on chip peripherals with Buffer disabled

**Note:** This register can be modified only when EN1 = 0.

### 22.7.17 DAC channel1 sample and hold sample time register (DAC_SHSR1)

**Address offset:** 0x40

**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**TSAMPLE1[9:0]**

| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |

**ST**
Note: It represents the number of LSI/LSE clocks to perform a sample phase. Sampling time = (TSAMPLE1[9:0] + 1) x LSI/LSE clock period.

22.7.18 DAC channel2 sample and hold sample time register (DAC_SHSR2)

This register is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Address offset: 0x44

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Note: It represents the number of LSI/LSE clocks to perform a sample phase. Sampling time = (TSAMPLE2[9:0] + 1) x LSI/LSE clock period.

22.7.19 DAC sample and hold time register (DAC_SHHR)

Address offset: 0x48

Reset value: 0x0001 0001

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>
Bits 31:26  Reserved, must be kept at reset value.

Bits 25:16  **THOLD2[9:0]**: DAC channel2 hold time (only valid in Sample and hold mode).
Hold time = (THOLD[9:0]) x LSI/LSE clock period

*Note:* This register can be modified only when EN2 = 0.
These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Bits 15:10  Reserved, must be kept at reset value.

Bits 9:0  **THOLD1[9:0]**: DAC channel1 hold time (only valid in Sample and hold mode)
Hold time = (THOLD[9:0]) x LSI/LSE clock period

*Note:* These bits can be written only when the DAC channel is disabled and in Normal operating mode (when bit ENx = 0 and bit CENx = 0 in the DAC_CR register). If ENx = 1 or CENx = 1 the write operation is ignored.

### 22.7.20 DAC sample and hold refresh time register (DAC_SHRR)

Address offset: 0x4C

Reset value: 0x0001 0001

| Bits 31:24 | Reserved, must be kept at reset value. |
| Bits 23:16 | **TREFRESH2[7:0]**: DAC channel2 refresh time (only valid in Sample and hold mode) |
| Refresh time = (TREFRESH[7:0]) x LSI/LSE clock period |
| *Note:* This register can be modified only when EN2 = 0. |
These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

| Bits 15:8 | Reserved, must be kept at reset value. |
| Bits 7:0 | **TREFRESH1[7:0]**: DAC channel1 refresh time (only valid in Sample and hold mode) |
| Refresh time = (TREFRESH[7:0]) x LSI/LSE clock period |
| *Note:* This register can be modified only when EN1 = 0. |

*Note:* These bits can be written only when the DAC channel is disabled and in Normal operating mode (when bit ENx = 0 and bit CENx = 0 in the DAC_CR register). If ENx = 1 or CENx = 1 the write operation is ignored.
## 22.7.21 DAC channel1 sawtooth register (DAC_STR1)

Address offset: 0x58  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STINCDATA1[15:0]</td>
<td>DAC channel1 sawtooth increment value (12.4 bit format)</td>
</tr>
<tr>
<td>STDIR1</td>
<td>DAC channel1 sawtooth direction setting</td>
</tr>
</tbody>
</table>

Bits 31:16 STINCDATA1[15:0]: DAC channel1 sawtooth increment value (12.4 bit format)

Bits 15:13 Reserved, must be kept at reset value.

Bit 12 STDIR1: DAC channel1 sawtooth direction setting  
0: Decrement  
1: Increment

Bits 11:0 STRSTDATA1[11:0]: DAC channel1 sawtooth reset value

## 22.7.22 DAC channel2 sawtooth register (DAC_STR2)

This register is available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.

Address offset: 0x5C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STINCDATA2[15:0]</td>
<td>DAC channel2 sawtooth increment value (12.4 bit format)</td>
</tr>
<tr>
<td>STDIR2</td>
<td>DAC channel2 sawtooth direction setting</td>
</tr>
</tbody>
</table>

Bits 31:16 STINCDATA2[15:0]: DAC channel2 sawtooth increment value (12.4 bit format)

Bits 15:13 Reserved, must be kept at reset value.

Bit 12 STDIR2: DAC channel2 sawtooth direction setting  
0: Decrement  
1: Increment

Bits 11:0 STRSTDATA2[11:0]: DAC channel2 sawtooth reset value
22.7.23 DAC sawtooth mode register (DAC_STMODR)

Address offset: 0x60
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:24 STINCTRIGSEL2[3:0]: DAC channel2 sawtooth increment trigger selection
Refer to the trigger selection tables in Section 22.4.2: DAC pins and internal signals for details on trigger configuration and mapping.
0000: SWTRIGB2
0001: dac_inc_ch2_trg1
....
1111: dac_inc_ch2_trg15

*Note: These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*

Bits 23:20 Reserved, must be kept at reset value.

Bits 19:16 STRSTTRIGSEL2[3:0]: DAC channel2 sawtooth reset trigger selection
Refer to the trigger selection tables in Section 22.4.2: DAC pins and internal signals for details on trigger configuration and mapping.
0000: SWTRIGB2
0001: dac_ch2_trg1
....
1111: dac_ch2_trg15
The mapping is the same as for TSEL2[3:0].

*Note: These bits are available only on dual-channel DACs. Refer to Section 22.3: DAC implementation.*

Bits 15:12 Reserved, must be kept at reset value.
Bits 11:8 **STINCTRIGSEL[3:0]**: DAC channel1 sawtooth increment trigger selection
Refer to the trigger selection tables in Section 22.4.2: DAC pins and internal signals for details on trigger configuration and mapping.
0000: SWTRIGB1
0001: dac_inc_ch1_trg1
....
1111: dac_inc_ch1_trg15

Bits 7:4 Reserved, must be kept at reset value.

Bits 3:0 **STRSTTRIGSEL[3:0]**: DAC channel1 sawtooth reset trigger selection
Refer to the trigger selection tables in Section 22.4.2: DAC pins and internal signals for details on trigger configuration and mapping.
0000: SWTRIGB1
0001: dac_ch1_trg1
....
1111: dac_ch1_trg15
The mapping is the same as for TSEL1[3:0].

### 22.7.24 DAC register map

*Table 193* summarizes the DAC registers.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>reset value</th>
<th>reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>DAC_CR</td>
<td>CE2</td>
<td>CEN2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DMAEN2</td>
<td>DMAEN1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MAMP2[3:0]</td>
<td>MAMP[3:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WAVE2[2:0]</td>
<td>WAVE1[2:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TSEL2[3:1]</td>
<td>TSEL1[3:1]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TEN2</td>
<td>TEN1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EN2</td>
<td>EN1</td>
</tr>
<tr>
<td></td>
<td>DAC_SWTRGR</td>
<td>SWTRIGB2</td>
<td>SWTRIGB1</td>
</tr>
<tr>
<td>0x04</td>
<td>DAC_DHR12R1</td>
<td>DACC1DHRB[7:0]</td>
<td>DACC1DHR[7:0]</td>
</tr>
<tr>
<td></td>
<td>DACC1DHR[11:0]</td>
<td>DACC1DHR[7:0]</td>
<td>DACC1DHR[7:0]</td>
</tr>
<tr>
<td></td>
<td>DAC_DHR12L1</td>
<td>DACC1DHRB[7:0]</td>
<td>DACC1DHR[7:0]</td>
</tr>
<tr>
<td></td>
<td>DACC1DHR[11:0]</td>
<td>DACC1DHR[7:0]</td>
<td>DACC1DHR[7:0]</td>
</tr>
<tr>
<td>0x08</td>
<td>DAC_DHR12R2</td>
<td>DACC2DHRB[11:0]</td>
<td>DACC2DHR[11:0]</td>
</tr>
<tr>
<td>0x0C</td>
<td>DAC_DHR12L2</td>
<td>DACC2DHRB[11:0]</td>
<td>DACC2DHR[11:0]</td>
</tr>
</tbody>
</table>

**Table 193. DAC register map and reset values**
<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Register reset value</th>
<th>Offset name</th>
<th>Offset reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x1C</td>
<td>DAC_DHR8R2</td>
<td>DACC2DHRB[7:0]</td>
<td>DACC2DHR[7:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td>0x20</td>
<td>DAC_DHR12RD</td>
<td>DACC2DHR[11:0]</td>
<td>DACC1DHR[11:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td>0x24</td>
<td>DAC_DHR12LD</td>
<td>DACC2DHR[11:0]</td>
<td>DACC1DHR[11:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td>0x28</td>
<td>DAC_DHR8RD</td>
<td>DACC2DHR[7:0]</td>
<td>DACC1DHR[7:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td>0x2C</td>
<td>DAC_DOR1</td>
<td>DACC1DORB[11:0]</td>
<td>DACC1DOR[11:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td>0x30</td>
<td>DAC_DOR2</td>
<td>DACC2DORB[11:0]</td>
<td>DACC2DOR[11:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td>0x34</td>
<td>DAC_SR</td>
<td>BWST2</td>
<td>CAL_FLAG2</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DAC_DORSTAT2</td>
<td>DMAUDR2</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DAC2RDY</td>
<td>DORSTAT2</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DAC1RDY</td>
<td>DORSTAT1</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SINFORMAT2</td>
<td>MODE2[2:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DMAMODE2</td>
<td>HFSSEL[1:1]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>THOLD2</td>
<td>HFSSEL[0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TSAMPLE1</td>
<td>MODE1[2:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TSAMPLE2</td>
<td>MODE1[2:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TREFRESH2</td>
<td>MODE1[2:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TREFRESH1</td>
<td>MODE1[2:0]</td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reserved</td>
<td></td>
<td>0x0000000000000000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>STINCDATA1[15:0]</td>
<td>STRSTDATA1[11:0]</td>
<td>0x0000000000000000</td>
</tr>
</tbody>
</table>

Table 193. DAC register map and reset values (continued)

Reset values for each register are listed in the third column. The reset values are represented in hexadecimal format.
Table 193. DAC register map and reset values (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Register name</th>
<th>reset value</th>
<th>reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x5C</td>
<td>DAC_STR2</td>
<td>STINCDATA2[15:0]</td>
<td>0x00000000000</td>
<td>0x00000000000</td>
</tr>
<tr>
<td>0x60</td>
<td>DAC_STMODR</td>
<td>STRSTDATA2[11:0]</td>
<td>0x00000000000</td>
<td>0x00000000000</td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
23 Voltage reference buffer (VREFBUF)

23.1 Introduction

The devices embed a voltage reference buffer which can be used as voltage reference for ADCs, DACs and also as voltage reference for external components through the VREF+ pin. When the VREF+ pin is double-bonded with VDDA pin in a package, the voltage reference buffer is not available and must be kept disabled (refer to datasheet for packages pinout description).

23.2 VREFBUF functional description

The internal voltage reference buffer supports three voltages\(^a\), which are configured with VRS bits in the VREFBUF_CSR register:

- \(VRS = 00\): around 2.048 V.
- \(VRS = 01\): around 2.5 V.
- \(VRS = 10\): around 2.90 V.

The internal voltage reference can be configured in four different modes depending on ENVR and HIZ bits configuration. These modes are provided in the table below:

<table>
<thead>
<tr>
<th>ENVR</th>
<th>HIZ</th>
<th>VREF buffer configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>VREFBUF buffer off mode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(- V_{REF+} ) pin pulled-down to (V_{SSA})</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>External voltage reference mode (default value):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(- V_{REF+} ) pin input mode</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Internal voltage reference mode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(- V_{REF+} ) pin connected to VREFBUF buffer output</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Hold mode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(- V_{REF+} ) is enable without output buffer, (V_{REF+}) pin voltage is hold with the external capacitor</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(- V_{RR}) detection disabled and (V_{RR}) bit keeps last state</td>
</tr>
</tbody>
</table>

After enabling the VREFBUF by setting ENVR bit and clearing HIZ bit in the VREFBUF_CSR register, the user must wait until VRR bit is set, meaning that the voltage reference output has reached its expected value.

\(^a\) The minimum \(V_{DDA}\) voltage depends on VRS setting, refer to the product datasheet.
23.3 VREFBUF trimming

The VREFBUF output voltage is factory-calibrated by ST. At reset, and each time the VRS setting is changed, the calibration data is automatically loaded to the TRIM register.

Optionally user can trim the output voltage by changing the TRIM register bits directly. In this case, the VRS setting has no more effect on the TRIM register until the device is reset.

23.4 VREFBUF registers

23.4.1 VREFBUF control and status register (VREFBUF_CSR)

Address offset: 0x00
Reset value: 0x0000 0002

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:6  Reserved, must be kept at reset value.

Bits 5:4  **VRS[1:0]**: Voltage reference scale
These bits select the value generated by the voltage reference buffer.
- 00: Voltage reference set to 2.048 V
- 01: Voltage reference set to 2.5 V
- 10: Voltage reference set to 2.90 V
- 11: Reserved

*Note:* The software can program this bitfield only when the VREFBUF is disabled (ENVR=0).

Bit 3  **VRR**: Voltage reference buffer ready
- 0: the voltage reference buffer output is not ready.
- 1: the voltage reference buffer output reached the requested level.

Bit 2  Reserved, must be kept at reset value.

Bit 1  **HIZ**: High impedance mode
This bit controls the analog switch to connect or not the VREF+ pin.
- 0: VREF+ pin is internally connected to the voltage reference buffer output.
- 1: VREF+ pin is high impedance.

Refer to **Table 194: VREF buffer modes** for the mode descriptions depending on ENVR bit configuration.

Bit 0  **ENVR**: Voltage reference buffer mode enable
This bit is used to enable the voltage reference buffer mode.
- 0: Internal voltage reference mode disable (external voltage reference mode).
- 1: Internal voltage reference mode (reference buffer enable or hold mode) enable.
23.4.2 VREFBUF calibration control register (VREFBUF_CCR)

Address offset: 0x04
Reset value: 0x0000 00XX

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:6 Reserved, must be kept at reset value.

Bits 5:0 TRIM[5:0]: Trimming code

The TRIM code is a 6-bit unsigned data (minimum 000000, maximum 111111) that is set and updated according the mechanism described below.

Reset: TRIM[5:0] is automatically initialized with the VRS = 0 trimming value stored in the flash memory during the production test.

VRS change: TRIM[5:0] is automatically initialized with the trimming value (corresponding to VRS setting) stored in the flash memory during the production test.

Write in TRIM[5:0]: User can modify the TRIM[5:0] with an arbitrary value. This is permanently disabling the control of the trimming value with VRS (until the device is reset).

Note: If the user application performs the trimming, the trimming code must start from 000000 to 111111 in ascending order.

23.4.3 VREFBUF register map

The following table gives the VREFBUF register map and the reset values.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>VREFBUF_CSR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x04</td>
<td>VREFBUF_CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to Section 2.2 for the register boundary addresses.
24 Comparator (COMP)

24.1 COMP introduction

The device embeds up to seven ultra-fast analog comparators.

The comparators can be used for a variety of functions including:
- Wake-up from low-power mode triggered by an analog signal,
- Analog signal conditioning,
- Cycle-by-cycle current control loop when combined with a PWM output from a timer.

24.2 COMP main features

- Each comparator has configurable plus and minus inputs used for flexible voltage selection:
  - Multiplexed I/O pins
  - DAC channels
  - Internal reference voltage and three submultiple values (1/4, 1/2, 3/4) provided by a scaler (buffered voltage divider)
- Programmable hysteresis
- Output redirection to I/Os or to timer inputs for triggering break events for fast PWM shutdowns
- Output blanking for immunity to switching noise
- Per-channel interrupt generation with wake-up from Sleep and Stop modes

24.3 COMP functional description

24.3.1 COMP block diagram

The block diagram of one comparator channel front-end is shown in Figure 168: Comparator block diagram.

![Comparator block diagram](image-url)
24.3.2 COMP pins and internal signals

The I/Os used as comparators inputs must be configured in analog mode in the GPIOs registers.

The comparator output can be connected to the I/Os using the alternate function channel given in “Alternate function mapping” table in the datasheet.

The output can also be internally redirected to a variety of timer input for the following purposes:

- Emergency shut-down of PWM signals, using BKin and BKin2 inputs
- Cycle-by-cycle current control, using OCREF_CLR inputs
- Input capture for timing measures

It is possible to have the comparator output simultaneously redirected internally and externally.

<table>
<thead>
<tr>
<th>INPSEL</th>
<th>COMP1_INP</th>
<th>COMP2_INP</th>
<th>COMP3_INP</th>
<th>COMP4_INP</th>
<th>COMP5_INP</th>
<th>COMP6_INP</th>
<th>COMP7_INP</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PA1</td>
<td>PA7</td>
<td>PA0</td>
<td>PB0</td>
<td>PB13</td>
<td>PB11</td>
<td>PB14</td>
</tr>
<tr>
<td>1</td>
<td>PB1</td>
<td>PA3</td>
<td>PC1</td>
<td>PE7</td>
<td>PD12</td>
<td>PD11</td>
<td>PD14</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>INMSEL [2:0]</th>
<th>COMP1_INM</th>
<th>COMP2_INM</th>
<th>COMP3_INM</th>
<th>COMP4_INM</th>
<th>COMP5_INM</th>
<th>COMP6_INM</th>
<th>COMP7_INM</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>1/4 VREFINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>1/2 VREFINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>3/4 VREFINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>VREFINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>DAC3_CH1</td>
<td>DAC3_CH2</td>
<td>DAC3_CH1</td>
<td>DAC3_CH2</td>
<td>DAC4_CH1</td>
<td>DAC4_CH2</td>
<td>DAC4_CH1</td>
</tr>
<tr>
<td>101</td>
<td>DAC1_CH1</td>
<td>DAC1_CH2</td>
<td>DAC1_CH1</td>
<td>DAC1_CH1</td>
<td>DAC2_CH1</td>
<td>DAC2_CH1</td>
<td>DAC2_CH1</td>
</tr>
<tr>
<td>110</td>
<td>PA4</td>
<td>PA5</td>
<td>PF1</td>
<td>PE8</td>
<td>PB10</td>
<td>PD10</td>
<td>PD15</td>
</tr>
<tr>
<td>111</td>
<td>PA0</td>
<td>PA2</td>
<td>PC0</td>
<td>PB2</td>
<td>PD13</td>
<td>PB15</td>
<td>PB12</td>
</tr>
</tbody>
</table>

24.3.3 COMP reset and clocks

The COMP clock provided by the clock controller is synchronous with the APB2 clock.

There is no COMP-dedicated clock enable control bit in the RCC controller. Reset and clock enable bits are common for COMP and SYSCFG.

Note: Important: The polarity selection logic and the output redirection to the port works independently of APB clock. This allows the comparator to work even in Stop mode.
24.3.4 COMP LOCK mechanism

The comparators can be used for safety purposes, such as over-current or thermal protection. For applications having specific functional safety requirements, it is necessary to insure that the comparator programming cannot be altered in case of spurious register access or program counter corruption.

For this purpose, the comparator control and status registers can be write-protected (read-only).

Once the programming is completed, the COMPx LOCK bit can be set. This causes the whole register to become read-only, including the COMPx LOCK bit.

The write protection can only be removed by an MCU reset.

24.3.5 COMP hysteresis

The comparator includes a programmable hysteresis to avoid spurious output transitions with noisy input signals. It is non-symmetrical and only acting to falling edge of the comparator output. The internal hysteresis function can be disabled so as to set the amount of hysteresis with external components, which can be useful for example when exiting a low-power mode.

![Figure 169. Comparator hysteresis](image)

24.3.6 COMP output blanking

The purpose of the blanking function is to prevent the current regulation from tripping upon short current spikes at the beginning of PWM period (typically the recovery current in power switch anti-parallel diodes). This goes through setting a dead window defined with a timer output compare signal. The blanking source is selected individually per comparator channel by software through BLANKSEL[2:0] bitfield of corresponding COMP_CxCSR register, as shown in Table 198: Blanking sources. The inverted blanking signal is logical AND-ed with the comparator stage output to produce the comparator channel x output. See the example provided in the following figure.
Figure 170. Comparator output blanking

Table 198. Blanking sources

<table>
<thead>
<tr>
<th>BLANKSEL [2:0]</th>
<th>COMP1</th>
<th>COMP2</th>
<th>COMP3</th>
<th>COMP4</th>
<th>COMP5</th>
<th>COMP6</th>
<th>COMP7</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>TIM1_OC5</td>
<td>TIM1_OC5</td>
<td>TIM1_OC5</td>
<td>TIM3_OC4</td>
<td>TIM2_OC3</td>
<td>TIM8_OC5</td>
<td>TIM1_OC5</td>
</tr>
<tr>
<td>010</td>
<td>TIM2_OC3</td>
<td>TIM2_OC3</td>
<td>TIM3_OC3</td>
<td>TIM8_OC5</td>
<td>TIM8_OC5</td>
<td>TIM2_OC4</td>
<td>TIM8_OC5</td>
</tr>
<tr>
<td>011</td>
<td>TIM3_OC3</td>
<td>TIM3_OC3</td>
<td>TIM2_OC4</td>
<td>TIM15_OC1</td>
<td>TIM3_OC3</td>
<td>TIM15_OC2</td>
<td>TIM3_OC3</td>
</tr>
<tr>
<td>100</td>
<td>TIM8_OC5</td>
<td>TIM8_OC5</td>
<td>TIM8_OC5</td>
<td>TIM1_OC5</td>
<td>TIM1_OC5</td>
<td>TIM1_OC5</td>
<td>TIM15_OC2</td>
</tr>
<tr>
<td>101</td>
<td>TIM20_OC5</td>
<td>TIM20_OC5</td>
<td>TIM20_OC5</td>
<td>TIM20_OC5</td>
<td>TIM20_OC5</td>
<td>TIM20_OC5</td>
<td>TIM20_OC5</td>
</tr>
<tr>
<td>110</td>
<td>TIM15_OC1</td>
<td>TIM15_OC1</td>
<td>TIM15_OC1</td>
<td>TIM15_OC1</td>
<td>TIM15_OC1</td>
<td>TIM15_OC1</td>
<td>TIM15_OC1</td>
</tr>
<tr>
<td>111</td>
<td>TIM4_OC3</td>
<td>TIM4_OC3</td>
<td>TIM4_OC3</td>
<td>TIM4_OC3</td>
<td>TIM4_OC3</td>
<td>TIM4_OC3</td>
<td>TIM4_OC3</td>
</tr>
</tbody>
</table>

24.4 COMP low-power modes

Table 199. Comparator behavior in low-power modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect on the comparators. Comparator interrupts cause the device to exit the Sleep mode.</td>
</tr>
<tr>
<td>Low-power run</td>
<td>No effect.</td>
</tr>
</tbody>
</table>
Comparator (COMP) RM0440

Table 199. Comparator behavior in low-power modes (continued)

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low-power sleep</td>
<td>No effect. COMP interrupts cause the device to exit the Low-power sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>No effect on the comparators. Comparator interrupts cause the device to exit the Stop mode.</td>
</tr>
<tr>
<td>Standby, Shutdown</td>
<td>The COMP registers are powered down and must be reinitialized after exiting Standby or Shutdown mode.</td>
</tr>
</tbody>
</table>

24.5 COMP interrupts

The comparator outputs are internally connected to the Extended interrupts and events controller. Each comparator has its own EXTI line and can generate either interrupts or events. The same mechanism is used to exit Sleep and Stop low-power modes.

Refer to Interrupt and events section for more details.

To enable the COMPx interrupt, it is required to follow this sequence:
1. Configure and enable the EXTI line corresponding to the COMPx output event in interrupt mode and select sensitivity to rising edge, falling edge or to both edges
2. Configure and enable the NVIC IRQ channel mapped to the corresponding EXTI lines
3. Enable COMPx

Interrupt events are flagged through flags in EXTI_PR1/EXTI_PR2 registers.

24.6 COMP registers

24.6.1 Comparator x control and status register (COMP_CxCSR)

For x = 1 through 7, the COMP_CxCSR register contains all bits and flags related to the comparator x.

Address offset: 4(x-1), where x = 1 to 7

System reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low-power sleep</td>
<td>No effect. COMP interrupts cause the device to exit the Low-power sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>No effect on the comparators. Comparator interrupts cause the device to exit the Stop mode.</td>
</tr>
<tr>
<td>Standby, Shutdown</td>
<td>The COMP registers are powered down and must be reinitialized after exiting Standby or Shutdown mode.</td>
</tr>
</tbody>
</table>
Bit 31 **LOCK**: COMP_CxCSR register lock
This bit is set by software and cleared by a hardware system reset. It locks the whole content of the comparator x control register COMP_CxCSR[31:0]. When locked, all control bits and flags can be read only but not written. When unlocked, the control bits can also be written by software.
0: Unlock
1: Lock

Bit 30 **VALUE**: Comparator x output status
This read-only flag reflects the level of the comparator x output before the polarity selector and blanking, as indicated in Figure 168.

Bits 29:24 Reserved, must be kept at reset value

Bit 23 **SCALEN**: \(V_{\text{REFINT}}\) scaler enable
This bit controlled by software enables the operation of \(V_{\text{REFINT}}\) scaler at the inverting input of all comparator. To disable the \(V_{\text{REFINT}}\) scaler, SCALEN bits of all COMP_CxCSR registers must be set to Disable state. When the \(V_{\text{REFINT}}\) scaler is disabled, the 1/4 \(V_{\text{REFINT}}\), 1/2 \(V_{\text{REFINT}}\), 3/4 \(V_{\text{REFINT}}\) and \(V_{\text{REFINT}}\) inputs of the multiplexer should not be selected.
0: Disable
1: Enable

Bit 22 **BRGEN**: \(V_{\text{REFINT}}\) scaler resistor bridge enable
This bit controlled by software enables the operation of resistor bridge in the \(V_{\text{REFINT}}\) scaler. To disable the resistor bridge, BRGEN bits of all COMP_CxCSR registers must be set to Disable state. When the resistor bridge is disabled, the 1/4 \(V_{\text{REFINT}}\), 1/2 \(V_{\text{REFINT}}\), and 3/4 \(V_{\text{REFINT}}\) inputs of the input selector receive \(V_{\text{REFINT}}\) voltage.
0: Disable
1: Enable

Bits 21:19 **BLANKSEL[2:0]**: Comparator x blanking signal select
This bitfield controlled by software selects the blanking signal for comparator channel x, as shown in Table 198: Blanking sources.

Bits 18:16 **HYST[2:0]**: Comparator x hysteresis
This bitfield controlled by software selects the hysteresis of the comparator x:
000: No hysteresis
001: 10mV hysteresis
010: 20mV hysteresis
011: 30mV hysteresis
100: 40mV hysteresis
101: 50mV hysteresis
110: 60mV hysteresis
111: 70mV hysteresis

Bit 15 **POL**: Comparator x polarity
This bit controlled by software selects the comparator x output polarity:
0: Non-inverted
1: Inverted

Bits 14:9 Reserved, must be kept at reset value

Bit 8 **INPSEL**: Comparator x signal select for non-inverting input
This bitfield controlled by software selects the signal for the non-inverting input COMPx_INP of the comparator x, as shown in Table 196: COMPx non-inverting input assignment.

Bit 7 Reserved, must be kept at reset value
The following table summarizes the comparator registers.

The comparator registers share SYSCFG peripheral register base addresses.

### Table 200. COMP register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>COMP_C1CSR</td>
<td>LOCK</td>
<td>VALUE</td>
<td>SCALEN</td>
<td>BRGEN</td>
<td>BLANKSEL[2:0]</td>
<td>HYST[2:0]</td>
<td>POL</td>
<td>INPSEL</td>
<td>INMSEL[2:0]</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x04</td>
<td>COMP_C2CSR</td>
<td>LOCK</td>
<td>VALUE</td>
<td>SCALEN</td>
<td>BRGEN</td>
<td>BLANKSEL[2:0]</td>
<td>HYST[2:0]</td>
<td>POL</td>
<td>INPSEL</td>
<td>INMSEL[2:0]</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x08</td>
<td>COMP_C3CSR</td>
<td>LOCK</td>
<td>VALUE</td>
<td>SCALEN</td>
<td>BRGEN</td>
<td>BLANKSEL[2:0]</td>
<td>HYST[2:0]</td>
<td>POL</td>
<td>INPSEL</td>
<td>INMSEL[2:0]</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td>COMP_C4CSR</td>
<td>LOCK</td>
<td>VALUE</td>
<td>SCALEN</td>
<td>BRGEN</td>
<td>BLANKSEL[2:0]</td>
<td>HYST[2:0]</td>
<td>POL</td>
<td>INPSEL</td>
<td>INMSEL[2:0]</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>COMP_C5CSR</td>
<td>LOCK</td>
<td>VALUE</td>
<td>SCALEN</td>
<td>BRGEN</td>
<td>BLANKSEL[2:0]</td>
<td>HYST[2:0]</td>
<td>POL</td>
<td>INPSEL</td>
<td>INMSEL[2:0]</td>
<td>EN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Refer to *Section 2.2.2: Memory map and register boundary addresses* for the register boundary addresses.
25 Operational amplifiers (OPAMP)

25.1 Introduction

The devices embed six operational amplifiers, each with two inputs and one output. The three I/Os can be connected to the external pins, enabling any type of external interconnection. The operational amplifiers can be configured internally as a follower, as an amplifier with a non-inverting gain ranging from 2 to 64, or with inverting gain ranging from -1 to -63.

The positive input can be connected to the internal DAC.

The output can be connected to the internal ADC.

25.2 OPAMP main features

- Rail-to-rail input voltage range
- Low input bias current
- Low input offset voltage
- High frequency gain bandwidth
- High-speed mode to achieve a better slew rate

*Note:* Refer to the product datasheet for detailed OPAMP characteristics.

25.3 OPAMP functional description

The OPAMP has several modes.

Each OPAMP can be individually enabled, when disabled the output is high-impedance.

When enabled, it can be in calibration mode, all input and output of the OPAMP are then disconnected, or in functional mode.

In functional mode the inputs and output of the OPAMP are connected as described in Section 25.3.4.

25.3.1 OPAMP output redirection to internal ADC channels

Operational amplifier output can be redirected internally to an ADC channel by setting OPAINTOEN bit in OPAMPx_CSR register. In this case, the GPIO on which is mapped given OPAMPx_VOUT output is free and can be used for another purpose. ADC can measure OPAMPx_VOUT voltage internally. See Figure 201 for assignment between OPAMPx internal outputs and ADC channels.

25.3.2 OPAMP reset and clocks

The OPAMP clock provided by the clock controller is synchronized with the PCLK2 (APB2 clock). There is no clock enable control bit provided in the RCC controller. To use a clock source for the OPAMP, the SYSCFG clock enable control bit must be set in the RCC controller.
The bit OPAEN enables and disables the OPAMP operation. The OPAMP registers configurations must be changed before enabling the OPAEN bit in order to avoid spurious effects on the output.

When the output of the operational amplifier is no more needed the operational amplifier can be disabled to save power. All the configurations previously set (including the calibration) are maintained while OPAMP is disabled.

25.3.3 Initial configuration

The default configuration of the operational amplifier is a functional mode where the three input/outputs are connected to external pins. In the default mode the operational amplifier uses the factory trimming values for its offset calibration. The trimming values can be adjusted, see Section 25.3.7: Calibration for changing the trimming values. The default configuration uses the normal mode, which provides the standard performance. The bit OPAHSM can be set in order to switch the operational amplifier to high-speed mode for a better slew rate. Both normal and high-speed mode characteristics are defined in the datasheet.

As soon as the OPAEN bit in OPAMPx_CSR register is set, the operational amplifier is functional. The two input pins and the output pin are connected as defined in Section 25.3.4: Signal routing and the default connection settings can be changed.

Note: The inputs and output pins must be configured in analog mode (default state) in the corresponding GPIOx_MODER register.

25.3.4 Signal routing

The routing for the operational amplifier pins is determined by OPAMPx_CSR and OPAMPx_TCMR registers.

The connections of the six operational amplifiers (OPAMPx, x = 1...6) are described in the table below.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin</th>
<th>Internal</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPAMP1_VINM</td>
<td>PA3 (VINM0) PC5 (VINM1)</td>
<td>OPAMP1_VOUT or PGA</td>
<td>Controlled by bits PGA_GAIN and VM_SEL</td>
</tr>
<tr>
<td>OPAMP1_VINP</td>
<td>PA1 (VINP0) PA3 (VINP1) PA7 (VINP2)</td>
<td>DAC3_CH1</td>
<td>controlled by bit VP_SEL.</td>
</tr>
<tr>
<td>OPAMP1_VOUT</td>
<td>PA2</td>
<td>ADC1_IN3 ADC1_IN13(1)</td>
<td>The pin is connected when the OPAMP is enabled and OPAMP internal output is disabled. The ADC input is controlled by ADC</td>
</tr>
<tr>
<td>OPAMP2_VINM</td>
<td>PA5 (VINM0) PC5 (VINM1)</td>
<td>OPAMP2_VOUT or PGA</td>
<td>controlled by bits PGA_GAIN and VM_SEL</td>
</tr>
<tr>
<td>OPAMP2_VINP</td>
<td>PA7 (VINP0) PB14 (VINP1) PB0 (VINP2) PD14 (VINP3)</td>
<td>-</td>
<td>controlled by bit VP_SEL</td>
</tr>
<tr>
<td>Signal</td>
<td>Pin</td>
<td>Internal</td>
<td>Comment</td>
</tr>
<tr>
<td>------------</td>
<td>----------------------</td>
<td>---------------------------</td>
<td>-------------------------------------------------------------------------</td>
</tr>
<tr>
<td>OPAMP2_VOUT</td>
<td>PA6</td>
<td>ADC2_IN3, ADC2_IN16</td>
<td>The pin is connected when the OPAMP is enabled and OPAMP internal output is disabled. The ADC input is controlled by ADC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP3_VINM</td>
<td>PB2 (VINM0), PB10 (VINM1)</td>
<td>OPAMP3_VOUT or PGA</td>
<td>Controlled by bits PGA_GAIN and VM_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP3_VINP</td>
<td>PB0 (VINP0), PB13 (VINP1), PA1 (VINP2)</td>
<td>DAC3_CH2(2)(3)</td>
<td>Controlled by bit VP_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP3_VOUT</td>
<td>PB1</td>
<td>ADC3_IN1(2)(3), ADC1_IN12, ADC2_IN18(1), ADC3_IN13(1)(2)(3)</td>
<td>The pin is connected when the OPAMP is enabled and OPAMP internal output is disabled. The ADC input is controlled by ADC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP4_VINM</td>
<td>PB10 (VINM0), PD8 (VINM1)</td>
<td>OPAMP4_VOUT or PGA</td>
<td>Controlled by bits PGA_GAIN and VM_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP4_VINP</td>
<td>PB13 (VINP0), PD11 (VINP1), PB11 (VINP2)</td>
<td>DAC4.CH1</td>
<td>Controlled by bit VP_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP4_VOUT</td>
<td>PB12</td>
<td>ADC4_IN3/ADC1_IN11, ADC5_IN5(1)</td>
<td>The pin is connected when the OPAMP is enabled and OPAMP internal output is disabled. The ADC input is controlled by ADC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP5_VINM</td>
<td>PB15 (VINM0), PA3 (VINM1)</td>
<td>OPAMP5_VOUT or PGA</td>
<td>Controlled by bits PGA_GAIN and VM_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP5_VINP</td>
<td>PB14 (VINP0), PD12 (VINP1), PC3 (VINP2)</td>
<td>DAC4.CH2</td>
<td>Controlled by bit VP_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP5_VOUT(4)</td>
<td>PA8</td>
<td>ADC5_IN1, ADC5_IN3(1)</td>
<td>The pin is connected when the OPAMP is enabled and OPAMP internal output is disabled. The ADC input is controlled by ADC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP6_VINM</td>
<td>PA1 (VINM0), PB1 (VINM1)</td>
<td>OPAMP6_VOUT or PGA</td>
<td>Controlled by bits PGA_GAIN and VM_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP6_VINP(5)</td>
<td>PB12 (VINP0), PD9 (VINP1), PB13 (VINP2)</td>
<td>DAC3.CH1</td>
<td>Controlled by bit VP_SEL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPAMP6_VOUT</td>
<td>PB11</td>
<td>ADC12_IN14, ADC4_IN17(1)(2), ADC3_IN17(1)(3)</td>
<td>The pin is connected when the OPAMP is enabled and OPAMP internal output is disabled. The ADC input is controlled by ADC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. This ADC channel is connected internally to the OPAMPx_VOUT when OPINTOEn bit is set. In this case, the I/O on which the OPAMPx_VOUT is available, can be used for another purpose.
2. For category 3 devices only.
3. For category 4 devices only.
4. OPAMP4/5 are supported in category 3 devices only.
5. OPAMP6 is supported only in category 3 and category 4 devices.
25.3.5 OPAMP modes

The operational amplifier inputs and outputs are all accessible on terminals. The amplifiers can be used in multiple configuration environments:

- Standalone mode (external gain setting mode)
- Follower configuration mode
- PGA modes

**Note:** The impedance of the signal must be maintained below a level which avoids the input leakage to create significant artifacts (due to a resistive drop in the source). Please refer to the electrical characteristics section in the datasheet for further details.

**Standalone mode (external gain setting mode)**

The procedure to use the OPAMP in standalone mode is presented hereafter.

Starting from the default value of OPAMPx_CSR, and the default state of GPIOx_MODER, as soon as the OPAEN bit is set, the two input pins and the output pin are connected to the operational amplifier.

This default configuration uses the factory trimming values and operates in normal mode (highest performance). The behavior of the OPAMP can be changed as follows:

- OPAHSM can be set to "operational amplifier high-speed" mode in order to have high slew rate.
- USERTRIM can be set to modify the trimming values for input offsets.

---

**Figure 171. Standalone mode: external gain setting mode**

1. opamp_out can be redirected internally to an ADC channel by setting OPAINTOEN bit.
   In this case, the I/O on which is mapped the OPAMPx_VOUT is free and can be used for another purpose. In standalone mode, VOUT pin is disconnected from the OPAMP output and the gain cannot be set by an external resistors (in this case OPAMP can be used only as comparator).
Follower configuration mode

The procedure to use the OPAMP in follower mode is presented hereafter.

- configure VM_SEL bits as “opamp_out connected to OPAMPx_VINM input”, 11
- configure VP_SEL bits as “GPIO connected to OPAMPx_VINP”, 00
- As soon as the OPAEN bit is set, the voltage on pin OPAMPx_VINP is buffered to pin OPAMPx_VOUT.

Note: The pin corresponding to OPAMPx_VINM is free for another usage.

The signal on the OPAMP output is also seen as an ADC input. As a consequence, the OPAMP configured in follower mode can be used to perform impedance adaptation on input signals before feeding them to the ADC input, assuming the input signal frequency is compatible with the operational amplifier gain bandwidth specification.

Figure 172. Follower configuration
Programmable gain amplifier mode

The procedure to use the OPAMP as programmable gain amplifier is presented hereafter.

- configure VM_SEL bits as "Feedback resistor is connected to OPAMPx_VINM input", 10
- configure PGA_GAIN bits as "internal Gain 2, 4, 8, 16, 32, or 64", 00000 to 00101
- configure VP_SEL bits as "GPIO connected to OPAMPx_VINP", 00

As soon as the OPAEN bit is set, the voltage on pin OPAMPx_VINP is amplified by the selected gain and visible on pin OPAMPx_VOUT.

Note: To avoid saturation, the input voltage must stay below $V_{DDA}$ divided by the selected gain.

Figure 173. PGA mode, internal gain setting (x2/x4/x8/x16/x32/x64), inverting input not used

1. opamp_out can be redirected internally to an ADC channel by setting OPAINTOEN bit. In this case, the I/O on which is mapped the OPAMPx_VOUT is free and can be used for another purpose.
Programmable gain amplifier mode with external filtering

The procedure to use the OPAMP to amplify the amplitude of an input signal, with an external filtering, is presented hereafter.

- configure VM_SEL bits as “Feedback resistor is connected to OPAMPx_VINM input”, 10
- configure PGA_GAIN bits as “internal Gain 2, 4, 8, 16, 32 or 64 with filtering on VINM0”, 10000 to 10101
- configure VP_SEL bits as “GPIO connected to OPAMPx_VINP”.

Any external connection on VINM can be used in parallel with the internal PGA, for example a capacitor can be connected between opamp_out and VINM for filtering purpose (see datasheet for the value of resistors used in the PGA resistor network).

Figure 174. PGA mode, internal gain setting (x2/x4/x8/x16/x32/x64), inverting input used for filtering

1. opamp_out can be redirected internally to an ADC channel by setting OPAINTOEN bit. In this case, the I/O on which is mapped the OPAMPx_VOUT is free and can be used for another purpose.

1. The gain depends on the cut-off frequency.
Programmable gain amplifier, non-inverting with external bias or inverting mode

The procedure to use the OPAMP to amplify the amplitude of an input signal with bias voltage for non-inverting mode or inverting mode.

- configure VM_SEL bits as “Feedback resistor is connected to OPAMPx_VINM input”, 10
- configure PGA_GAIN bits as “Inverting gain = -1, -3, -7, -15, -31, -63 / Non-inverting gain = 2, 4, 8, 16, 32, 64 with VINM0”, 01000 to 01101
- configure VP_SEL bits as “GPIO connected to OPAMPx_VINP”.

Figure 175. PGA mode, non-inverting gain setting (x2/x4/x8/x16/x32/x64) or inverting gain setting (x-1/x-3/x-7/x-15/x-31/x-63)

Programmable gain amplifier, non-inverting with external bias or inverting mode with filtering

The procedure to use the OPAMP to amplify the amplitude of an input signal with bias voltage for non-inverting mode or inverting mode with filtering

- configure VM_SEL bits as “Feedback resistor is connected to OPAMPx_VINM input”, 10
- configure PGA_GAIN bits as “Inverting gain = -1, -3, -7, -15, -31, -63 / Non-inverting gain = 2, 4, 8, 16, 32, 64 with VINM0, VINM1 pin for filtering”, 11000 to 11101
- configure VP_SEL bits as “GPIO connected to OPAMPx_VINP”.

Any external connection on VINM1 can be used in parallel with the internal PGA, for example a capacitor can be connected between opamp_out and VINM1 for filtering purpose (see datasheet for the value of resistors used in the PGA resistor network).
25.3.6 **OPAMP PGA gain**

When the OPAMP is configured in PGA mode, the gain can be programmed to x2, x4, x8, x16, x32, x64 in non-inverting configuration and x-1, x-3, x-7, x-15, x-31, x-63 for inverting configuration.

When the OPAMP is configured in non-inverting mode, the gain solely depends on internal resistive divider. When it is configured as inverting mode, Gain factor is defined not only the on-chip feedback resistor but also the signal source output impedance. If signal source output impedance is not negligible compared to the input feedback resistance of PGA, it creates the gain error.
25.3.7 Calibration

The OPAMP offset value is minimized using a trimming circuitry. At startup, the trimming values are initialized with the preset ‘factory’ trimming value. Each operational amplifier can also be trimmed by the user if the OPAMP is used in conditions different from the factory trimming conditions.

Each operational amplifier can be trimmed by the user. Specific registers allow to have different trimming values for normal mode and for high-speed mode.

The aim of the calibration is to cancel as much as possible the OPAMP inputs offset voltage. The calibration circuitry allows to reduce the input offset voltage to less than +/-3 mV within stable voltage and temperature conditions.

For each operational amplifier and two trimming values (TRIMOFFSETP and TRIMOFFSETN in OPAMPx_CSR register) need to be trimmed, one for N differential pair and one for P differential pair.

The user is able to switch from ‘factory’ values to ‘user’ trimmed values using the USERTRIM bit in the OPAMPx_CSR register. This bit is reset at startup and so the ‘factory’ value are applied by default to the OPAMP option registers.

The offset trimming TRIMOFFSETP and TRIMOFFSETN bits are typically configured after the calibration operation is initialized by setting bit CALON to 1. When CALON = 1 the inputs of the operational amplifier are disconnected from the I/Os.

- Setting CALSEL to 01 initializes the offset calibration for the P differential pair (low voltage reference used).
- Resetting CALSEL to 11 initializes the offset calibration for the N differential pair (high voltage reference used).

When CALON = 1, the bit CALOUT reflects the influence of the trimming value selected by CALSEL and OPAHSM. The software must increment the TRIMOFFSETN bits in the OPAMP control register from 0x00 to the first value that causes the CALOUT bit to change from 1 to 0 in the OPAMP register. If the CALOUT bit is reset, the offset is calibrated correctly and the corresponding trimming value must be stored. The CALOUT flag needs up to 2 ms after the trimming value is changed to become steady (see tOFFTRIMmax delay specification in the electrical characteristics section of the datasheet).

Note: The closer the trimming value is to the optimum trimming value, the longer it takes to stabilize (with a maximum stabilization time remaining below 2 ms in any case).

<table>
<thead>
<tr>
<th>Mode</th>
<th>Control bits</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>OPAEN</td>
<td>OPAHSM</td>
</tr>
<tr>
<td>Normal operating mode</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>High-speed mode</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Power down</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>Offset cal N</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>Offset cal P diff</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

Table 202. Operating modes and calibration
Calibration procedure

Here are the steps to perform a full calibration of either one of the operational amplifiers:

1. Set the OPAEN bit in OPAMPx_CSR to 1 to enable the operational amplifier.
2. Set the USERTRIM bit in the OPAMPx_CSR register to 1.
3. Choose a calibration mode (refer to Table 202: Operating modes and calibration). The steps 3 to 4 have to be repeated four times. For the first iteration select Normal mode and N differential pair. This calibration mode correspond to OPAHSM = 0 and CALSEL = 11 in the OPAMPx_CSR register.
4. Increment TRIMOFFSETN[4:0] in OPAMPx_OTR starting from 0b00000 until CALOUT changes to 0 in OPAMPx_CSR.

Note: Between the write to the TRIMOFFSETP and TRIMOFFSETN bits and the read of the CALOUT value, make sure to wait for the $t_{OFFTRIM}^{max}$ delay specified in the electrical characteristics section of the datasheet, to get the correct CALOUT value.

The commutation means that the is correctly compensated and that the corresponding trim code must be saved in the TRIMOFFSETP and TRIMOFFSETN bits.

Repeat steps 3 to 4 for:
- Normal mode and P differential pair, CALSEL = 01
- High-speed mode and N differential pair
- High-speed mode and P differential pair

If a mode is not used, it is not necessary to perform the corresponding calibration.

All operational amplifier can be calibrated at the same time.

Note: During the whole calibration phase the external connection of the operational amplifier output must not pull up or down currents higher than 500 µA.

If the OPAMP output is internally connected to an ADC channel and disconnected from the output pin (OPAINTOEN = 1 in the OPAMPx_CSR register), the offset trimming procedure differs from the case where the OPAMP output is connected to the output pin (OPAINTOEN = 0). The calibration procedure is the similar as above but the CALOUT bit change detection cannot be used as indicated in step 4. Instead, the ADC output data must be used as indicator to detect the OPAMP output change: a change of CALOUT from 1 to 0 corresponds to the change of ADC output data from values close to the maximum ADC output to values close to the minimum ADC output (the ADC works as a comparator connected to the OPAMP output). Another solution is to perform the calibration with OPAINTOEN = 0, and then change OPAINTOEN to 1. In this case, the OPAMP output GPIO toggles during the calibration and care must be taken that there is no conflict on this GPIO.

25.3.8 Timer controlled Multiplexer mode

The selection of the OPAMP inverting and non inverting inputs can be done automatically. In this case, the switch from one input to another is done automatically. This automatic switch is triggered by the TIM1 CC6 or TIM8 CC6 or TIM20 CC6 output arriving on the OPAMP input multiplexers.

This is useful for dual motor control with a need to measure the currents on the 3 phases simultaneously on a first motor and then on the second motor.

The automatic switch is enabled by setting the TxCMEN bit, $x = 1,8,20$, in the OPAMP switch control register. The inverting and non inverting inputs selection is performed using
the VPS_SEL and VMS_SEL bit fields in the OPAMP timer controlled mode register. If the TxCMEN bit is cleared, the selection is done using the VP_SEL and VM_SEL bit fields in the OPAMP control/status register.

Figure 178. Timer controlled Multiplexer mode

25.4 OPAMP low-power modes

Table 203. Effect of low-power modes on the OPAMP

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect.</td>
</tr>
<tr>
<td>Low-power run</td>
<td>No effect.</td>
</tr>
<tr>
<td>Low-power sleep</td>
<td>No effect.</td>
</tr>
<tr>
<td>Stop 0 / Stop 1</td>
<td>No effect, OPAMP registers content is kept.</td>
</tr>
<tr>
<td>Standby</td>
<td>The OPAMP registers are powered down and must be re-initialized after exiting Standby or Shutdown mode.</td>
</tr>
<tr>
<td>Shutdown</td>
<td></td>
</tr>
</tbody>
</table>
25.5 **OPAMP registers**

25.5.1 **OPAMP1 control/status register (OPAMP1_CSR)**

Address offset: 0x00

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>r</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **Bit 31** **LOCK**: OPAMP1_CSR lock
  - This bit is write-once. It is set by software. It can only be cleared by a system reset.
  - This bit is used to configure the OPAMP1_CSR register as read-only.
  - 0: OPAMP1_CSR is read-write
  - 1: OPAMP1_CSR is read-only

- **Bit 30** **CALOUT**: Operational amplifier calibration output
  - This bit shows the digital value of OPAMP output and is the calibration output status during calibration offset mode (Calibration is successful when CALOUT switches from 1 to 0.)

- **Bit 29** Reserved, must be kept at reset value.

- **Bits 28:24** **TRIMOFFSETN[4:0]**: Trim for NMOS differential pairs

- **Bits 23:19** **TRIMOFFSETP[4:0]**: Trim for PMOS differential pairs
  - At reset these bits are loaded by the factory trimming value. They can be modified only when USER_TRIM =1
Bits 18:14 PGA_GAIN[4:0]: Operational amplifier Programmable amplifier gain value

00000: Non inverting internal gain = 2
00001: Non inverting internal gain = 4
00010: Non inverting internal gain = 8
00011: Non inverting internal gain = 16
00100: Non inverting internal gain = 32
00101: Non inverting internal gain = 64
00110: Not used
00111: Not used
01000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias
01001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias
01010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias
01011: Inverting gain = -15 / non inverting gain = 16 VINM0 pin for input or bias
01100: Inverting gain = -31 / non inverting gain = 32 VINM0 pin for input or bias
01101: Inverting gain = -63 / non inverting gain = 64 VINM0 pin for input or bias
01110: Not used
01111: Not used
10000: Non inverting gain = 2 with filtering on VINM0 pin
10001: Non inverting gain = 4 with filtering on VINM0 pin
10010: Non inverting gain = 8 with filtering on VINM0 pin
10011: Non inverting gain = 16 with filtering on VINM0 pin
10100: Non inverting gain = 32 with filtering on VINM0 pin
10101: Non inverting gain = 64 with filtering on VINM0 pin
10110: Not used
10111: Not used
11000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias, VINM1 pin for filtering
11001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias, VINM1 pin for filtering
11010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias, VINM1 pin for filtering
11011: Inverting gain = -15 / non inverting gain = 16 with VINM0 pin for input or bias, VINM1 pin for filtering
11100: Inverting gain = -31 / non inverting gain = 32 with VINM0 pin for input or bias, VINM1 pin for filtering
11101: Inverting gain = -63 / non inverting gain = 64 with VINM0 pin for input or bias, VINM1 pin for filtering
11110: Not used
11111: Not used

Bits 13:12 CALSEL[1:0]: Calibration selection
It is used to select the offset calibration bus used to generate the internal reference voltage when CALON = 1 or FORCE_VP= 1.
00: 0.033*VDDA applied on OPAMP inputs
01: 0.1*VDDA applied on OPAMP inputs (for PMOS calibration)
10: 0.5*VDDA applied on OPAMP inputs
11: 0.9*VDDA applied on OPAMP inputs (for NMOS calibration)

Bit 11 CALON: Calibration mode enabled
0: Normal mode
1: Calibration mode (all switches opened by HW)

Bits 10:9 Reserved, must be kept at reset value.
Bit 8 **OPAINTOEN**: Operational amplifier internal output enable.
   - 0: The OPAMP output is connected to the output pin
   - 1: The OPAMP output is connected internally to an ADC channel and disconnected from the output pin

Bit 7 **OPAHSM**: Operational amplifier high-speed mode
   The operational amplifier must be disable to change this configuration.
   - 0: Operational amplifier in normal mode
   - 1: Operational amplifier in high-speed mode

Bits 6:5 **VM_SEL[1:0]**: Inverting input selection
   - 00: VINM0 pin connected to OPAMP VINM input
   - 01: VINM1 pin connected to OPAMP VINM input
   - 10: Feedback resistor is connected to OPAMP VINM input (PGA mode), Inverting input selection depends on the PGA_GAIN setting
   - 11: opamp_out connected to OPAMP VINM input (Follower mode)

Bit 4 **USERTRIM**: User trimming enable
   This bit allows to switch from ‘factory’ AOP offset trimmed values to ‘user’ AOP offset trimmed values
   This bit is active for both mode normal and high-power.
   - 0: ‘factory’ trim code used
   - 1: ‘user’ trim code used

Bits 3:2 **VP_SEL[1:0]**: Non-inverted input selection
   - 00: VINP0 pin connected to OPAMP1 VINP input
   - 01: VINP1 pin connected to OPAMP1 VINP input
   - 10: VINP2 pin connected to OPAMP1 VINP input
   - 11: DAC3_CH1 connected to OPAMP1 VINP input

Bit 1 **FORCE_VP**: Force internal reference on OPAMP VINP input (reserved for test)
   - 0: Normal operating mode. Non-inverting input connected to inputs.
   - 1: Calibration verification mode: Non-inverting input connected to calibration reference voltage.

Bit 0 **OPAEN**: Operational amplifier Enable
   - 0: Operational amplifier disabled
   - 1: Operational amplifier enabled
## 25.5.2 OPAMP2 control/status register (OPAMP2_CSR)

Address offset: 0x04  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>LOCK: OPAMP2_CSR lock</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>This bit is write-once. It is set by software. It can only be cleared by a system reset.</td>
</tr>
<tr>
<td></td>
<td>This bit is used to configure the OPAMP2_CSR register as read-only.</td>
</tr>
<tr>
<td>0:</td>
<td>OPAMP2_CSR is read-write</td>
</tr>
<tr>
<td>1:</td>
<td>OPAMP2_CSR is read-only</td>
</tr>
<tr>
<td>Bit 30</td>
<td>CALOUT: Operational amplifier calibration output</td>
</tr>
<tr>
<td></td>
<td>This bit shows the digital value of OPAMP output and is the calibration output status during calibration offset mode (Calibration is successful when CALOUT switches from 1 to 0.)</td>
</tr>
<tr>
<td>Bit 29</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bits 28:24</td>
<td>TRIMOFFSETN[4:0]: Trim for NMOS differential pairs</td>
</tr>
<tr>
<td>Bits 23:19</td>
<td>TRIMOFFSETP[4:0]: Trim for PMOS differential pairs</td>
</tr>
<tr>
<td>At reset these bits are loaded by the factory trimming value. They can be modified only when USER_TRIM = 1</td>
<td></td>
</tr>
</tbody>
</table>

### Table: OPAMP2_CSR Register

<table>
<thead>
<tr>
<th>Address offset: 0x04</th>
<th>Reset value: 0x0000 0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>LOCK</td>
</tr>
<tr>
<td>30</td>
<td>CALOUT</td>
</tr>
<tr>
<td>29</td>
<td>Reserved</td>
</tr>
<tr>
<td>28</td>
<td>TRIMOFFSETN[4:0]</td>
</tr>
<tr>
<td>27</td>
<td>TRIMOFFSETP[4:0]</td>
</tr>
<tr>
<td>26</td>
<td>PGA_GAIN[4:2]</td>
</tr>
<tr>
<td>25</td>
<td>PGA_GAIN[1:0]</td>
</tr>
<tr>
<td>24</td>
<td>CALSEL[1:0]</td>
</tr>
<tr>
<td>23</td>
<td>CALON</td>
</tr>
<tr>
<td>22</td>
<td>Res</td>
</tr>
<tr>
<td>21</td>
<td>Res</td>
</tr>
<tr>
<td>20</td>
<td>OPA INTOEN</td>
</tr>
<tr>
<td>19</td>
<td>OPA HSM</td>
</tr>
<tr>
<td>18</td>
<td>VM_SEL[1:0]</td>
</tr>
<tr>
<td>17</td>
<td>USER TRIM</td>
</tr>
<tr>
<td>16</td>
<td>VP_SEL[1:0]</td>
</tr>
<tr>
<td>15</td>
<td>FORCE _VP</td>
</tr>
<tr>
<td>14</td>
<td>OPAEN</td>
</tr>
<tr>
<td>13</td>
<td>Reserved</td>
</tr>
<tr>
<td>12</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>Reserved</td>
</tr>
<tr>
<td>8</td>
<td>Reserved</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>Reserved</td>
</tr>
<tr>
<td>4</td>
<td>Reserved</td>
</tr>
<tr>
<td>3</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**Bit 31: LOCK**
- This bit is write-once. It is set by software. It can only be cleared by a system reset.

**Bit 30: CALOUT**
- This bit is used to configure the OPAMP2_CSR register as read-only.

**Bits 28:24: TRIMOFFSETN[4:0]**
- Trim for NMOS differential pairs

**Bits 23:19: TRIMOFFSETP[4:0]**
- Trim for PMOS differential pairs
Bits 18:14 **PGA_GAIN[4:0]**: Operational amplifier Programmable amplifier gain value

- **00000**: Non inverting internal gain = 2
- **00001**: Non inverting internal gain = 4
- **00010**: Non inverting internal gain = 8
- **00011**: Non inverting internal gain = 16
- **00100**: Non inverting internal gain = 32
- **00101**: Non inverting internal gain = 64
- **00110**: Not used
- **00111**: Not used
- **01000**: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias
- **01001**: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias
- **01010**: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias
- **01011**: Inverting gain = -15 / non inverting gain = 16 with VINM0 pin for input or bias
- **01100**: Inverting gain = -31 / non inverting gain = 32 with VINM0 pin for input or bias
- **01101**: Inverting gain = -63 / non inverting gain = 64 with VINM0 pin for input or bias
- **01110**: Not used
- **01111**: Not used
- **10000**: Non inverting gain = 2 with filtering on VINM0 pin
- **10001**: Non inverting gain = 4 with filtering on VINM0 pin
- **10010**: Non inverting gain = 8 with filtering on VINM0 pin
- **10011**: Non inverting gain = 16 with filtering on VINM0 pin
- **10100**: Non inverting gain = 32 with filtering on VINM0 pin
- **10101**: Non inverting gain = 64 with filtering on VINM0 pin
- **10110**: Not used
- **10111**: Not used
- **11000**: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11001**: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11010**: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11011**: Inverting gain = -15 / non inverting gain = 16 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11100**: Inverting gain = -31 / non inverting gain = 32 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11101**: Inverting gain = -63 / non inverting gain = 64 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11110**: Not used
- **11111**: Not used

Bits 13:12 **CALSEL[1:0]**: Calibration selection

It is used to select the offset calibration bus used to generate the internal reference voltage when CALON = 1 or FORCE_VP= 1.

- **00**: 0.033*VDDA applied on OPAMP inputs
- **01**: 0.1*VDDA applied on OPAMP inputs (for PMOS calibration)
- **10**: 0.5*VDDA applied on OPAMP inputs
- **11**: 0.9*VDDA applied on OPAMP inputs (for NMOS calibration)

Bit 11 **CALON**: Calibration mode enabled

- **0**: Normal mode
- **1**: Calibration mode (all switches opened by HW)

Bits 10:9 Reserved, must be kept at reset value.
Bit 8 **OPAINTOEN**: Operational amplifier internal output enable.
0: The OPAMP output is connected to the output pin
1: The OPAMP output is connected internally to an ADC channel and disconnected from the output pin

Bit 7 **OPAHSM**: Operational amplifier high-speed mode
The operational amplifier must be disable to change this configuration.
0: Operational amplifier in normal mode
1: Operational amplifier in high-speed mode

Bits 6:5 **VM_SEL[1:0]**: Inverting input selection
00: VINM0 pin connected to OPAMP VINM input
01: VINM1 pin connected to OPAMP VINM input
10: Feedback resistor is connected to OPAMP VINM input (PGA mode), Inverting input selection is depends on the PGA_GAIN setting
11: opamp_out connected to OPAMP VINM input (Follower mode)

Bit 4 **USERTRIM**: User trimming enable
This bit allows to switch from ‘factory’ AOP offset trimmed values to ‘user’ AOP offset trimmed values
This bit is active for both mode normal and high-power.
0: ‘factory’ trim code used
1: ‘user’ trim code used

Bits 3:2 **VP_SEL[1:0]**: Non inverted input selection
00: VINP0 pin connected to OPAMP2 VINP input
01: VINP1 pin connected to OPAMP2 VINP input
10: VINP2 pin connected to OPAMP2 VINP input
11: VINP3 pin connected to OPAMP2 VINP input

Bit 1 **FORCE_VP**: Force internal reference on VP (reserved for test)
0: Normal operating mode. Non-inverting input connected to inputs.
1: Calibration verification mode: Non-inverting input connected to calibration reference voltage.

Bit 0 **OPAEN**: Operational amplifier Enable
0: Operational amplifier disabled
1: Operational amplifier enabled
25.5.3 OPAMP3 control/status register (OPAMP3_CSR)

Address offset: 0x08
Reset value: 0x0000 0000

### Bit 31 LOCK: OPAMP3_CSR lock
This bit is write-once. It is set by software. It can only be cleared by a system reset.
0: OPAMP3_CSR is read-write
1: OPAMP3_CSR is read-only

### Bit 30 CALOUT: Operational amplifier calibration output
This bit shows the digital value of OPAMP output and is the calibration output status during calibration offset mode (Calibration is successful when CALOUT switches from 1 to 0.)

### Bit 29 Reserved, must be kept at reset value.

### Bits 28:24 TRIMOFFSETN[4:0]: Trim for NMOS differential pairs

### Bits 23:19 TRIMOFFSETP[4:0]: Trim for PMOS differential pairs
At reset these bits are loaded by the factory trimming value. They can be modified only when USER_TRIM =1
Bits 18:14  \textbf{PGA\_GAIN[4:0]}: Operational amplifier Programmable amplifier gain value

- 00000: Non inverting internal gain = 2
- 00001: Non inverting internal gain = 4
- 00010: Non inverting internal gain = 8
- 00011: Non inverting internal gain = 16
- 00100: Non inverting internal gain = 32
- 00101: Non inverting internal gain = 64
- 00110: Not used
- 00111: Not used
- 01000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias
- 01001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias
- 01010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias
- 01011: Inverting gain = -15/ non inverting gain = 16 VINM0 pin for input or bias
- 01100: Inverting gain = -31/ non inverting gain = 32 VINM0 pin for input or bias
- 01101: Inverting gain = -63/ non inverting gain = 64 VINM0 pin for input or bias
- 01110: Not used
- 01111: Not used
- 10000: Non inverting gain = 2 with filtering on VINM0 pin
- 10001: Non inverting gain = 4 with filtering on VINM0 pin
- 10010: Non inverting gain = 8 with filtering on VINM0 pin
- 10011: Non inverting gain = 16 with filtering on VINM0 pin
- 10100: Non inverting gain = 32 with filtering on VINM0 pin
- 10101: Non inverting gain = 64 with filtering on VINM0 pin
- 10110: Not used
- 10111: Not used
- 11000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11011: Inverting gain = -15/ non inverting gain = 16 VINM0 pin for input or bias, VINM1 pin for filtering
- 11100: Inverting gain = -31/ non inverting gain = 32 VINM0 pin for input or bias, VINM1 pin for filtering
- 11101: Inverting gain = -63/ non inverting gain = 64 VINM0 pin for input or bias, VINM1 pin for filtering
- 11110: Not used
- 11111: Not used

Bits 13:12  \textbf{CALSEL[1:0]}: Calibration selection

It is used to select the offset calibration bus used to generate the internal reference voltage when CALON = 1 or FORCE\_VP= 1.

- 00: 0.033\*VDDA applied on OPAMP inputs
- 01: 0.1\*VDDA applied on OPAMP inputs (for PMOS calibration)
- 10: 0.5\*VDDA applied on OPAMP inputs
- 11: 0.9\*VDDA applied on OPAMP inputs (for NMOS calibration)

Bit 11  \textbf{CALON}: Calibration mode enabled

- 0: Normal mode
- 1: Calibration mode (all switches opened by HW)

Bits 10:9  Reserved, must be kept at reset value.
Bit 8  **OPAINTOEN**: Operational amplifier internal output enable.
   0: The OPAMP output is connected to the output pin
   1: The OPAMP output is connected internally to an ADC channel and disconnected from the output pin

Bit 7  **OPAHSM**: Operational amplifier high-speed mode
   The operational amplifier must be disable to change this configuration.
   0: Operational amplifier in normal mode
   1: Operational amplifier in high-speed mode

Bits 6:5  **VM_SEL[1:0]**: Inverting input selection
   00: VINM0 pin connected to OPAMP VINM input
   01: VINM1 pin connected to OPAMP VINM input
   10: Feedback resistor is connected to OPAMP VINM input (PGA mode), Inverting input selection is depends on the PGA_GAIN setting
   11: opamp_out connected to OPAMP VINM input (Follower mode)

Bit 4  **USERTRIM**: User trimming enable
   This bit allows to switch from ‘factory’ AOP offset trimmed values to ‘user’ AOP offset trimmed values
   0: ‘factory’ trim code used
   1: ‘user’ trim code used

Bits 3:2  **VP_SEL[1:0]**: Non inverted input selection
   00: VINP0 pin connected to OPAMP3 VINP input
   01: VINP1 pin connected to OPAMP3 VINP input
   10: VINP2 pin connected to OPAMP3 VINP input
   11: DAC3_CH2 connected to OPAMP3 VINP input

Bit 1  **FORCE_VP**: Force internal reference on VP (reserved for test)
   0: Normal operating mode. Non-inverting input connected to inputs.
   1: Calibration verification mode: Non-inverting input connected to calibration reference voltage.

Bit 0  **OPAEN**: Operational amplifier Enable
   0: Operational amplifier disabled
   1: Operational amplifier enabled
25.5.4 OPAMP4 control/status register (OPAMP4_CSR)

Address offset: 0x0C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Access</th>
<th>Bits</th>
<th>Description</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>LOCK: OPAMP4_CSR lock</td>
<td>rw</td>
<td>29</td>
<td>PGA_GAIN[1:0]</td>
<td>rw</td>
</tr>
<tr>
<td>30</td>
<td>CALOUT: Operational amplifier calibration output</td>
<td>r</td>
<td>28</td>
<td>CALSEL[1:0]</td>
<td>rw</td>
</tr>
<tr>
<td>27</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
<td>26</td>
<td>TRIMOFFSETN[4:0]</td>
<td>rw</td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td>24</td>
<td>TRIMOFFSETP[4:0]</td>
<td>rw</td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 LOCK: OPAMP4_CSR lock
- This bit is write-once. It is set by software. It can only be cleared by a system reset.
  - 0: OPAMP4_CSR is read-write
  - 1: OPAMP4_CSR is read-only

Bit 30 CALOUT: Operational amplifier calibration output
- This bit shows the digital value of OPAMP output and is the calibration output status during calibration offset mode (Calibration is successful when CALOUT switches from 1 to 0.)

Bit 29 Reserved, must be kept at reset value.

Bits 28:24 TRIMOFFSETN[4:0]: Trim for NMOS differential pairs

Bits 23:19 TRIMOFFSETP[4:0]: Trim for PMOS differential pairs
- At reset these bits are loaded by the factory trimming value. They can be modified only when USER_TRIM = 1
Bits 18:14 PGA_GAIN[4:0]: Operational amplifier Programmable amplifier gain value
- 00000: Non inverting internal gain = 2
- 00001: Non inverting internal gain = 4
- 00010: Non inverting internal gain = 8
- 00011: Non inverting internal gain = 16
- 00100: Non inverting internal gain = 32
- 00101: Non inverting internal gain = 64
- 00110: Not used
- 00111: Not used
- 01000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias
- 01001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias
- 01010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias
- 01011: Inverting gain = -15 / non inverting gain = 16 with VINM0 pin for input or bias
- 01100: Inverting gain = -31 / non inverting gain = 32 with VINM0 pin for input or bias
- 01101: Inverting gain = -63 / non inverting gain = 64 with VINM0 pin for input or bias
- 01110: Not used
- 01111: Not used
- 10000: Non inverting gain = 2 with filtering on VINM0 pin
- 10001: Non inverting gain = 4 with filtering on VINM0 pin
- 10010: Non inverting gain = 8 with filtering on VINM0 pin
- 10011: Non inverting gain = 16 with filtering on VINM0 pin
- 10100: Non inverting gain = 32 with filtering on VINM0 pin
- 10101: Non inverting gain = 64 with filtering on VINM0 pin
- 10110: Not used
- 10111: Not used
- 11000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11011: Inverting gain = -15 / non inverting gain = 16 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11100: Inverting gain = -31 / non inverting gain = 32 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11101: Inverting gain = -63 / non inverting gain = 64 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11110: Not used
- 11111: Not used

Bits 13:12 CALSEL[1:0]: Calibration selection
It is used to select the offset calibration bus used to generate the internal reference voltage when CALON = 1 or FORCE_VP= 1.
- 00: 0.033VDDA applied on OPAMP inputs
- 01: 0.1*VDDA applied on OPAMP inputs (for PMOS calibration)
- 10: 0.5*VDDA applied on OPAMP inputs
- 11: 0.9*VDDA applied on OPAMP inputs (for NMOS calibration)

Bit 11 CALON: Calibration mode enabled
- 0: Normal mode
- 1: Calibration mode (all switches opened by HW)

Bits 10:9 Reserved, must be kept at reset value.
Bit 8 **OPAINTOEN**: Operational amplifier internal output enable.
- 0: The OPAMP output is connected to the output pin
- 1: The OPAMP output is connected internally to an ADC channel and disconnected from the output pin

Bit 7 **OPAHSM**: Operational amplifier high-speed mode
- The operational amplifier must be disable to change this configuration.
- 0: Operational amplifier in normal mode
- 1: Operational amplifier in high-speed mode

Bits 6:5 **VM_SEL[1:0]**: Inverting input selection
- 00: VINM0 pin connected to OPAMP VINM input
- 01: VINM1 pin connected to OPAMP VINM input
- 10: Feedback resistor is connected to OPAMP VINM input (PGA mode). Inverting input selection is depends on the PGA_GAIN setting
- 11: opamp_out connected to OPAMP VINM input (Follower mode)

Bit 4 **USERTRIM**: User trimming enable
- This bit allows to switch from ‘factory’ AOP offset trimmed values to ‘user’ AOP offset trimmed values
- This bit is active for both mode normal and high-power.
- 0: ‘factory’ trim code used
- 1: ‘user’ trim code used

Bits 3:2 **VP_SEL[1:0]**: Non inverted input selection
- 00: VINP0 pin connected to OPAMP4 VINP input
- 01: VINP1 pin connected to OPAMP4 VINP input
- 10: VINP2 pin connected to OPAMP4 VINP input
- 11: DAC4_CH1 connected to OPAMP4 VINP input

Bit 1 **FORCE_VP**: Force internal reference on VP (reserved for test)
- 0: Normal operating mode. Non-inverting input connected to inputs.
- 1: Calibration verification mode: Non-inverting input connected to calibration reference voltage.

Bit 0 **OPAEN**: Operational amplifier Enable
- 0: Operational amplifier disabled
- 1: Operational amplifier enabled
### OPAMP5 control/status register (OPAMP5_CSR)

Address offset: 0x10  
Reset value: 0x0000 0000

| Bit 31  | LOCK: OPAMP5_CSR lock | This bit is write-once. It is set by software. It can only be cleared by a system reset. This bit is used to configure the OPAMP5_CSR register as read-only.  
| Bit 30  | CALOUT: Operational amplifier calibration output | This bit shows the digital value of OPAMP output and is the calibration output status during calibration offset mode (Calibration is successful when CALOUT switches from 1 to 0.) |
| Bit 29  | Reserved, must be kept at reset value. |
| Bits 28:24 | TRIMOFFSETN[4:0]: Trim for NMOS differential pairs |
| Bits 23:19 | TRIMOFFSETP[4:0]: Trim for PMOS differential pairs |

At reset these bits are loaded by the factory trimming value. They can be modified only when USER_TRIM = 1

<table>
<thead>
<tr>
<th>Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>LOCK</td>
</tr>
<tr>
<td>30</td>
<td>CALOUT</td>
</tr>
<tr>
<td>29</td>
<td>Reserved</td>
</tr>
<tr>
<td>28</td>
<td>TRIMOFFSETN[4:0]</td>
</tr>
<tr>
<td>27</td>
<td>TRIMOFFSETP[4:0]</td>
</tr>
<tr>
<td>26</td>
<td>PGA_GAIN[4:2]</td>
</tr>
<tr>
<td>15</td>
<td>PGA_GAIN[1:0]</td>
</tr>
<tr>
<td>14</td>
<td>CALSEL[1:0]</td>
</tr>
<tr>
<td>13</td>
<td>CALON</td>
</tr>
<tr>
<td>12</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>OPAINTOEN</td>
</tr>
<tr>
<td>9</td>
<td>OPAHSM</td>
</tr>
<tr>
<td>8</td>
<td>VM_SEL[1:0]</td>
</tr>
<tr>
<td>7</td>
<td>USER_TRIM</td>
</tr>
<tr>
<td>6</td>
<td>VP_SEL[1:0]</td>
</tr>
<tr>
<td>5</td>
<td>FORCE_VP</td>
</tr>
<tr>
<td>4</td>
<td>OPAEN</td>
</tr>
<tr>
<td>3</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
Bits 18:14 **PGA_GAIN[4:0]**: Operational amplifier Programmable amplifier gain value

- **00000**: Non inverting internal gain = 2
- **00001**: Non inverting internal gain = 4
- **00010**: Non inverting internal gain = 8
- **00011**: Non inverting internal gain = 16
- **00100**: Non inverting internal gain = 32
- **00101**: Non inverting internal gain = 64
- **00110**: Not used
- **00111**: Not used
- **01000**: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias
- **01001**: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias
- **01010**: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias
- **01011**: Inverting gain = -15 / non inverting gain = 16 VINM0 pin for input or bias
- **01100**: Inverting gain = -31 / non inverting gain = 32 VINM0 pin for input or bias
- **01101**: Inverting gain = -63 / non inverting gain = 64 VINM0 pin for input or bias
- **01110**: Not used
- **01111**: Not used
- **10000**: Non inverting gain = 2 with filtering on VINM0 pin
- **10001**: Non inverting gain = 4 with filtering on VINM0 pin
- **10010**: Non inverting gain = 8 with filtering on VINM0 pin
- **10011**: Non inverting gain = 16 with filtering on VINM0 pin
- **10100**: Non inverting gain = 32 with filtering on VINM0 pin
- **10101**: Non inverting gain = 64 with filtering on VINM0 pin
- **10110**: Not used
- **10111**: Not used
- **11000**: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11001**: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11010**: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11011**: Inverting gain = -15 / non inverting gain = 16 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11100**: Inverting gain = -31 / non inverting gain = 32 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11101**: Inverting gain = -63 / non inverting gain = 64 with VINM0 pin for input or bias, VINM1 pin for filtering
- **11110**: Not used
- **11111**: Not used

Bits 13:12 **CALSEL[1:0]**: Calibration selection

It is used to select the offset calibration bus used to generate the internal reference voltage when **CALON** = 1 or **FORCE_VP** = 1.

- **00**: 0.033 VDDA applied on OPAMP inputs
- **01**: 0.1 VDDA applied on OPAMP inputs (for PMOS calibration)
- **10**: 0.5 VDDA applied on OPAMP inputs
- **11**: 0.9 VDDA applied on OPAMP inputs (for NMOS calibration)

Bit 11 **CALON**: Calibration mode enabled

- **0**: Normal mode
- **1**: Calibration mode (all switches opened by HW)

Bits 10:9 Reserved, must be kept at reset value.
Bit 8 **OPAINTOEN**: Operational amplifier internal output enable.
0: The OPAMP output is connected to the output pin
1: The OPAMP output is connected internally to an ADC channel and disconnected from the output pin

Bit 7 **OPAHSM**: Operational amplifier high-speed mode
The operational amplifier must be disable to change this configuration.
0: Operational amplifier in normal mode
1: Operational amplifier in high-speed mode

Bits 6:5 **VM_SEL[1:0]**: Inverting input selection
00: VINM0 pin connected to OPAMP VINM input
01: VINM1 pin connected to OPAMP VINM input
10: Feedback resistor is connected to OPAMP VINM input (PGA mode), Inverting input selection is depends on the PGA_GAIN setting
11: opamp_out connected to OPAMP VINM input (Follower mode)

Bit 4 **USERTRIM**: User trimming enable
This bit allows to switch from ‘factory’ AOP offset trimmed values to ‘user’ AOP offset trimmed values
This bit is active for both mode normal and high-power.
0: ‘factory’ trim code used
1: ‘user’ trim code used

Bits 3:2 **VP_SEL[1:0]**: Non inverted input selection
00: VINP0 pin connected to OPAMP5 VINP input
01: VINP1 pin connected to OPAMP5 VINP input
10: VINP2 pin connected to OPAMP5 VINP input
11: DAC4_CH2 connected to OPAMP5 VINP input

Bit 1 **FORCE_VP**: Force internal reference on VP (reserved for test)
0: Normal operating mode. Non-inverting input connected to inputs.
1: Calibration verification mode: Non-inverting input connected to calibration reference voltage.

Bit 0 **OPAEN**: Operational amplifier Enable
0: Operational amplifier disabled
1: Operational amplifier enabled
25.5.6  OPAMP6 control/status register (OPAMP6_CSR)

Address offset: 0x14  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>LOCK: OPAMP6_CSR lock</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit is write-once. It is set by software. It can only be cleared by a system reset.</td>
<td></td>
</tr>
<tr>
<td>0: OPAMP6_CSR is read-write</td>
<td></td>
</tr>
<tr>
<td>1: OPAMP6_CSR is read-only</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 30</th>
<th>CALOUT: Operational amplifier calibration output</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit shows the digital value of OPAMP output and is the calibration output status during calibration offset mode (Calibration is successful when CALOUT switches from 1 to 0.)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 29</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bits 28:24</th>
<th>TRIMOFFSETN[4:0]: Trim for NMOS differential pairs</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bits 23:19</th>
<th>TRIMOFFSETP[4:0]: Trim for PMOS differential pairs</th>
</tr>
</thead>
<tbody>
<tr>
<td>At reset these bits are loaded by the factory trimming value. They can be modified only when USER_TRIM =1</td>
<td></td>
</tr>
</tbody>
</table>
Bits 18:14 **PGA_GAIN[4:0]**: Operational amplifier Programmable amplifier gain value

- 00000: Non inverting internal gain = 2
- 00001: Non inverting internal gain = 4
- 00010: Non inverting internal gain = 8
- 00011: Non inverting internal gain = 16
- 00100: Non inverting internal gain = 32
- 00101: Non inverting internal gain = 64
- 00110: Not used
- 00111: Not used
- 01000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias
- 01001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias
- 01010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias
- 01011: Inverting gain = -15/ non inverting gain = 16 VINM0 pin for input or bias
- 01100: Inverting gain = -31/ non inverting gain = 32 VINM0 pin for input or bias
- 01101: Inverting gain = -63/ non inverting gain = 64 VINM0 pin for input or bias
- 01110: Not used
- 01111: Not used
- 10000: Non inverting gain = 2 with filtering on VINM0 pin
- 10001: Non inverting gain = 4 with filtering on VINM0 pin
- 10010: Non inverting gain = 8 with filtering on VINM0 pin
- 10011: Non inverting gain = 16 with filtering on VINM0 pin
- 10100: Non inverting gain = 32 with filtering on VINM0 pin
- 10101: Non inverting gain = 64 with filtering on VINM0 pin
- 10110: Not used
- 10111: Not used
- 11000: Inverting gain = -1 / non inverting gain = 2 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11001: Inverting gain = -3 / non inverting gain = 4 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11010: Inverting gain = -7 / non inverting gain = 8 with VINM0 pin for input or bias, VINM1 pin for filtering
- 11011: Inverting gain = -15/ non inverting gain = 16 VINM0 pin for input or bias, VINM1 pin for filtering
- 11100: Inverting gain = -31/ non inverting gain = 32 VINM0 pin for input or bias, VINM1 pin for filtering
- 11101: Inverting gain = -63/ non inverting gain = 64 VINM0 pin for input or bias, VINM1 pin for filtering
- 11110: Not used
- 11111: Not used

Bits 13:12 **CALSEL[1:0]**: Calibration selection

- 00: 0.033*VDDA applied on OPAMP inputs
- 01: 0.1*VDDA applied on OPAMP inputs (for PMOS calibration)
- 10: 0.5*VDDA applied on OPAMP inputs
- 11: 0.9*VDDA applied on OPAMP inputs (for NMOS calibration)

Bit 11 **CALON**: Calibration mode enabled

- 0: Normal mode
- 1: Calibration mode (all switches opened by HW)

Bits 10:9 Reserved, must be kept at reset value.
Bit 8 **OPAINTOEN**: Operational amplifier internal output enable.
- 0: The OPAMP output is connected to the output pin
- 1: The OPAMP output is connected internally to an ADC channel and disconnected from the output pin

Bit 7 **OPAHSM**: Operational amplifier high-speed mode
The operational amplifier must be disable to change this configuration.
- 0: Operational amplifier in normal mode
- 1: Operational amplifier in high-speed mode

Bits 6:5 **VM_SEL[1:0]**: Inverting input selection
- 00: VINM0 pin connected to OPAMP VINM input
- 01: VINM1 pin connected to OPAMP VINM input
- 10: Feedback resistor is connected to OPAMP VINM input (PGA mode). Inverting input selection is depends on the PGA_GAIN setting
- 11: opamp_out connected to OPAMP VINM input (Follower mode)

Bit 4 **USERTRIM**: User trimming enable
This bit allows to switch from ‘factory’ AOP offset trimmed values to ‘user’ AOP offset trimmed values
This bit is active for both mode normal and high-power.
- 0: ‘factory’ trim code used
- 1: ‘user’ trim code used

Bits 3:2 **VP_SEL[1:0]**: Non inverted input selection
- 00: VINP0 pin connected to OPAMP VINP input
- 01: VINP1 pin connected to OPAMP VINP input
- 10: VINP2 pin connected to OPAMP VINP input
- 11: DAC3_CH1 connected to OPAMP VINP input

Bit 1 **FORCE VP**: Force internal reference on VP (reserved for test)
- 0: Normal operating mode. Non-inverting input connected to inputs.
- 1: Calibration verification mode: Non-inverting input connected to calibration reference voltage.

Bit 0 **OPAEN**: Operational amplifier Enable
- 0: Operational amplifier disabled
- 1: Operational amplifier enabled
25.5.7  OPAMP1 timer controlled mode register (OPAMPx_TCMR) (x = 1...6)

Address offset: 0x18
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T20CM_EN</td>
<td>T8CM_EN</td>
<td>T1CM_EN</td>
<td>VPS_SEL[1:0]</td>
<td>VMS_SEL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31  **LOCK**: OPAMP1_TCMR lock
- This bit is write-once. It is set by software. It can only be cleared by a system reset.
- This bit is used to configure the OPAMP1_TCMR register as read-only.
  - 0: OPAMP1_TCMR is read-write
  - 1: OPAMP1_TCMR is read-only

Bits 30:6 Reserved, must be kept at reset value.

Bit 5  **T20CM_EN**: TIM20 controlled mux mode enable
- This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non-inverting inputs. This automatic switch is triggered by the TIM20 CC6 output arriving on the OPAMPx input multiplexers.
  - 0: Automatic switch is disabled.
  - 1: Automatic switch is enabled.

Bit 4  **T8CM_EN**: TIM8 controlled mux mode enable
- This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non-inverting inputs. This automatic switch is triggered by the TIM8 CC6 output arriving on the OPAMPx input multiplexers.
  - 0: Automatic switch is disabled.
  - 1: Automatic switch is enabled.
Bit 3  **T1CM_EN**: TIM1 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM1 CC6 output arriving on the OPAMPx input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.

Bits 2:1  **VPS_SEL[1:0]**: OPAMP1 Non inverting input secondary selection.
These bits are set and cleared by software. They are used to select the OPAMPx non inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)
00: VINP0 pin connected to OPAMP1 VINP input
01: VINP1 pin connected to OPAMP1 VINP input
10: VINP2 pin connected to OPAMP1 VINP input
11: DAC3_CH1 connected to OPAMP1 VINP input

Bit 0  **VMS_SEL**: OPAMP1 inverting input secondary selection
This bit is set and cleared by software. It is used to select the OPAMPx inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)
When standalone mode is used (i.e. VM_SEL = "00" or "01"):
0: Input from VINM0
1: Input from VINM1
When PGA (VM_SEL = "10") or Follower mode (VM_SEL = "11") is used:
0: Resistor feedback output selected (PGA mode)
1: $V_{OUT}$ selected as input minus (follower mode)
25.5.8  OPAMP2 timer controlled mode register (OPAMPx_TCMR) (x = 1...6)

Address offset: 0x1C
Reset value: 0x0000 0000

Bit 31  **LOCK**: OPAMP2_TCMR lock
This bit is write-once. It is set by software. It can only be cleared by a system reset.
This bit is used to configure the OPAMP2_TCMR register as read-only.
0: OPAMP2_TCMR is read-write
1: OPAMP2_TCMR is read-only

Bits 30:6  Reserved, must be kept at reset value.

Bit 5  **T20CM_EN**: TIM20 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM20 CC6 output arriving on the OPAMP2 input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.

Bit 4  **T8CM_EN**: TIM8 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM8 CC6 output arriving on the OPAMP2 input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.
Bit 3  **T1CM_EN**: TIM1 controlled mux mode enable

This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM1 CC6 output arriving on the OPAMP2 input multiplexers.

0: Automatic switch is disabled.
1: Automatic switch is enabled.

Bits 2:1  **VPS_SEL[1:0]**: OPAMP2 Non inverting input secondary selection.

These bits are set and cleared by software. They are used to select the OPAMP2 non inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)

00: VINP0 pin connected to OPAMP2 VINP input
01: VINP1 pin connected to OPAMP2 VINP input
10: VINP2 pin connected to OPAMP2 VINP input
11: VINP3 pin connected to OPAMP2 VINP input

Bit 0  **VMS_SEL**: OPAMP2 inverting input secondary selection

This bit is set and cleared by software. It is used to select the OPAMPx inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)

When standalone mode is used (i.e. VM_SEL = “00” or “01”):

0: Input from VINM0
1: Input from VINM1

When PGA (VM_SEL = “10”) or Follower mode (VM_SEL = “11”) is used:

0: Resistor feedback output selected (PGA mode)
1: VOUT selected as input minus (follower mode)
25.5.9 OPAMP3 timer controlled mode register (OPAMPx_TCMR) (x = 1...6)

Address offset: 0x20
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>LOCK: OPAMP3_TCMR lock</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit is write-once. It is set by software. It can only be cleared by a system reset.</td>
</tr>
<tr>
<td></td>
<td>This bit is used to configure the OPAMP3_TCMR register as read-only.</td>
</tr>
<tr>
<td>0:</td>
<td>OPAMP3_TCMR is read-write</td>
</tr>
<tr>
<td>1:</td>
<td>OPAMP3_TCMR is read-only</td>
</tr>
</tbody>
</table>

Bits 30:6 Reserved, must be kept at reset value.

<table>
<thead>
<tr>
<th>Bit 5</th>
<th>T20CM_EN: TIM20 controlled mux mode enable</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM20 CC6 output arriving on the OPAMP3 input multiplexers.</td>
</tr>
<tr>
<td>0:</td>
<td>Automatic switch is disabled.</td>
</tr>
<tr>
<td>1:</td>
<td>Automatic switch is enabled.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 4</th>
<th>T8CM_EN: TIM8 controlled mux mode enable</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM8 CC6 output arriving on the OPAMP3 input multiplexers.</td>
</tr>
<tr>
<td>0:</td>
<td>Automatic switch is disabled.</td>
</tr>
<tr>
<td>1:</td>
<td>Automatic switch is enabled.</td>
</tr>
</tbody>
</table>
**Bit 3** \textbf{T1CM\_EN: TIM1 controlled mux mode enable}

This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP\_SEL and VM\_SEL) and the secondary selection (VPS\_SEL and VMS\_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM1 CC6 output arriving on the OPAMP3 input multiplexers.

0: Automatic switch is disabled.
1: Automatic switch is enabled.

**Bits 2:1** \textbf{VPS\_SEL[1:0]: OPAMP3 Non inverting input secondary selection.}

These bits are set and cleared by software. They are used to select the OPAMP3 non inverting input when the controlled mux mode is enabled (T1CM\_EN = 1 or T8CM\_EN = 1 or T20CM\_EN = 1)

00: VINP0 pin connected to OPAMP3 VINP input
01: VINP1 pin connected to OPAMP3 VINP input
10: VINP2 pin connected to OPAMP3 VINP input
11: DAC3\_CH2 connected to OPAMP3 VINP input

**Bit 0** \textbf{VMS\_SEL: OPAMP3 inverting input secondary selection}

This bit is set and cleared by software. It is used to select the OPAMPx inverting input when the controlled mux mode is enabled (T1CM\_EN = 1 or T8CM\_EN = 1 or T20CM\_EN = 1)

When standalone mode is used (i.e. VM\_SEL = “00” or “01”):

0: Input from VINM0
1: Input from VINM1

When PGA (VM\_SEL = “10”) or Follower mode (VM\_SEL = “11”) is used:

0: Resistor feedback output selected (PGA mode)
1: VOUT selected as input minus (follower mode)
25.5.10  OPAMP4 timer controlled mode register (OPAMPx_TCMR) (x = 1...6)

Address offset: 0x24
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  **LOCK**: OPAMP4_TCMR lock
This bit is write-once. It is set by software. It can only be cleared by a system reset.
This bit is used to configure the OPAMP4_TCMR register as read-only.
0: OPAMP4_TCMR is read-write
1: OPAMP4_TCMR is read-only

Bits 30:6  Reserved, must be kept at reset value.

Bit 5  **T20CM_EN**: TIM20 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM20 CC6 output arriving on the OPAMP4 input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.

Bit 4  **T8CM_EN**: TIM8 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM8 CC6 output arriving on the OPAMP4 input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.
Bit 3  **T1CM_EN**: TIM1 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM1 CC6 output arriving on the OPAMP4 input multiplexers.

0: Automatic switch is disabled.
1: Automatic switch is enabled.

Bits 2:1  **VPS_SEL[1:0]**: OPAMP4 Non inverting input secondary selection.
These bits are set and cleared by software. They are used to select the OPAMP4 non inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)
00: VINP0 pin connected to OPAMP4 VINP input
01: VINP1 pin connected to OPAMP4 VINP input
10: VINP2 pin connected to OPAMP4 VINP input
11: DAC4_CH1 connected to OPAMP4 VINP input

Bit 0  **VMS_SEL**: OPAMP4 inverting input secondary selection
This bit is set and cleared by software. It is used to select the OPAMP4 inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1).
When standalone mode is used (i.e. VM_SEL = “00” or “01”):
0: Input from VINM0
1: Input from VINM1
When PGA (VM_SEL = “10”) or Follower mode (VM_SEL = “11”) is used:
0: Resistor feedback output selected (PGA mode)
1: VOUT selected as input minus (follower mode)
25.5.11 OPAMP5 timer controlled mode register (OPAMPx_TCMR) (x = 1...6)

Address offset: 0x28
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **LOCK**: OPAMP5_TCMR lock
This bit is write-once. It is set by software. It can only be cleared by a system reset.
This bit is used to configure the OPAMP5_TCMR register as read-only.
0: OPAMP5_TCMR is read-write
1: OPAMP5_TCMR is read-only

Bits 30:6 Reserved, must be kept at reset value.

Bit 5 **T20CM_EN**: TIM20 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM20 CC6 output arriving on the OPAMP5 input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.

Bit 4 **T8CM_EN**: TIM8 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM8 CC6 output arriving on the OPAMP5 input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.
Bit 3  **T1CM_EN**: TIM1 controlled mux mode enable
This bit is set and cleared by software. It is used to control automatically the switch between the
default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and
VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the
TIM1 CC6 output arriving on the OPAMP5 input multiplexers.
0: Automatic switch is disabled.
1: Automatic switch is enabled.

Bits 2:1  **VPS_SEL[1:0]**: OPAMP5 Non inverting input secondary selection.
These bits are set and cleared by software. They are used to select the OPAMP5 non
inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or
T20CM_EN = 1)
00: VINP0 pin connected to OPAMP5 VINP input
01: VINP1 pin connected to OPAMP5 VINP input
10: VINP2 pin connected to OPAMP5 VINP input
11: DAC4_CH2 connected to OPAMP5 VINP input

Bit 0  **VMS_SEL**: OPAMP5 inverting input secondary selection
This bit is set and cleared by software. It is used to select the OPAMP5 inverting input when the
controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)
When standalone mode is used (i.e. VM_SEL = “00” or “01”):
0: Input from VINM0
1: Input from VINM1
When PGA (VM_SEL = “10”) or Follower mode (VM_SEL = “11”) is used:
0: Resistor feedback output selected (PGA mode)
1: VOUT selected as input minus (follower mode)
### 25.5.12 OPAMP6 timer controlled mode register (OPAMPx_TCMR) (x = 1...6)

Address offset: 0x2C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31 LOCK</th>
<th>LOCK</th>
<th>OPAMP6_TCMR lock</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>rw</td>
<td>This bit is write-once. It is set by software. It can only be cleared by a system reset.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is used to configure the OPAMP6_TCMR register as read-only.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: OPAMP6_TCMR is read-write</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: OPAMP6_TCMR is read-only</td>
</tr>
</tbody>
</table>

| Bits 30:6 Reserved, must be kept at reset value. |

<table>
<thead>
<tr>
<th>Bit 5 T20CM_EN</th>
<th>T20CM_EN</th>
<th>TIM20 controlled mux mode enable</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>rw</td>
<td>This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM20 CC6 output arriving on the OPAMP6 input multiplexers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Automatic switch is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Automatic switch is enabled.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 4 T8CM_EN</th>
<th>T8CM_EN</th>
<th>TIM8 controlled mux mode enable</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>rw</td>
<td>This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM8 CC6 output arriving on the OPAMP6 input multiplexers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Automatic switch is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Automatic switch is enabled.</td>
</tr>
</tbody>
</table>
Bit 3  **T1CM_EN**: TIM1 controlled mux mode enable
   This bit is set and cleared by software. It is used to control automatically the switch between the default selection (VP_SEL and VM_SEL) and the secondary selection (VPS_SEL and VMS_SEL) of the inverting and non inverting inputs. This automatic switch is triggered by the TIM1 CC6 output arriving on the OPAMP6 input multiplexers.
   - 0: Automatic switch is disabled.
   - 1: Automatic switch is enabled.

Bits 2:1  **VPS_SEL[1:0]**: OPAMP6 Non inverting input secondary selection.
   These bits are set and cleared by software. They are used to select the OPAMP6 non inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)
   - 00: VINP0 pin connected to OPAMP6 VINP input
   - 01: VINP1 pin connected to OPAMP6 VINP input
   - 10: VINP2 pin connected to OPAMP6 VINP input
   - 11: DAC3_CH1 connected to OPAMP6 VINP input

Bit 0  **VMS_SEL**: OPAMP6 inverting input secondary selection
   This bit is set and cleared by software. It is used to select the OPAMP6 inverting input when the controlled mux mode is enabled (T1CM_EN = 1 or T8CM_EN = 1 or T20CM_EN = 1)
   When standalone mode is used (i.e. VM_SEL = "00" or "01"):
   - 0: Input from VINM0
   - 1: Input from VINM1
   When PGA (VM_SEL = "10") or Follower mode (VM_SEL = "11") is used:
   - 0: Resistor feedback output selected (PGA mode)
   - 1: VOUT selected as input minus (follower mode)
## OPAMP register map

| Offset | Register name | 31  | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|--------|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0x00   | OPAMP1_CSR    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x04   | OPAMP2_CSR    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x08   | OPAMP3_CSR    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x0C   | OPAMP4_CSR    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x10   | OPAMP5_CSR    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x14   | OPAMP6_CSR    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x18   | OPAMP1_TCMR   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x1C   | OPAMP2_TCMR   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x20   | OPAMP3_TCMR   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x24   | OPAMP4_TCMR   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Table 204. OPAMP register map and reset values
Refer to *Section 2.2 on page 81* for the register boundary addresses.

### Table 204. OPAMP register map and reset values (continued)

| Offset | Register name | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x28   | OPAMP5_TCMR   | LOCK |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Reset value | 0 |           |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x2C   | OPAMP6_TCMR   | LOCK |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Reset value | 0 |           |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Reset value: 000000
26 True random number generator (RNG)

26.1 Introduction

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

The RNG can be used to construct a NIST compliant deterministic random bit generator (DRBG), acting as a live entropy source.

The RNG true random number generator has been tested using the German BSI statistical tests of AIS-31 (T0 to T8).

26.2 RNG main features

- The RNG delivers 32-bit true random numbers, produced by an analog entropy source processed by a high quality conditioning stage.
- In the NIST configuration, it produces four 32-bit random samples every $16 \times \frac{f_{AHB}}{f_{RNG}}$ AHB clock cycles, if value is higher than 213 cycles (213 cycles otherwise).
- It allows embedded continuous basic health tests with associated error management – Includes too low sampling clock detection and repetition count tests.
- It can be disabled to reduce power consumption.
- It has an AMBA® AHB slave peripheral, accessible through 32-bit word single accesses only (else an AHB bus error is generated, and the write accesses are ignored).
26.3 RNG functional description

26.3.1 RNG block diagram

*Figure 179* shows the RNG block diagram.

**Figure 179. RNG block diagram**

26.3.2 RNG internal signals

*Table 205* describes a list of useful-to-know internal signals available at the RNG level, not at the STM32 product level (on pads).

**Table 205. RNG internal input/output signals**

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rng_it</td>
<td>Digital output</td>
<td>RNG global interrupt request</td>
</tr>
<tr>
<td>rng_hclk</td>
<td>Digital input</td>
<td>AHB clock</td>
</tr>
<tr>
<td>rng_clk</td>
<td>Digital input</td>
<td>RNG dedicated clock, asynchronous to rng_hclk</td>
</tr>
</tbody>
</table>
26.3.3 Random number generation

The true random number generator (RNG) delivers truly random data through its AHB interface at deterministic intervals. Within its boundary the RNG implements the entropy source model pictured on Figure 180.

It includes an analog noise source, a digitization stage with post-processing, a conditioning algorithm, a health monitoring block and two interfaces that are used to interact with the entropy source: GetEntropy and HealthTest.

Figure 180. Entropy source model

The components pictured above are detailed hereafter.

Noise source

The noise source is the component that contains the non-deterministic, entropy-providing activity that is ultimately responsible for the uncertainty associated with the bitstring output by the entropy source. It is composed of:

- Two analog noise sources, each based on three XORed free-running ring oscillator outputs. It is possible to disable those analog oscillators to save power, as described in Section 26.3.8: RNG low-power use.
- A sampling stage of these outputs clocked by a dedicated clock input (rng_clk), delivering a 2-bit raw data output.

This noise source sampling is independent to the AHB interface clock frequency (rng_hclk).

Note: In Section 26.6: RNG entropy source validation the recommended RNG clock frequencies are given.
Post processing

The sample values obtained from a true random noise source consist of 2-bit bitstrings. Because this noise source output is biased, the RNG implements a post-processing component that reduces that bias to a tolerable level.

More specifically, for each of the two noise source bits the RNG takes half of the bits from the sampled noise source, and half of the bits from the inverted sampled noise source. Thus, if the source generates more ‘1’ than ‘0’ (or the opposite), it is filtered.

Conditioning

The conditioning component in the RNG is a deterministic function that increases the entropy rate of the resulting fixed-length bitstrings output (128-bit).

Also note that post-processing computations are triggered when at least 32 bits of raw datum is received and when output FIFO needs a refill. Thus, the RNG output entropy is maximum when the RNG 128-bit FIFO is emptied by application after 64 RNG clock cycles.

The times required between two random number generations, and between the RNG initialization and availability of first sample are described in Section 26.5: RNG processing time.

The conditioning component is clocked by the faster AHB clock.

Output buffer

A data output buffer can store up to four 32-bit words, which have been output from the conditioning component. When four words have been read from the output FIFO through the RNG_DR register, the content of the 128-bit conditioning output register is pushed into the output FIFO, and a new conditioning round is automatically started. Four new words are added to the conditioning output register 213 AHB clock cycles later.

Whenever a random number is available through the RNG_DR register, the DRDY flag changes from 0 to 1. This flag remains high until the output buffer becomes empty after reading four words from the RNG_DR register.

Note: When interrupts are enabled an interrupt is generated when this data ready flag transitions from 0 to 1. Interrupt is then cleared automatically by the RNG as explained above.
Health checks

This component ensures that the entire entropy source (with its noise source) starts then operates as expected, obtaining assurance that failures are caught quickly and with a high probability and reliability.

The RNG implements the following health check features.

1. Continuous health tests, running indefinitely on the output of the noise source
   - Repetition count test, flagging an error when:
     a) One of the noise source has provided more than 64 consecutive bits at a constant value ("0" or "1"), or more than 32 consecutive occurrence of two bits patterns ("01" or "10")
     b) Both noise sources have delivered more than 32 consecutive bits at a constant value ("0" or "1"), or more than 16 consecutive occurrence of two bits patterns ("01" or "10")

2. Vendor specific continuous test
   - Real-time “too slow” sampling clock detector, flagging an error when one RNG clock cycle is smaller than AHB clock cycle divided by 32.

The CECS and SECS status bits in the RNG_Short register indicate when an error condition is detected, as detailed in Section 26.3.7: Error management.

Note: An interrupt can be generated when an error is detected.

26.3.4 RNG initialization

The RNG simplified state machine is pictured on Figure 181.

After enabling the RNG (RNGEN = 1 in RNG_CR), the following chain of events occurs:

1. The analog noise source is enabled, and logic immediately starts sampling the analog output, filling the 128-bit conditioning shift register.
2. The conditioning logic is enabled and the post-processing context is initialized using two 128 noise source bits.
3. The conditioning stage internal input data buffer is filled again with 128-bit and one conditioning round is performed. The output buffer is then filled with the post processing result.
4. The output buffer is refilled automatically according to the RNG usage.
26.3.5 RNG operation

Normal operations

To run the RNG using interrupts, the following steps are recommended:

1. Enable the interrupts by setting the IE bit in the RNG_CR register. At the same time, enable the RNG by setting the bit RNGEN=1.

2. An interrupt is now generated when a random number is ready or when an error occurs. Therefore, at each interrupt, check that:
   - No error occurred. The SEIS and CEIS bits must be set to 0 in the RNG_SR register.
   - A random number is ready. The DRDY bit must be set to 1 in the RNG_SR register.
   - If the above two conditions are true the content of the RNG_DR register can be read up to four consecutive times. If valid data is available in the conditioning output buffer, four additional words can be read by the application (in this case the DRDY bit is still high). If one or both of the above conditions are false, the RNG_DR register must not be read. If an error occurred, the error recovery sequence described in Section 26.3.7 must be used.
To run the RNG in polling mode following steps are recommended:

1. Enable the random number generation by setting the RNGEN bit to “1” in the RNG_CR register.
2. Read the RNG_SR register and check that:
   - No error occurred (the SEIS and CEIS bits must be set to 0)
   - A random number is ready (the DRDY bit must be set to 1)
3. If above conditions are true read the content of the RNG_DR register up to four consecutive times. If valid data is available in the conditioning output buffer four additional words can be read by the application (in this case the DRDY bit is still high). If one or both of the above conditions are false, the RNG_DR register must not be read. If an error occurred, the error recovery sequence described in Section 26.3.7 must be used.

**Note:** When data is not ready (DRDY = 0) RNG_DR returns zero. It is recommended to always verify that RNG_DR is different from zero. Because when it is the case a seed error occurred between RNG_SR polling and RND_DR output reading (rare event).

### Low-power operations
If the power consumption is a concern to the application, low-power strategies can be used, as described in Section 26.3.8: RNG low-power use.

### Software post-processing
If a NIST approved DRBG with 128 bits of security strength is required an approved random generator software must be built around the RNG true random number generator. Built-in health check functions are described in Section 26.3.3: Random number generation.

#### 26.3.6 RNG clocking
The RNG runs on two different clocks: the AHB bus clock and a dedicated RNG clock.

The AHB clock is used to clock the AHB banked registers and conditioning component. The RNG clock is used for noise source sampling. Recommended clock configurations are detailed in Section 26.6: RNG entropy source validation.

**Note:** When the CED bit in the RNG_CR register is set to 0, the RNG clock frequency the must be higher than the AHB clock frequency divided by 32, otherwise the clock checker always flags a clock error (CECS = 1 in the RNG_SR register).

See Section 26.3.1: RNG block diagram for details (AHB and RNG clock domains).

#### 26.3.7 Error management
In parallel to random number generation a health check block verifies the correct noise source behavior and the frequency of the RNG source clock as detailed in this section. Associated error state is also described.

##### Clock error detection
When the clock error detection is enabled (CED = 0) and if the RNG clock frequency is too low, the RNG sets to 1 both the CEIS and CECS bits to indicate that a clock error occurred. In this case, the application must check that the RNG clock is configured correctly (see
Section 26.3.6: RNG clocking) and then it must clear the CEIS bit interrupt flag. The CECS bit is automatically cleared when the clocking condition is normal.

Note: The clock error has no impact on generated random numbers that is the application can still read the RNG_DR register.

CEIS is set only when CECS is set to 1 by RNG.

Noise source error detection

When a noise source (or seed) error occurs, the RNG stops generating random numbers and sets to 1 both SEIS and SECS bits to indicate that a seed error occurred. If a value is available in the RNG_DR register, it must not be used as it may not have enough entropy. If the error was detected during the initialization phase the whole initialization sequence is automatically restarted by the RNG.

The following sequence must be used to fully recover from a seed error after the RNG initialization:
1. Clear the SEIS bit by writing it to “0”.
2. Read out 12 words from the RNG_DR register, and discard each of them in order to clean the pipeline.
3. Confirm that SEIS is still cleared. Random number generation is back to normal.

26.3.8 RNG low-power use

If power consumption is a concern, the RNG can be disabled as soon as the DRDY bit is set to 1 by setting the RNGEN bit to 0 in the RNG_CR register. As the post-processing logic and the output buffer remain operational while RNGEN = 0 following features are available to the software:

- If there are valid words in the output buffer four random numbers can still be read from the RNG_DR register.
- If there are valid bits in the conditioning output internal register four additional random numbers can be still be read from the RNG_DR register. If it is not the case the RNG must be re-enabled by the application until at least 32 new bits are collected from the noise source and a complete conditioning round is done. It corresponds to 16 RNG clock cycles to sample new bits, and 216 AHB clock cycles to run a conditioning round.

When disabling the RNG the user deactivates all the analog seed generators, whose power consumption is given in the datasheet electrical characteristics section. The user also gates all the logic clocked by the RNG clock. Note that this strategy is adding latency before a random sample is available on the RNG_DR register, because of the RNG initialization time.

If the RNG block is disabled during initialization (that is well before the DRDY bit rises for the first time), the initialization sequence resumes from where it was stopped when RNGEN bit is set to 1.
26.4 RNG interrupts

In the RNG an interrupt can be produced on the following events:

- Data ready flag
- Seed error, see Section 26.3.7: Error management
- Clock error, see Section 26.3.7: Error management

Dedicated interrupt enable control bits are available as shown in Table 206.

Table 206. RNG interrupt requests

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Interrupt clear method</th>
</tr>
</thead>
<tbody>
<tr>
<td>RNG</td>
<td>Data ready flag</td>
<td>DRDY</td>
<td>IE</td>
<td>None (automatic)</td>
</tr>
<tr>
<td></td>
<td>Seed error flag</td>
<td>SEIS</td>
<td>IE</td>
<td>Write 0 to SEIS</td>
</tr>
<tr>
<td></td>
<td>Clock error flag</td>
<td>CEIS</td>
<td>IE</td>
<td>Write 0 to CEIS</td>
</tr>
</tbody>
</table>

The user can enable or disable the above interrupt sources individually by changing the mask bits or the general interrupt control bit IE in the RNG_CR register. The status of the individual interrupt sources can be read from the RNG_SR register.

Note: Interrupts are generated only when RNG is enabled.

26.5 RNG processing time

The conditioning stage can produce four 32-bit random numbers every \(16 \times \frac{f_{\text{AHB}}}{f_{\text{RNG}}}\) clock cycles, if the value is higher than 213 cycles (213 cycles otherwise). More time is needed for the first set of random numbers after the device exits reset (see Section 26.3.4: RNG initialization). Indeed, after enabling the RNG for the first time, random data is first available after either:

- 128 RNG clock cycles + 426 AHB cycles, if \(f_{\text{AHB}} < f_{\text{threshold}}\)
- 192 RNG clock cycles + 213 AHB cycles, if \(f_{\text{AHB}} \geq f_{\text{threshold}}\)

With \(f_{\text{threshold}} = \frac{213 \times f_{\text{RNG}}}{64}\)

26.6 RNG entropy source validation

26.6.1 Introduction

In order to assess the amount of entropy available from the RNG, STMicroelectronics has tested the peripheral using the German BSI AIS-31 statistical tests (T0 to T8). The results can be provided on demand or the customer can reproduce the tests.

26.6.2 Validation conditions

STMicroelectronics has tested the RNG true random number generator in the following conditions:

- RNG clock rng_clk= 48 MHz (CED bit = ‘0’ in RNG_CR register) and rng_clk = 400 kHz (CED bit = ‘1’ in RNG_CR register).
26.6.3 Data collection

In order to run statistical tests, it is required to collect samples from the entropy source at the raw data level as well as at the output of the entropy source. Contact STMicroelectronics if the above samples need to be retrieved for the product.

26.7 RNG registers

The RNG is associated with a control register, a data register and a status register.

26.7.1 RNG control register (RNG_CR)

Address offset: 0x000
Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 CED: Clock error detection
0: Clock error detection enabled
1: Clock error detection is disabled

The clock error detection cannot be enabled nor disabled on-the-fly when the RNG is enabled, that is to enable or disable CED, the RNG must be disabled.

Bit 4 Reserved, must be kept at reset value.

Bit 3 IE: Interrupt enable
0: RNG interrupt is disabled
1: RNG interrupt is enabled. An interrupt is pending as soon as the DRDY, SEIS, or CEIS is set in the RNG_SR register.

Bit 2 RNGEN: True random number generator enable
0: True random number generator is disabled. Analog noise sources are powered off and logic clocked by the RNG clock is gated.
1: True random number generator is enabled.

Bits 1:0 Reserved, must be kept at reset value.
### 26.7.2 RNG status register (RNG_SRs)

Address offset: 0x004  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rc_w0</td>
<td>rc_w0</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.

**Bit 6 SEIS: Seed error interrupt status**

This bit is set at the same time as SECS. It is cleared by writing 0. Writing 1 has no effect.

- 0: No faulty sequence detected
- 1: At least one faulty sequence is detected. See SECS bit description for details.

An interrupt is pending if IE = 1 in the RNG_CR register.

**Bit 5 CEIS: Clock error interrupt status**

This bit is set at the same time as CECS. It is cleared by writing 0. Writing 1 has no effect.

- 0: The RNG clock is correct (fRNGCLK > fHCLK/32)
- 1: The RNG is detected too slow (fRNGCLK < fHCLK/32)

An interrupt is pending if IE = 1 in the RNG_CR register.

**Bits 4:3 Reserved, must be kept at reset value.**

**Bit 2 SECS: Seed error current status**

- 0: No faulty sequence has currently been detected. If the SEIS bit is set, this means that a faulty sequence was detected and the situation has been recovered.
- 1: At least one of the following faulty sequences has been detected:
  - One of the noise sources has provided more than 64 consecutive bits at a constant value ("0" or "1"), or more than 32 consecutive occurrence of two bit patterns ("01" or "10")
  - Both noise sources have delivered more than 32 consecutive bits at a constant value ("0" or "1"), or more than 16 consecutive occurrence of two bit patterns ("01" or "10")

**Bit 1 CECS: Clock error current status**

- 0: The RNG clock is correct (fRNGCLK > fHCLK/32). If the CEIS bit is set, this means that a slow clock was detected and the situation has been recovered.
- 1: The RNG clock is too slow (fRNGCLK < fHCLK/32).

*Note: CECS bit is valid only if the CED bit in the RNG_CR register is set to 0.*

**Bit 0 DRDY: Data ready**

- 0: The RNG_DR register is not yet valid, no random data is available.
- 1: The RNG_DR register contains valid random data.

Once the output buffer becomes empty (after reading the RNG_DR register), this bit returns to 0 until a new random value is generated.

*Note: The DRDY bit can rise when the peripheral is disabled (RNGEN = 0 in the RNG_CR register).*

If IE=1 in the RNG_CR register, an interrupt is generated when DRDY = 1.
26.7.3 RNG data register (RNG_DR)

Address offset: 0x008
Reset value: 0x0000 0000

The RNG_DR register is a read-only register that delivers a 32-bit random value when read. After being read, this register delivers a new random value after 216 periods of AHB clock if the output FIFO is empty.

The content of this register is valid when the DRDY = 1 and the value is not 0x0, even if RNGEN = 0.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

RNDATA[31:16]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

RNDATA[15:0]

Bits 31:0 RNDATA[31:0]: Random data
32-bit random data, which are valid when DRDY = 1. When DRDY = 0, the RNDATA value is zero.

When DRDY is set, it is recommended to always verify that RNG_DR is different from zero. The zero value means that a seed error occurred between RNG_SR polling and RND_DR output reading (a rare event).

26.7.4 RNG register map

Table 207. RNG register map and reset map

| Offset | Register name | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x000  | RNG_CR        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x004  | RNG_SR        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x008  | RNG_DR        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |

Refer to Section 2.2: Memory organization for the register boundary addresses.
27  High-resolution timer (HRTIM)

27.1  Introduction

The high-resolution timer can generate up to 12 digital signals with highly accurate timings. It is primarily intended to drive power conversion systems such as switch mode power supplies or lighting systems, but can be of general purpose usage, whenever a very fine timing resolution is expected.

Its modular architecture allows to generate either independent or coupled waveforms. The wave-shape is defined by self-contained timings (using counters and compare units) and a broad range of external events, such as analog or digital feedbacks and synchronization signals. This allows to produce a large variety of control signal (PWM, phase-shifted, constant Ton, ...) and address most of conversion topologies.

For control and monitoring purposes, the timer has also timing measure capabilities and links to built-in ADC and DAC converters. Last, it features light-load management mode and is able to handle various fault schemes for safe shut-down purposes.
27.2 Main features

- High-resolution timing units
  - 184 ps resolution, compensated against voltage and temperature variations
  - Duty cycle, frequency, phase shift and pulse width (triggered one-pulse mode) can be adjusted with full resolution, on all outputs
  - 6 16-bit timing units (each one with an independent counter and 4 compare units)
  - 12 outputs that can be controlled by any timing unit, up to 32 set/reset sources per channel
  - Modular architecture to address either multiple independent converters with 1 or 2 switches or few large multi-switch topologies
- Up to 10 external events, available for any timing unit
  - suitable for peak current control, zero voltage and zero current detection (ZVS and ZCS operation) and counter reset (variable frequency operation)
  - 4 sources per external events (digital inputs, built-in comparators outputs, ADC's analog watchdogs and general purpose timer's trigger outputs)
  - Programmable polarity and edge sensitivity
  - 5 events with a fast asynchronous mode
  - 5 events with a programmable digital filter
  - Spurious events filtering with blanking and windowing modes
- Direct connections to built-in analog peripherals
  - 10 triggers to ADC converters
  - 9 triggers for DAC converters, among which 6 with slope compensation capabilities
  - Comparator outputs (including filtering and blanking features)
- Versatile protection scheme
  - suitable for over-current, short-circuit and over-voltage / under-voltage protection
  - 6 fault inputs can be combined and associated to any timing unit
  - 3 sources per fault channel (digital inputs, built-in comparators outputs and external events)
  - Programmable polarity, edge sensitivity, and programmable digital filter
  - Dedicated delayed protections for resonant converters
- Multiple HRTIM instances can be synchronized with external synchronization inputs/outputs
- Versatile output stage
  - High-resolution deadtime insertion (down to 735 ps)
  - Programmable output polarity
  - Chopper mode
- Burst mode controller to handle light-load operation synchronously on multiple converters
- 8 interrupt vectors, each one with up to 14 sources
- 7 DMA requests with up to 14 sources, with a burst mode for multiple registers update
27.3 Functional description

27.3.1 General description

The HRTIM can be partitioned into several sub entities:

- The master timer
- The timing units (timer A to timer F)
- The output stage
- The burst mode controller
- An external event and fault signal conditioning logic that is shared by all timers
- The system interface

The master timer is based on a 16-bit up counter. It can set/reset any of the 12 outputs via 4 compare units and it provides synchronization signals to the 6 timer units. Its main purpose is to have the timer units controlled by a unique source. An interleaved buck converter is a typical application example where the master timer manages the phase-shifts between the multiple units.

The timer units are working either independently or coupled with the other timers including the master timer. Each timer contains the controls for two outputs. The outputs set/reset events are triggered either by the timing units compare registers or by events coming from the master timer, from the other timers or from external events.

The output stage has several duties

- Addition of deadtime when the 2 outputs are configured in complementary PWM mode
- Addition of a carrier frequency on top of the modulating signal
- Management of fault events, by asynchronously asserting the outputs to a predefined safe level

The burst mode controller can take over the control of one or multiple timers in case of light-load operation. The burst length and period can be programmed, as well as the idle state of the outputs.

The external event and fault signal conditioning logic includes:

- The input selection MUXes (for instance for selecting a digital input or an on-chip source for a given external event channel)
- Polarity and edge-sensitivity programming
- Digital filtering (for 5 channels out of 12)

The system interface allows the HRTIM to interact with the rest of the MCU:

- Interrupt requests to the CPU
- DMA controller for automatic accesses to/from the memories, including an HRTIM specific burst mode
- Triggers for the ADC and DAC converters

The HRTIM registers are split into 8 groups:

- Master timer registers
- Timer A to timer F registers
- Common registers for features shared by all timer units
Note: As a writing convention, references to the 6 timing units in the text and in registers are generalized using the “x” letter, where x can be any value from A to F.

The block diagram of the timer is shown in Figure 182.

Figure 182. High-resolution timer overview
### 27.3.2 HRTIM pins and internal signals

The tables in this section summarize the HRTIM inputs and outputs, both on-chip and off-chip.

**Table 208. HRTIM inputs/outputs summary**

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HRTIM_CHA1, HRTIM_CHA2,</td>
<td>Outputs</td>
<td>Main HRTIM timer outputs. They can be coupled by pairs (HRTIM_CHx1</td>
</tr>
<tr>
<td>HRTIM_CHB1, HRTIM_CHB2,</td>
<td></td>
<td>&amp; HRTIM_CHx2) with deadtime insertion or work independently.</td>
</tr>
<tr>
<td>HRTIM_CHC1, HRTIM_CHC2,</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HRTIM_CHD1, HRTIM_CHD2,</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HRTIM_CHE1, HRTIM_CHE2,</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HRTIM_CHF1, HRTIM_CHF2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_in_flt1[4:1]</td>
<td>Digital input</td>
<td>Fault inputs: immediately disable the HRTIM outputs when asserted (12</td>
</tr>
<tr>
<td>hrtim_in_flt2[4:1]</td>
<td></td>
<td>on-chip inputs and 6 off-chip HRTIM_FLTx inputs).</td>
</tr>
<tr>
<td>hrtim_in_flt3[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_in_flt4[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_in_flt5[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_in_flt6[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_sys_flt</td>
<td>Digital input</td>
<td>System fault gathering MCU internal fault events (clock security system,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SRAM parity error, Cortex®-M4 with FPU lockup (HardFault), PVD</td>
</tr>
<tr>
<td></td>
<td></td>
<td>output.</td>
</tr>
<tr>
<td>hrtim_in_sync[3:1]</td>
<td>Digital Input</td>
<td>Synchronization inputs to synchronize the whole HRTIM with other</td>
</tr>
<tr>
<td></td>
<td></td>
<td>internal or external timer resources:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hrtim_in_sync1: Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hrtim_in_sync2: the source is the TIM1.TRGO output (see Table 213:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Internal synchronization source)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hrtim_in_sync3: the source is HRTIM_SCIN input pins</td>
</tr>
<tr>
<td>hrtim_out_sync[2:1]</td>
<td>Digital output</td>
<td>The purpose of this output is to cascade or synchronize several HRTIM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>instances, either on-chip or off-chip:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hrtim_out_sync1: Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hrtim_out_sync2: the destination is an off-chip HRTIM or peripheral (via</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HRTIM_SCOUT output pins)</td>
</tr>
</tbody>
</table>
Table 208. HRTIM inputs/outputs summary (continued)

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_eev1[4:1]</td>
<td>Digital input</td>
<td>External events. Each of the 10 events can be selected among 4 sources, either on-chip (from other built-in peripherals: comparator, ADC analog watchdog, TIMx timers, trigger outputs) or off-chip (HRTIM_EEVx input pins).</td>
</tr>
<tr>
<td>hrtim_eev2[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev3[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev4[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev5[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev6[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev7[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev8[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev9[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_eev10[4:1]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hrtim_bm_trg</td>
<td>Digital input</td>
<td>A pulse on this input triggers a burst mode entry. This input is connected to an internal source (see Table 212: Burst mode trigger source).</td>
</tr>
<tr>
<td>hrtim_bm_ck[4:1]</td>
<td>Digital input</td>
<td>Burst mode clock (on-chip interconnect)</td>
</tr>
<tr>
<td>hrtim_adc_trg[10:1]</td>
<td>Digital output</td>
<td>ADC start of conversion triggers. The hrtim_adc_trg1 .. hrtim_adc_trg10 outputs are hereafter referred to as ADC trigger 1 to ADC trigger 10.</td>
</tr>
<tr>
<td>hrtim_dac_trg[3:1]</td>
<td>Digital output</td>
<td>DAC conversion update triggers</td>
</tr>
<tr>
<td>hrtim_dac_reset_trg[6:1]</td>
<td>Digital output</td>
<td>Dual channel DAC triggers</td>
</tr>
<tr>
<td>hrtim_dac_step_trg[6:1]</td>
<td>Digital output</td>
<td>Dual channel DAC triggers</td>
</tr>
<tr>
<td>hrtim_it[8:1]</td>
<td>Digital output</td>
<td>Interrupt requests</td>
</tr>
<tr>
<td>hrtim_dma[7:1]</td>
<td>Digital output</td>
<td>DMA requests</td>
</tr>
<tr>
<td>hrtim_pclk</td>
<td>-</td>
<td>APB clock</td>
</tr>
<tr>
<td>hrtim_ker_ck</td>
<td>-</td>
<td>HRTIM kernel clock</td>
</tr>
</tbody>
</table>
### Table 209. External events mapping and associated features

<table>
<thead>
<tr>
<th>External event channel</th>
<th>Fast mode</th>
<th>Digital filter</th>
<th>Balanced fault timer A,B,C</th>
<th>Balanced fault timer D,E,F</th>
<th>Source (EExSRC[1:0])</th>
<th>Comparator and input sources available per package</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_eev 1[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PC12</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 2[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PC11</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 3[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PB7</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 4[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PB6</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 5[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PB9</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 6[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>PB5</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 7[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
<td>PB4</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 8[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>Yes</td>
<td>PB8</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 9[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>Yes</td>
<td>PB3</td>
<td>Comp &amp; input</td>
</tr>
<tr>
<td>hrtim_eev 10[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>PC5/PC6</td>
<td>Comp &amp; input</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Src1 (00)</th>
<th>Src2 (01)</th>
<th>Src3 (10)</th>
<th>Src4 (11)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>tim1_trgo</td>
<td>tim2_trgo</td>
<td>tim3_trgo</td>
<td>tim4_trgo</td>
</tr>
<tr>
<td></td>
<td>audi1_aud1</td>
<td>audi1_aud2</td>
<td>audi1_aud3</td>
<td>audi1_aud4</td>
</tr>
<tr>
<td></td>
<td>audi1_aud1</td>
<td>audi1_aud2</td>
<td>audi1_aud3</td>
<td>audi1_aud4</td>
</tr>
<tr>
<td></td>
<td>audi1_aud1</td>
<td>audi1_aud2</td>
<td>audi1_aud3</td>
<td>audi1_aud4</td>
</tr>
<tr>
<td></td>
<td>audi1_aud1</td>
<td>audi1_aud2</td>
<td>audi1_aud3</td>
<td>audi1_aud4</td>
</tr>
<tr>
<td></td>
<td>audi1_aud1</td>
<td>audi1_aud2</td>
<td>audi1_aud3</td>
<td>audi1_aud4</td>
</tr>
<tr>
<td></td>
<td>audi1_aud1</td>
<td>audi1_aud2</td>
<td>audi1_aud3</td>
<td>audi1_aud4</td>
</tr>
</tbody>
</table>

### Table 210. Update enable inputs and sources

<table>
<thead>
<tr>
<th>hrtim_upd_en[3:1]</th>
<th>Update source</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_upd_en1</td>
<td>tim16_oc1</td>
</tr>
<tr>
<td>hrtim_upd_en2</td>
<td>tim17_oc1</td>
</tr>
<tr>
<td>hrtim_upd_en3</td>
<td>tim6_trgo</td>
</tr>
</tbody>
</table>

### Table 211. Burst mode clock sources

<table>
<thead>
<tr>
<th>hrtim_bm_ck[4:1]</th>
<th>BMCLK[3:0]</th>
<th>Clock source</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_bm_ck1</td>
<td>0110</td>
<td>tim16_oc1</td>
</tr>
<tr>
<td>hrtim_bm_ck2</td>
<td>0111</td>
<td>tim17_oc1</td>
</tr>
<tr>
<td>hrtim_bm_ck3</td>
<td>1000</td>
<td>tim17_trgo</td>
</tr>
<tr>
<td>hrtim_bm_ck4</td>
<td>1001</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
### Table 212. Burst mode trigger source

<table>
<thead>
<tr>
<th>trigger source</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_bm_trg</td>
</tr>
<tr>
<td>tim7_trgo</td>
</tr>
</tbody>
</table>

### Table 213. Internal synchronization source

<table>
<thead>
<tr>
<th>synchronization source</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_in_sync2</td>
</tr>
<tr>
<td>tim1_trgo</td>
</tr>
</tbody>
</table>

### Table 214. Fault inputs

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_in_flt1[4:1]</td>
<td>PA12</td>
<td>COMP2</td>
<td>EEV1</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_in_flt2[4:1]</td>
<td>PA15</td>
<td>COMP4</td>
<td>EEV2</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_in_flt3[4:1]</td>
<td>PB10</td>
<td>COMP6</td>
<td>EEV3</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_in_flt4[4:1]</td>
<td>PB11</td>
<td>COMP1</td>
<td>EEV4</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_in_flt5[4:1]</td>
<td>PB0/PC7</td>
<td>COMP3</td>
<td>EEV5</td>
<td>N/A</td>
</tr>
<tr>
<td>hrtim_in_flt6[4:1]</td>
<td>PC10</td>
<td>COMP5</td>
<td>EEV6</td>
<td>N/A</td>
</tr>
</tbody>
</table>

### Table 215. HRTIM DAC triggers connections

<table>
<thead>
<tr>
<th>HRTIM DAC triggers</th>
<th>DAC1_CH1 DAC_CH2</th>
<th>DAC2_CH1</th>
<th>DAC3_CH1 DAC3_CH2</th>
<th>DAC4_CH1 DAC4_CH2</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_dac_trg1</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_trig2</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_dac_trig3</td>
<td>-</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_dac_reset_trg1</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_step_trg1</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_reset_trg2</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_step_trg2</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_reset_trg3</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_step_trg3</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_reset_trg4</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_step_trg4</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_reset_trg5</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_step_trg5</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_reset_trg6</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_dac_step_trg6</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
27.3.3 Clocks

The HRTIM must be supplied by the \( f_{\text{HRTIM}} \) APB2 clock to offer a full resolution. The \( f_{\text{HRTIM}} \) clock period is evenly divided into up to 32 intermediate steps using an edge positioning logic. All clocks present in the HRTIM are derived from this reference clock.

Definition of terms

- \( f_{\text{HRTIM}} \): main HRTIM clock (\text{hrtim\_ker\_ck}). All subsequent clocks are derived and synchronous with this source.
- \( f_{\text{HRCK}} \): high-resolution equivalent clock. Considering the \( f_{\text{HRTIM}} \) clock period division by 32, it is equivalent to a frequency of \( 32 \times f_{\text{HRTIM}} \).
- \( f_{\text{DTG}} \): deadtime generator clock. For convenience, only the \( t_{\text{DTG}} \) period (\( t_{\text{DTG}} = 1/f_{\text{DTG}} \)) is used in this document.
- \( f_{\text{CHPFRQ}} \): chopper stage clock source.
- \( f_{\text{1STPW}} \): clock source defining the length of the initial pulse in chopper mode. For convenience, only the \( t_{\text{1STPW}} \) period (\( t_{\text{1STPW}} = 1/f_{\text{1STPW}} \)) is used in this document.
- \( f_{\text{BRST}} \): burst mode controller counter clock.
- \( f_{\text{SAMPLING}} \): clock needed to sample the fault or the external events inputs.
- \( f_{\text{FLTS}} \): clock derived from \( f_{\text{HRTIM}} \) which is used as a source for \( f_{\text{SAMPLING}} \) to filter fault events.
- \( f_{\text{EEVS}} \): clock derived from \( f_{\text{HRTIM}} \) which is used as a source for \( f_{\text{SAMPLING}} \) to filter external events.

Timer clock and prescaler

Each timer in the HRTIM has its own individual clock prescaler, which allows you to adjust the timer resolution (see Table 216).

<table>
<thead>
<tr>
<th>CKPSC[2:0]</th>
<th>Prescaling ratio</th>
<th>( f_{\text{HRCK}} ) equivalent frequency</th>
<th>Resolution</th>
<th>Min PWM frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>1</td>
<td>( 170 \times 32 \text{ MHz} = 5.44 \text{ GHz} )</td>
<td>184 ps</td>
<td>83.0 kHz</td>
</tr>
<tr>
<td>001</td>
<td>2</td>
<td>( 170 \times 16 \text{ MHz} = 2.72 \text{ GHz} )</td>
<td>368 ps</td>
<td>41.5 kHz</td>
</tr>
<tr>
<td>010</td>
<td>4</td>
<td>( 170 \times 8 \text{ MHz} = 1.36 \text{ GHz} )</td>
<td>735 ps</td>
<td>20.8 kHz</td>
</tr>
<tr>
<td>011</td>
<td>8</td>
<td>( 170 \times 4 \text{ MHz} = 680 \text{ MHz} )</td>
<td>1.47 ns</td>
<td>10.4 kHz</td>
</tr>
<tr>
<td>100</td>
<td>16</td>
<td>( 170 \times 2 \text{ MHz} = 340 \text{ MHz} )</td>
<td>2.94 ns</td>
<td>5.19 kHz</td>
</tr>
<tr>
<td>101</td>
<td>32</td>
<td>( 170 \text{ MHz} )</td>
<td>5.88 ns</td>
<td>2.59 kHz</td>
</tr>
<tr>
<td>110</td>
<td>64</td>
<td>( 170/2 \text{ MHz} = 85 \text{ MHz} )</td>
<td>11.76 ns</td>
<td>1.30 kHz</td>
</tr>
<tr>
<td>111</td>
<td>128</td>
<td>( 170/4 \text{ MHz} = 42.5 \text{ MHz} )</td>
<td>23.53 ns</td>
<td>0.65 kHz</td>
</tr>
</tbody>
</table>

The high-resolution is available for edge positioning, PWM period adjustment and externally triggered pulse duration.
The high-resolution is not available for the following features

- Timer counter read and write accesses
- Capture unit

For clock prescaling ratios below 32 (CKPSC[2:0] < 5), the least significant bits of the counter and capture registers are not significant. The least significant bits cannot be written (counter register only) and return 0 when read.

For instance, if CKPSC[2:0] = 2 (prescaling by 4), writing 0xFFFF into the counter register yields an effective value of 0xFFF8. Conversely, any counter value between 0xFFFF and 0xFFF8 is read as 0xFFF8.

**Figure 183. Counter and capture register format vs clock prescaling factor**

<table>
<thead>
<tr>
<th>b15</th>
<th>b0</th>
<th>Prescaling</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>32</td>
</tr>
</tbody>
</table>

*Significant bit: read returns effective value
*Not significant bit: read returns 0

**Initialization**

At start-up, it is mandatory to initialize first the prescaler bitfields before writing the compare and period registers. Once the timer is enabled (MCEN or TxCEN bit set in the HRTIM_MCR register), the prescaler cannot be modified.

When multiple timers are enabled, the prescalers are synchronized with the prescaler of the timer that was started first.

**Warning:** It is possible to have different prescaling ratios in the master and TIMA..E timers only if the counter and output behavior does not depend on other timers’ information and signals. It is mandatory to configure identical prescaling ratios in these timers when one of the following events is propagated from one timing unit (or master timer) to another: output set/reset event, counter reset event, update event, external event filter or capture triggers. Prescaler factors not equal yield to unpredictable results.

**Deadtime generator clock**

The deadtime prescaler is supplied by \( f_{\text{HRTIM}} \times 8 \) / \( 2^{\text{DTPRSC}[2:0]} \), programmed with DTPRSC[2:0] bits in the HRTIM_DTxR register.
t\textsubscript{DTG} ranges from 735 ps to 94.1 ns for f\textsubscript{HRTIM} = 170 MHz.

**Chopper stage clock**

The chopper stage clock source f\textsubscript{CHPFRO} is derived from f\textsubscript{HRTIM} with a division factor ranging from 16 to 256, so that 664 kHz ≤ f\textsubscript{CHPFRO} ≤ 10.625 MHz for f\textsubscript{HRTIM} = 170 MHz.

f\textsubscript{1STPW} is the length of the initial pulse in chopper mode, programmed with the STRPW[3:0] bits in the HRTIM\_CHPXR register, as follows:

\[ t_{1\text{STPW}} = (\text{STRPW}[3:0]+1) \times 16 \times t_{\text{HRTIM}}. \]

It uses \( f_{\text{HRTIM}} / 16 \) as clock source (10.625 MHz for \( f_{\text{HRTIM}} = 170 \) MHz).

**Burst mode prescaler**

The burst mode controller counter clock \( f_{\text{BRST}} \) can be supplied by several sources, among which one is derived from \( f_{\text{HRTIM}} \).

In this case, \( f_{\text{BRST}} \) ranges from \( f_{\text{HRTIM}} \) to \( f_{\text{HRTIM}} / 32768 \) (5.19 kHz for \( f_{\text{HRTIM}} = 170 \) MHz).

**Fault input sampling clock**

The fault input noise rejection filter has a time constant defined with \( f_{\text{SAMPLING}} \) which can be either \( f_{\text{HRTIM}} \) or \( f_{\text{FLTS}} \).

\( f_{\text{FLTS}} \) is derived from \( f_{\text{HRTIM}} \) and ranges from 170 MHz to 21.25 MHz for \( f_{\text{HRTIM}} = 170 \) MHz.

**External event input sampling clock**

The fault input noise rejection filter has a time constant defined with \( f_{\text{SAMPLING}} \) which can be either \( f_{\text{HRTIM}} \) or \( f_{\text{EEVS}} \).

\( f_{\text{EEVS}} \) is derived from \( f_{\text{HRTIM}} \) and ranges from 170 MHz to 21.25 MHz for \( f_{\text{HRTIM}} = 170 \) MHz.
27.3.4 Timer A..F timing units

The HRTIM embeds 6 identical timing units made of a 16-bit up-counter with an auto-reload mechanism to define the counting period, 4 compare and 2 capture units, as per Figure 184. Each unit includes all control features for 2 outputs, so that it operates as a standalone timer.

Figure 184. Timer A..F overview

The period and compare values must be within a lower and an upper limit related to the high-resolution implementation and listed in Table 217:

- The minimum value must be greater than or equal to 3 periods of the $f_{HRTIM}$ clock. The value 0x0000 can be written in CMP1 and CMP3 registers only, to skip a PWM pulse. See Section : Null duty cycle exception case for details
- The maximum value must be less than or equal to 0xFFFF - 1 periods of the $f_{HRTIM}$ clock.
Note: A compare value greater than the period register value does not generate a compare match event.

Counter operating mode

Timer A..F operate in continuous (free-running) mode or in single-shot manner where counting is started by a reset event, using the CONT bit in the HRTIM_TIMxCR control register. An additional RETRIG bit allows you to select whether the single-shot operation is retriggerable or non-retriggerable. Details of operation are summarized on Table 218 and on Figure 185 and Figure 186.

Table 217. Period and compare registers min and max values

<table>
<thead>
<tr>
<th>CKPSC[2:0] value</th>
<th>Min(^{(1)})</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x0060</td>
<td>0xFFDF</td>
</tr>
<tr>
<td>1</td>
<td>0x0030</td>
<td>0xFFEF</td>
</tr>
<tr>
<td>2</td>
<td>0x0018</td>
<td>0xFFF7</td>
</tr>
<tr>
<td>3</td>
<td>0x000C</td>
<td>0xFFFFB</td>
</tr>
<tr>
<td>4</td>
<td>0x0006</td>
<td>0xFFFFD</td>
</tr>
<tr>
<td>≥ 5</td>
<td>0x0003</td>
<td>0xFFFFD</td>
</tr>
</tbody>
</table>

\(^{(1)}\) The value 0x0000 can be written in CMP1 and CMP3 registers only, to skip a PWM pulse. See Section: Null duty cycle exception case for details.

Table 218. Timer operating modes

<table>
<thead>
<tr>
<th>CONT</th>
<th>RETRIG</th>
<th>Operating mode</th>
<th>Start / stop conditions</th>
<th>Clocking and event generation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Single-shot Non-retriggerable</td>
<td>Setting the TxEN bit enables the timer but does not start the counter.</td>
<td>A first reset event starts the counting and any subsequent reset is ignored until the counter reaches the PER value. The PER event is then generated and the counter is stopped. A reset event re-starts the counting operation from 0x0000.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Single-shot Retriggerable</td>
<td>Setting the TxEN bit enables the timer but does not start the counter.</td>
<td>A reset event starts the counting if the counter is stopped, otherwise it clears the counter. When the counter reaches the PER value, the PER event is generated and the counter is stopped. A reset event re-starts the counting operation from 0x0000.</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>Continuous mode</td>
<td>Setting the TxEN bit enables the timer and starts the counter simultaneously.</td>
<td>When the counter reaches the PER value, it rolls-over to 0x0000 and resumes counting. The counter can be reset at any time.</td>
</tr>
</tbody>
</table>

The TxEN bit can be cleared at any time to disable the timer and stop the counting.
Figure 185. Continuous timer operation

Figure 186. Single-shot timer operation

* Legend: Reset active  Reset ignored
Roll-over event

A counter roll-over event is generated when the counter goes back to 0 after having reached the period value set in the HRTIM_PERxR register in continuous mode.

This event is used for multiple purposes in the HRTIM:

- To set/reset the outputs
- To trigger the register content update (transfer from preload to active)
- To trigger an IRQ or a DMA request
- To serve as a burst mode clock source or a burst start trigger
- As an ADC trigger
- To decrement the repetition counter

If the initial counter value is above the period value when the timer is started, or if a new period is set while the counter is already above this value, the counter is not reset: it overflows at the maximum period value and the repetition counter does not decrement.

Timer reset

The reset of the timing unit counter can be triggered by up to 30 events that can be selected simultaneously in the HRTIM_RSTxR register, among the following sources:

- The timing unit: compare 2, compare 4 and update (3 events)
- The master timer: reset and compare 1..4 (5 events)
- The external events EXTEVNT1..10 (10 events)
- All other timing units (e.g. timer B..F for timer A): compare 1, 2 and 4 (12 events)

Several events can be selected simultaneously to handle multiple reset sources. In this case, the multiple reset requests are ORed. When 2 counter reset events are generated within the same \( f_{\text{HRTIM}} \) clock cycle, the last counter reset is taken into account.

Additionally, it is possible to do a software reset of the counter using the TxRST bits in the HRTIM_CR2 register. These control bits are grouped into a single register to allow the simultaneous reset of several counters.

The reset requests are taken into account only once the related counters are enabled (TxCEN bit set).

When the \( f_{\text{HRTIM}} \) clock prescaling ratio is above 32 (counting period above \( f_{\text{HRTIM}} \)), the counter reset event is delayed to the next active edge of the prescaled clock. This allows to maintain a jitterless waveform generation when an output transition is synchronized to the reset event (typically a constant \( T_{\text{on}} \) time converter).

*Figure 187* shows how the reset is handled for a clock prescaling ratio of 128 (\( f_{\text{HRTIM}} \) divided by 4).
Repetition counter

A common software practice is to have an interrupt generated when the period value is reached, so that the maximum amount of time is left for processing before the next period begins. The main purpose of the repetition counter is to adjust the period interrupt rate and off-load the CPU by decoupling the switching frequency and the interrupt frequency.

The timing units have a repetition counter. This counter cannot be read, but solely programmed with an auto-reload value in the HRTIM_REPxR register.

The repetition counter is initialized with the content of the HRTIM_REPxR register when the timer is enabled (TXCEN bit set). Once the timer has been enabled, any time the counter is cleared, either due to a reset event or due to a counter roll-over, the repetition counter is decreased. When it reaches zero, a REP interrupt or a DMA request is issued if enabled (REPIE and REPDE bits in the HRTIM_DIER register).

If the HRTIM_REPxR register is set to 0, an interrupt is generated for each and every period. For any value above 0, a REP interrupt is generated after (HRTIM_REPxR + 1) periods. Figure 188 presents the repetition counter operation for various values, in continuous mode.
The repetition counter can also be used when the counter is reset before reaching the period value (variable frequency operation) either in continuous or in single-shot mode (Figure 189 here-below). The reset causes the repetition counter to be decremented, at the exception of the very first start following counter enable (TxCEN bit set).

A reset or start event from the HRTIM_SCIN[3:1] source causes the repetition to be decremented as any other reset. However, in SYNCIN-started single-shot mode (SYNCSTRTx bit set in the HRTIM_TIMxCR register), the repetition counter is decremented only on the 1st reset event following the period. Any subsequent reset does not alter the repetition counter until the counter is re-started by a new request on HRTIM_SCIN[3:1] inputs.
Set / reset crossbar

A “set” event corresponds to a transition to the output active state, while a “reset” event corresponds to a transition to the output inactive state.

The polarity of the waveform is defined in the output stage to accommodate positive or negative logic external components: an active level corresponds to a logic level 1 for a positive polarity (POLx = 0), and to a logic level 0 for a negative polarity (POLx = 1).

Each of the timing units handles the set/reset crossbar for two outputs. These 2 outputs can be set, reset or toggled by up to 32 events that can be selected among the following sources:

- The timing unit: period, compare 1..4, register update (6 events)
- The master timer: period, compare 1..4, HRTIM synchronization (6 events)
- All other timing units (e.g. timer B..F for timer A): TIMEVNT1..9 (9 events described in Table 219)
- The external events EXTEVNT1..10 (10 events)
- A software forcing (1 event)

**Note:** In up/down mode (UDM bit set to 1), the counter period event is defined as per the OUTROM[1:0] bit setting.

The event sources are ORed and multiple events can be simultaneously selected.

Each output is controlled by two 32-bit registers, one coding for the set (HRTIM_SETxyR) and another one for the reset (HRTIM_RSTxyR), where x stands for the timing unit: A..F and y stands for the output 1 or 2 (e.g. HRTIM_SETA1R, HRTIM_RSTC2R, ...).

If the same event is selected for both set and reset, it toggles the output. It is not possible to toggle the output state more than once per t\(_{\text{HRTIM}}\) period: in case of two consecutive toggling events within the same cycle, only the first one is considered.

The set and reset requests are taken into account only once the counter is enabled (TxCEN bit set), except if the software is forcing a request to allow the prepositioning of the outputs at timer start-up.

*Table 219* summarizes the events from other timing units that can be used to set and reset the outputs. The number corresponds to the timer events (such as TIMEVNTx) listed in the register, and empty locations are indicating non-available events.

For instance, timer A outputs can be set or reset by the following events: timer B compare 1 and 2, timer C compare 2 and 3,... and timer E compare 3 is listed as TIMEVNT7 in HRTIM_SETA1R.
Figure 190 represents how a PWM signal is generated using two compare events.

Table 219. Events mapping across timer A to F

<table>
<thead>
<tr>
<th>Source</th>
<th>Timer A</th>
<th>Timer B</th>
<th>Timer C</th>
<th>Timer D</th>
<th>Timer E</th>
<th>Timer F</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP3</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP3</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
<tr>
<td></td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
</tr>
</tbody>
</table>

**Set / reset on update events**

A set or reset event on update is done at low resolution. When CKPSC[2:0] < 5, the high-resolution delay is set to its maximum value so that a set/reset event on update always lags as compared to other compare set/reset events, with a jitter varying between 0 and 31/32 of a \( f_{HRTIM} \) clock period.

**Half mode**

This mode aims at generating square signal with fixed 50% duty cycle and variable frequency (typically for converters using resonant topologies). It allows to have the duty cycle automatically forced to half of the period value when a new period is programmed.
This mode is enabled by writing HALF bit to 1 in the HRTIM_TIMxCR register. When the HRTIM_PERxR register is written, it causes an automatic update of the compare 1 value with HRTIM_PERxR/2 value.

The output on which a square wave is generated must be programmed to have one transition on CMP1 event, and one transition on the period event, as follows:

- HRTIM_SETxyR = 0x0000 0008, HRTIM_RSTxyR = 0x0000 0004, or
- HRTIM_SETxyR = 0x0000 0004, HRTIM_RSTxyR = 0x0000 0008

The HALF mode overrides the content of the HRTIM_CMP1xR register. The access to the HRTIM_PERxR register only causes compare 1 internal register to be updated. The user-accessible HRTIM_CMP1xR register is not updated with the HRTIM_PERxR / 2 value.

When the preload is enabled (PREEN = 1, MUDIS, TxUDIS), compare 1 active register is refreshed on the update event. If the preload is disabled (PREEN= 0), compare 1 active register is updated as soon as HRTIM_PERxR is written.

The period must be greater than or equal to 6 periods of the f_HRTIM clock (0xC0 if CKPSC[2:0] = 0, 0x60 if CKPSC[2:0] = 1, 0x30 if CKPSC[2:0] = 2,...) when the HALF mode is enabled.

**Interleaved mode**

This mode complements the Half mode and helps the implementation of interleaved topologies.

It allows to re-compute automatically the content of compare registers when the HRTIM_PERxR value is updated.

The selection is done using the HALF bit and the IL[1:0] bits in HRTIM_MCR and HRTIM_TIMxCR registers, as shown on the Table 220 below.

<table>
<thead>
<tr>
<th>Table 220. Interleaved mode selection</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>HALF bit</strong></td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

*Table 221* gives the compare values for the 3 available modes. The content of the compare registers is overridden. The corresponding compare events can be used to trigger an output set / reset or to reset a slave timer.
Null duty cycle exception case

The high-resolution behavior is not supported for pulses narrower than 3 \( t_{\text{HRTIM}} \) periods (see Section 27.3.7: Set / reset events priorities and narrow pulses management) and any value strictly below 3 periods of the \( f_{\text{HRTIM}} \) clock (that is 0x60 if \( \text{CKPSC}[2:0] = 0 \), 0x30 if \( \text{CKPSC}[2:0] = 1 \), 0x18 if \( \text{CKPSC}[2:0] = 2 \),...) in the HRTIM\_TIMxCMPy register is forbidden (see 27.5.19: HRTIM timer x compare 1 register (HRTIM\_CMP1xR) (x = A to F)). However, it is possible to skip an output pulse and have a null duty cycle by simply writing a null value in the following two registers: HRTIM\_TIMxCMP1 and HRTIM\_TIMxCMP3, if and only if the following conditions are met:

- the output SET event is generated by the PERIOD event
- the output RESET if generated by the compare 1 (respectively compare 3) event
- the compare 1 (compare 3) event is active within the timer unit itself, and not used for other timing units

For any other use case, this can be done by programming the SET and RESET events with the very same compare values, above 3 periods of the \( f_{\text{HRTIM}} \) clock. In this case, the output is reset forced (following the set/reset priority scheme defined in the Section 27.3.7: Set / reset events priorities and narrow pulses management).

Swap mode

This mode allows to swap the two outputs with a single bit access: the output 1 signal is connected to the output 2 pin and the output 2 signal is connected to output 1 pin. The output swap is triggered with the SWPx bits in the HRTIM\_CR2 register and is effective on the next update event.

The outputs are swapped prior to the set/reset crossbar unit, as following:

- if SWPx = 0, HRTIM\_SETx1R and HRTIM\_RSTx1R are coding for the output 1, HRTIM\_SETx2R and HRTIM\_RSTx2R are coding for the output 2
- if SWPx = 1, HRTIM\_SETx1R and HRTIM\_RSTx1R are coding for the output 2, HRTIM\_SETx2R and HRTIM\_RSTx2R are coding for the output 1

The swap mode is only affecting the preload register, and not the active registers.

Note: The preload mode must be enabled when using the swap mode.
Consequently, it does not modify the auxiliary outputs in parallel with the regular outputs going to the output stage (see Section 27.3.18 for details). They provide the following internal status, events and signals:
- O1CPY, O2CPY, SETxy and RSTxy status flags, together with the corresponding interrupts and DMA requests
- Capture triggers upon output set/reset (TA2, TB2, TC2, TD2, TE2, TF2)
- External event filters generated with a Tx2 output copy

For instance the SETx1 flag is related to the output 1 when SWP = 0 and is related to the output 2 when SWPx = 1.

Similarly, the swap mode does not change the attribution of control bits in the HRTIM_OUTxR register (DIDLx, CHPx, FAULTx[1:0], IDLESx, POLx bits). For instance, the POL1 bit controls the output 1 polarity whatever the SWP bit value.

**Note:** The SWPx bits are ignored in push-pull mode (PSHPLL = 1 in the HRTIM_TIMxCR register).

**Capture**

The timing unit has the capability to capture the counter value, triggered by internal and external events. The purpose is to:
- measure events arrival timings or occurrence intervals
- update compare 2 and compare 4 values in auto-delayed mode (see Section : Auto-delayed mode).

The capture is done with $f_{HRTIM}$ resolution: for a clock prescaling ratio below 32 (CKPSC[2:0] < 5), the least significant bits of the register are not significant (read as 0).

The timer has 2 capture registers: HRTIM_CPT1xR and HRTIM_CPT2xR. The capture triggers are programmed in the HRTIM_CPT1xCR and HRTIM_CPT2xCR registers.

The capture of the timing unit counter can be triggered by up to 28 events that can be selected simultaneously in the HRTIM_CPT1xCR and HRTIM_CPT2xCR registers, among the following sources:
- The external events, EXTEVNT1..10 (10 events)
- All other timing units (e.g. timer B..F for timer A): compare 1, 2 and output 1 set/reset events (16 events)
- The timing unit: update (1 event)
- A software capture (1 event)

Several events can be selected simultaneously to handle multiple capture triggers. In this case, the concurrent trigger requests are ORed. The capture can generate an interrupt or a DMA request when CPTxIE and CPTxDE bits are set in the HRTIM_TIMxDIER register.

Over-capture is not prevented by the circuitry: a new capture is triggered even if the previous value was not read, or if the capture flag was not cleared.
Auto-delayed mode

This mode allows to have compare events generated relatively to capture events, so that for instance an output change can happen with a programmed timing following a capture. In this case, the compare match occurs independently from the timer counter value. It enables the generation of waveforms with timings synchronized to external events without the need of software computation and interrupt servicing.

As long as no capture is triggered, the content of the HRTIM_CMPxR register is ignored (no compare event is generated when the counter value matches the compare value. Once the capture is triggered, the compare value programmed in HRTIM_CMPxR is summed with the captured counter value in HRTIM_CPTxyR, and it updates the internal auto-delayed compare register, as seen on Figure 192. The auto-delayed compare register is internal to the timing unit and cannot be read. The HRTIM_CMPxR preload register is not modified after the calculation.

This feature is available only for compare 2 and compare 4 registers. compare 2 is associated with capture 1, while compare 4 is associated with capture 2. HRTIM_CMP2xR and HRTIM_CMP4xR comparers cannot be programmed with a value below 3 f_{HRTIM} clock periods, as in the regular mode.
The auto-delayed compare is only valid from the capture up to the period event: once the counter has reached the period value, the system is re-armed with compare disabled until a capture occurs.

DELCMP2[1:0] and DELCMP4[1:0] bits in HRTIM_TIMxCR register allow to configure the auto-delayed mode as follows:

- **00**
  Regular compare mode: HRTIM_CMP2xR and HRTIM_CMP4xR register contents are directly compared with the counter value.

- **01**
  Auto-delayed mode: compare 2 and compare 4 values are recomputed and used for comparison with the counter after a capture 1/2 event.

- **10** or **11**
  Auto-delayed mode with timeout: compare 2 and compare 4 values are recomputed and used for comparison with the counter after a capture 1/2 event or after a compare 1
match (DELCMPx[1:0] = 10) or a compare 3 match (DELCMPx[1:0] = 11) to have a timeout function if capture 1/2 event is missing.

When the capture occurs, the comparison is done with the (HRTIM_CMP2/4xR + HRTIM_CPT1/2xR) value. If no capture is triggered within the period, the behavior depends on the DELCMPx[1:0] value:

- DELCMPx[1:0] = 01: the compare event is not generated
- DELCMPx[1:0] = 10 or 11: the comparison is done with the sum of the 2 compares (for instance HRTIM_CMP2xR + HRTIM_CMP1xR). The captures are not taken into account if they are triggered after CMPx + CMP1 (resp. CMPx + CMP3).

The captures are enabled again at the beginning of the next PWM period.

If the result of the auto-delayed summation is above 0xFFFF (overflow), the value is ignored and no compare event is generated until a new period is started.

**Note:** DELCMPx[1:0] must be reset when reprogrammed from one value to the other to reinitialize properly the auto-delayed mechanism, for instance:

- DELCMPx[1:0] = 10
- DELCMPx[1:0] = 00
- DELCMPx[1:0] = 11

As an example, Figure 193 shows how the following signal is generated:

- Output set when the counter is equal to compare 1 value
- Output reset 5 cycles after a falling edge on a given external event

**Note:** To simplify the figure, the high-resolution is not used in this example (CKPSC[2:0] = 101), thus the counter is incremented at the \( f_{HRTIM} \) rate. Similarly, the external event signal is shown without any resynchronization delay: practically, there is a delay of 1 to 2 \( f_{HRTIM} \) clock periods between the falling edge and the capture event due to an internal resynchronization stage which is necessary to process external input signals.

**Figure 193. Auto-delayed compare**

A regular compare channel (e.g. compare 1) is used for the output set: as soon as the counter matches the content of the compare register, the output goes to its active state.
A delayed compare is used for the output reset: the compare event can be generated only if a capture event has occurred. No event is generated when the counter matches the delayed compare value (counter = 4). Once the capture event has been triggered by the external event, the content of the capture register is summed to the delayed compare value to have the new compare value. In the example, the auto-delayed value 4 is summed to the capture equal to 7 to give a value of 12 in the auto-delayed compare register. From this time on, the compare event can be generated and happens when the counter is equal to 12, causing the output to be reset.

**Overcapture management in auto-delayed mode**

Overcapture is prevented when the auto-delayed mode is enabled (DELCMPx[1:0] = 01, 10, 11).

When multiple capture requests occur within the same counting period, only the first capture is taken into account to compute the auto-delayed compare value. A new capture is possible only:

- Once the auto-delayed compare has matched the counter value (compare event)
- Once the counter has rolled over (period)
- Once the timer has been reset

**Changing auto-delayed compare values**

When the auto-delayed compare value is preloaded (PREEN bit set), the new compare value is taken into account on the next coming update event (for instance on the period event), regardless of when the compare register was written and if the capture occurred (see Figure 193, where the delay is changed when the counter rolls over).

When the preload is disabled (PREEN bit reset), the new compare value is taken into account immediately, even if it is modified after the capture event has occurred, as per the example below:

1. At t1, DELCMP2 = 1.
2. At t2, CMP2_act = 0x40 => comparison disabled
3. At t3, a capture event occurs capturing the value CPTR1 = 0x20. => comparison enabled, compare value = 0x60
4. At t4, CMP2_act = 0x100 (before the counter reached value CPTR1 + 0x40) => comparison still enabled, new compare value = 0x120
5. At t5, the counter reaches the period value => comparison disabled, cmp2_act = 0x100

Similarly, if the CMP1(CMP3) value changes while DELCMPx = 10 or 11, and preload is disabled:

1. At t1, DELCMP2 = 2.
2. At t2, CMP2_act = 0x40 => comparison disabled
3. At t3, CMP3 event occurs - CMP3_act = 0x50 before capture 1 event occurs => comparison enabled, compare value = 0x90
4. At t4, CMP3_act = 0x100 (before the counter reached value 0x90) => comparison still enabled, compare 2 event occurs at = 0x140

**Triggered-half mode**

The purpose of this mode is to allow the synchronization of 2 interleaved converters that have variable frequency operation and require a 180° phase-shift. The basic principle is to
have a master-slave system. The slave converter synchronization is continuously adjusted based on the previous switching period of the master converter.

This is done using the capture unit. The switching period of the master converter is captured, divided by 2 and then stored in the compare 2 register by hardware. The compare 2 register contains a value equal to half of the captured period, which is the master converter switching period. The compare 2 event can then be used to trigger a second timing unit that manages the slave converter.

This mode is enabled by setting the TRGHLF bit in the HRTIM_TIMxCR2 register. This bit cannot be changed once the timer is operating (TxEN bit set).

The triggered-half mode must not be used simultaneously with other modes using CMP2 (dual channel dac trigger, interleaved and balanced idle modes).

The initial value CMP2 can be written by the user, but is ignored once the first capture is triggered. The preload mechanism is disabled for CMP2 when the TRGHLF bit is reset.

**Figure 194. Triggered-half mode example**

<table>
<thead>
<tr>
<th>HRTIM_CHA1</th>
<th>Set on EEV1 (EEV1 triggers Capture1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>HRTIM_CHB1</td>
<td>Set on CMP2 (triggered-half) or EEV1 blanking by TIMA_TA2 (TB1 is set if EEV1 occurs between CMP1 and CMP2)</td>
</tr>
<tr>
<td></td>
<td>Reset on EEV2</td>
</tr>
<tr>
<td></td>
<td>EEV1 Blanking on TIMA_CMP1 (avoid frequency run-away)</td>
</tr>
<tr>
<td></td>
<td>Reset on EEV3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>HRTIM_CHA2</th>
<th>Set on TA_CMP1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reset on TA_CMP2</td>
</tr>
</tbody>
</table>
**Note:** In triggered half mode, the compare2 register is controlled by hardware and writing it has no effect. However the written value is stored in the preload register and becomes active on the update event following the exit of this mode.

**Push-pull mode**

This mode primarily aims at driving converters using push-pull topologies. It also needs to be enabled when the delayed idle protection is required, typically for resonant converters (refer to Section 27.3.10: Delayed protection).

The push-pull mode is enabled by setting PSHPLL bit in the HRTIM_TIMxCR register.

It applies the signals generated by the crossbar to output 1 and output 2 alternatively, on the period basis, maintaining the other output to its inactive state. The redirection rate (push-pull frequency) is defined by the timer’s period event, as shown on **Figure 195**. The push-pull period is twice the timer counting period.

**Figure 195. Push-pull mode block diagram**

![Push-pull mode block diagram](MS3268V1)

The push-pull mode is available when the timer operates in continuous mode and in single-shot mode. It is necessary to disable the timer to stop a push-pull operation and to reset the counter before re-enabling it.

To get a correct behavior, the event selected as source of the counter reset must be also selected for setting (or resetting) the output. It must set the output if the output is set on period, else it must reset it. If it is not done, the output switching from its inactive period to its active period may be incorrect (may unexpectedly rise or may unexpectedly stay low).

The signal shape is defined using HRTIM_SETxyR and HRTIM_RSTxyR for both outputs. It is necessary to have HRTIM_SETx1R = HRTIM_SETx2R and HRTIM_RSTx1R = HRTIM_RSTx2R to have both outputs with identical waveforms and to achieve a balanced operation. Still, it is possible to have different programming on both outputs for other uses.

The CPPSAT status bit in HRTIM_TIMxISR indicates on which output the signal is currently active. CPPSTAT is reset when the push-pull mode is disabled.

In the example given on **Figure 196**, the timer internal waveform is defined as follows:

- Output set on period event
- Output reset on compare 1 match event
Figure 196. Push-pull mode example

Figure 197 shows how the deadtime is inserted in push-pull mode, for both positive and negative deadtimes. In this case, the outputs are not complemented any more, and the deadtime is applied on each output individually (both output 1 and output 2 of the crossbar are used).
Deadtime

A deadtime insertion unit allows to generate a couple of complementary signals from a single reference waveform, with programmable delays between active state transitions. This is commonly used for topologies using half-bridges or full bridges. It simplifies the software: only 1 waveform is programmed and controlled to drive two outputs.

The Dead time insertion is enabled by setting DTEN bit in HRTIM_OUTxR register. The complementary signals are built based on the reference waveform defined for output 1, using HRTIM_SETx1R and HRTIM_RSTx1R registers: HRTIM_SETx2R and HRTIM_RSTx2R registers are not significant when DTEN bit is set.

Two deadtimes can be defined in relationship with the rising edge and the falling edge of the reference waveform, as in Figure 198.
Negative deadtime values can be defined when some control overlap is required. This is done using the deadtime sign bits (SDTFx and SDTRx bits in HRTIM_DTxR register).

*Figure 199* shows complementary signal waveforms depending on respective signs.

The deadtime values are defined with DTFx[8:0] and DTRx[8:0] bitfields and based on a specific clock prescaled according to DTPRSC[2:0] bits, as follows:

\[ t_{\text{DTx}} = +/- \text{DTx}[8:0] \times t_{\text{DTG}} \]

where \( x \) is either R or F and \( t_{\text{DTG}} = (2^{\text{DTPRSC}[2:0]}) \times (t_{\text{HRTIM}} / 8) \).
Table 222 gives the resolution and maximum absolute values depending on the prescaler value.

Table 222. Deadtime resolution and max absolute values

<table>
<thead>
<tr>
<th>DTPRSC[2:0]</th>
<th>t_{DTG}</th>
<th>t_{DTx} max</th>
<th>( f_{HRTIM} = 170 ) MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>t_{DTG} (ns)</td>
</tr>
<tr>
<td>000</td>
<td>( t_{HRTIM} / 8 )</td>
<td></td>
<td>0.73</td>
</tr>
<tr>
<td>001</td>
<td>( t_{HRTIM} / 4 )</td>
<td></td>
<td>1.47</td>
</tr>
<tr>
<td>010</td>
<td>( t_{HRTIM} / 2 )</td>
<td></td>
<td>2.94</td>
</tr>
<tr>
<td>011</td>
<td>( t_{HRTIM} )</td>
<td></td>
<td>5.89</td>
</tr>
<tr>
<td>100</td>
<td>( 2 \times t_{HRTIM} )</td>
<td>511 \times t_{DTG}</td>
<td>11.76</td>
</tr>
<tr>
<td>101</td>
<td>( 4 \times t_{HRTIM} )</td>
<td></td>
<td>23.53</td>
</tr>
<tr>
<td>110</td>
<td>( 8 \times t_{HRTIM} )</td>
<td></td>
<td>47.06</td>
</tr>
<tr>
<td>111</td>
<td>( 16 \times t_{HRTIM} )</td>
<td></td>
<td>94.12</td>
</tr>
</tbody>
</table>

Figure 200 to Figure 203 present how the deadtime generator behaves for reference waveforms with pulsewidth below the deadtime values, for all deadtime configurations.

Figure 200. Complementary outputs for low pulsewidth (SDTRx = SDTFx = 0)

Figure 201. Complementary outputs for low pulsewidth (SDTRx = SDTFx = 1)
For safety purposes, it is possible to prevent any spurious write into the deadtime registers by locking the sign and/or the value of the deadtime using DTFLKx, DTRLKx, DTFSLKx and DTRSLKx. Once these bits are set, the related bits and bitfields are becoming read only until the next system reset.

Caution: DTEN bit must not be changed in the following cases:
- When the timer is enabled (TxEN bit set)
- When the timer outputs are set/reset by another timer (while TxEN is reset)
Otherwise, an unpredictable behavior would result. It is therefore necessary to disable the timer (TxCEN bit reset) and have the corresponding outputs disabled.

For the particular case where DTEN must be set while the burst mode is enabled with a deadtime upon entry (BME = 1, DIDL = 1, IDLEM = 1), it is necessary to force the two outputs in their IDLES state by software commands (SST, RST bits) before setting DTEN bit. This is to avoid any side effect resulting from a burst mode entry that would happen immediately before a deadtime enable.

27.3.5 Master timer

The main purpose of the master timer is to provide common signals to the 6 timing units, either for synchronization purpose or to set/reset outputs. It does not have direct control over any outputs, but still can be used indirectly by the set/reset crossbars.
Figure 204 provides an overview of the master timer.

The master timer is based on the very same architecture as the timing units, with the following differences:

- It does not have outputs associated with, nor output related control
- It does not have its own crossbar unit, nor push-pull or deadtime mode
- It can only be reset by the external synchronization circuitry
- It does not have a capture unit, nor the auto-delayed mode
- It does not include external event blanking and windowing circuitry
- It has a limited set of interrupt / DMA requests: compare 1..4, repetition, register update and external synchronization event.

The master timer control register includes all the timer enable bits, for the master and timer A..F timing units. This allows to have all timer synchronously started with a single write access.

It also handles the external synchronization for the whole HRTIM timer (see Section 27.3.19: Synchronizing the HRTIM with other timers or HRTIM instances), with both MCU internal and external (inputs/outputs) resources.

Master timer control registers are mapped with the same offset as the timing units’ registers.
27.3.6 Up-down counting mode

The HRTIM is natively designed with up-counters. It offers however an operating mode with up-down counters, also called center-aligned mode.

This mode is enabled using the UDM bit in the HRTIM_TIMxCR2 register. This bit must not be changed once the timer is operating (TxEN bit set). It is only available for the TIMA..F.

The master timer only works in up-counting mode.

Not all HRTIM features are supported in up-down counting. This section details the functional differences versus up-counting mode.

The period in HRTIM_PERxR must be preloaded (or static) in up-down mode. It can be updated only on period event or on counter reset.

The set/reset crossbar programming differs as follows:

The events coming from the timing units are setting/resetting the outputs depending on the counter up/down direction:

- If the event is enabled in the HRTIM_SETxyR register, it sets the output during up-counting and reset it during down-counting.
- If the event is enabled in the HRTIM_RSTxyR register, it resets the output during up-counting and set it during down-counting.
- If the events are enabled both in HRTIM_SETxyR and HRTIM_RSTxyR registers, the output toggles.

This applies to:
- The timing unit: period, compare 1..4, register update (6 events)
- The master timer: period, compare 1..4, HRTIM synchronization (6 events)
- All other timing units (e.g. timer B..F for timer A): TIMEVNT1..9 (9 events described in Table 219)

The Figure 205 below shows how to generate basic waveforms.

Figure 205. Basic symmetric waveform in up-down counting mode
The Figure 206 below shows how to generate some more complex waveforms, using the 4 available compare units and the toggle mode.

**Figure 206. Complex symmetric waveform in up-down counting mode**

![Complex symmetric waveform in up-down counting mode](image1)

The Figure 207 shows how to generate an asymmetric waveform. In this case, it must be noticed that it is necessary to have compare 2 value greater than compare 1 value for the waveform to be asymmetric.

**Figure 207. Asymmetric waveform in up-down counting mode**

![Asymmetric waveform in up-down counting mode](image2)

*Note:* For asymmetric operation, it is required that CMP2 > CMP1.
The behavior of the software forcing bits and external events EXTEVNT1..10 is identical for up-only and up-down counting mode. The Figure 208 below shows how a pulse can be shorten in response to external events.

Figure 208. External event management in up-down counting mode

The up-down counting mode is available for both continuous and single-shot (retriggerable and non-retriggerable) operating modes. A reset causes the counter to re-start from 0. The Figure 209 below shows the counter behavior in single-shot retriggerable mode, for TimB.
Note: In up-down counting mode, the compare values must be 3 periods of the \(f_{\text{HRTIM}}\) clock below the period value (\(\text{TIMx\_PER} - 0xC0 \text{ if } \text{CKPSC}[2:0] = 0 \), \(\text{TIMx\_PER} - 0x60 \text{ if } \text{CKPSC}[2:0] = 1 \), \(\text{TIMx\_PER} - 0x30 \text{ if } \text{CKPSC}[2:0] = 2 \),...). This applies for the compare events generated inside the timing unit. For compare events generated in other timing units, it is mandatory to avoid any event occurring within less than 1 period of the \(f_{\text{HRTIM}}\) clock of a counter direction change (counter at 0, period event or counter reset).

The following features are supported in up-down counting mode:
- Half mode
- Deadtime insertion
- Push-pull mode, alternance push-pull done on when counter = 0 (see Figure 211).
- Delayed Idle
- Burst mode
- PWM mode with “greater than” comparison (see Figure 212).
Figure 212. Up-down mode with “greater than” comparison

Caution: The following features are not supported in up-down counting mode:
- Auto-delayed mode
- Balanced Idle
- Triggered-half mode

The capture function is supported with the following differences:
- the capture value is referred to counting start, when up-counting
- the capture value is referred to the PER event when down counting
- the bit 16 of the capture register holds the counting direction status

The counter roll-over event is defined differently in up-down counting mode to support various operating condition. It can be either generated:
- when the counter is equal to 0 (“valley” mode)
- when the counter reaches the period value set in the HRTIM_PERxR (“crest” mode)
- when both conditions are met (either 0 or HRTIM_PERxR value)

This event is used for multiple purposes in the HRTIM. The generation mode (valley, crest or both) can be programmed individually depending on the destination. Table 223 summarizes the use cases and associated roll-over mode (xxROM[1:0]) programming bits in the HRTIM_TIMxCR2 register.

<table>
<thead>
<tr>
<th>Roll-over event use</th>
<th>Programming bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output set/reset</td>
<td>OUTROM[1:0]</td>
</tr>
<tr>
<td>Register content update trigger (transfer from preload to active)</td>
<td>ROM[1:0]</td>
</tr>
<tr>
<td>IRQ and/or DMA request trigger</td>
<td>ROM[1:0]</td>
</tr>
<tr>
<td>Burst mode clock source and/or burst start trigger</td>
<td>BMROM[1:0]</td>
</tr>
<tr>
<td>ADC trigger (see Section: ADC post-scaler for details)</td>
<td>ADROM[1:0]</td>
</tr>
<tr>
<td>External event filtering</td>
<td>ROM[1:0]</td>
</tr>
<tr>
<td>Repetition counter decrement</td>
<td>ROM[1:0]</td>
</tr>
<tr>
<td>Fault and event counter</td>
<td>FEROM[1:0]</td>
</tr>
</tbody>
</table>
Note: For events where both reset and roll-over are considered (IRQ/DMA and TxRSTU), the ROM[1:0] only influences the roll-over generation. The reset event is always taken into account whatever the ROM[1:0] value.

The roll-over event generation is defined as per following xxROM[1:0] bitfield setting:
- xxROM[1:0] = 00: event generated when both conditions are met (either 0 or HRTIM_PERxR value)
- xxROM[1:0] = 01: event generated when the counter is equal to 0 ("valley" mode) or when the counter is reset
- xxROM[1:0] = 10: event generated when the counter reaches the period value set in the HRTIM_PERxR ("crest" mode)

*Figure 213* here-below shows a push-pull up-down mode with set on period event and OUTROM[1:0] =10.

*Figure 213. Up-down mode with output set on period event, for OUTROM[1:0]=10*
Figure 214 below shows how the repetition counter is decremented in up-down counting mode.

The dual channel DAC triggers are working as for the up-counting mode.

The event blanking and windowing differs so as to have the blanking or windowing done within the output pulse, at a programmable time. The ExFLTR[3:0] codes are depending on the UDM bit setting, as per the Table 224 below. Whenever the roll-over event is used for blanking or windowing, the ROM[1:0] programming applies for defining when it is generated.

Table 224. ExFLTR[3:0] codes depending on UDM bit setting

<table>
<thead>
<tr>
<th>EE1FLTR[3:0]</th>
<th>Up-counting mode (UDM = 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Blanking from counter reset/roll-over to compare 2</td>
</tr>
<tr>
<td>0010</td>
<td>Blanking from compare 1 to compare 2, only during the up-counting phase</td>
</tr>
<tr>
<td>0100</td>
<td>Blanking from compare 3 to compare 4, only during the up-counting phase</td>
</tr>
<tr>
<td>1101</td>
<td>Windowing from counter reset/roll-over to compare 3, only during the up-counting phase</td>
</tr>
<tr>
<td>1110</td>
<td>Windowing from another timing unit: TIMWIN source (see Table 228 for details)</td>
</tr>
<tr>
<td>1111</td>
<td>Windowing from compare 2 during the up-counting phase to compare 3 during the down-counting phase</td>
</tr>
</tbody>
</table>

Figure 214. Repetition counter behavior in up-down counting mode
27.3.7 Set / reset events priorities and narrow pulses management

This section describes how the output waveform is generated when several set and/or reset requests are occurring within 3 consecutive $t_{HRTIM}$ periods.

Case 1: clock prescaler CKPSC[2:0] < 5

An arbitration is performed during each $t_{HRTIM}$ period, in 3 steps:

1. For each active event, the desired output transition is determined (set, reset or toggle).
2. A predefined arbitration is performed among the active events (from highest to lowest priority CMP4 → CMP3 → CMP2 → CMP1 → PER, see Section : Concurrent set requests/ Concurrent reset requests).
3. A high-resolution delay-based arbitration is performed with reset having the highest priority, among the low-resolution events and events having won the predefined arbitration.

When set and reset requests from two different sources are simultaneous, the reset action has the highest priority. If the interval between set and reset requests is below 2 $f_{HRTIM}$ period, the behavior depends on the time interval and on the alignment with the $f_{HRTIM}$ clock, as shown on Figure 215.

Note: If the set and reset requests are simultaneous and coming from the same timing unit, the CMPx priority applies, as shown in step 2 here-above. For instance, taking CMP2 = CMP4:
- If CMP2 does a set and CMP4 a reset, the output is reset.
- If CMP2 does a reset and CMP4 a set, the output is set.
If the set and reset events are generated within the same $t_{HRTIM}$ period, the reset event has the highest priority and the set event is ignored.

If the set and reset events are generated with an interval below $t_{HRTIM}$ period, across 2 periods, a pulse of 1 $t_{HRTIM}$ period is generated.

If the set and reset events are generated with an interval below 2 $t_{HRTIM}$ periods, a pulse of 2 $t_{HRTIM}$ periods is generated.

If the set and reset events are generated with an interval between 2 and 3 $t_{HRTIM}$ periods, the high-resolution is available if the interval is over 2 complete $t_{HRTIM}$ periods.
If the set and reset events are generated with an interval above 3 \( t_{\text{HRTIM}} \) periods, the high-resolution is always available.

**Concurrent set requests/ Concurrent reset requests**

When multiple sources are selected for a set event, an arbitration is performed when the set requests occur within the same \( f_{\text{HRTIM}} \) clock period.

In case of multiple requests from adjacent timers (TIMEVNT1..9), the request which occurs first is taken into account. The arbitration is done in 2 steps, depending on:

1. the source (CMP4 \( \rightarrow \) CMP3 \( \rightarrow \) CMP2 \( \rightarrow \) CMP1),
2. the delay.

If multiple requests from the master timer occur within the same \( f_{\text{HRTIM}} \) clock period, a predefined arbitration is applied and a single request is taken into account, whatever the effective high-resolution setting (from the highest to the lowest priority):

\[ \text{MSTCMP4} \rightarrow \text{MSTCMP3} \rightarrow \text{MSTCMP2} \rightarrow \text{MSTCMP1} \rightarrow \text{MSTCMPER} \]

**Note:** It is advised to avoid generating multiple set (reset) requests from the master timer to a given timer with an interval below 3x \( t_{\text{HRTIM}} \) to maintain the high-resolution.

When multiple requests internal to the timer occur within the same \( f_{\text{HRTIM}} \) clock period, a predefined arbitration is applied and the requests are taken with the following priority, whatever the effective timing (from highest to lowest):

\[ \text{CMP4} \rightarrow \text{CMP3} \rightarrow \text{CMP2} \rightarrow \text{CMP1} \rightarrow \text{PER} \]

**Note:** Practically, this is of a primary importance when multiple compare events can be simultaneously generated or when using auto-delayed compare 2 and compare 4 simultaneously (i.e. when the effective set/reset cannot be determined a priori because it is related to an external event). In this case, the highest priority signal must be affected to the CMP4 event.

Last, the highest priority is given to low-resolution events: EXTEVNT1..10, RESYNC (coming from SYNC event if SYNRSTx or SYNSRTx is set or from a software reset), update and software set (SST). The update event is considered as having the largest delay (0x1F if PSC = 0).

As a summary, in case of a close vicinity (events occurring within the same \( f_{\text{HRTIM}} \) clock period), the effective set (reset) event is arbitrated between:

- Any TIMEVNT1..9 event
- A single source from the master (as per the fixed arbitration given above)
- A single source from the timer
- The “low-resolution events”.

The same arbitration principle applies for concurrent reset requests. In this case, the reset request has the highest priority.

**Case 2: clock prescaler CKPSC[2:0] \( \geq 5 \)**

The narrow pulse management is simplified when the high-resolution is not effective.

A set or reset event occurring within the prescaler clock cycle is delayed to the next active edge of the prescaled clock (as for a counter reset), even if the arbitration is still performed every \( t_{\text{HRTIM}} \) cycle.
If a reset event is followed by a set event within the same prescaler clock cycle, the latest event is considered.

27.3.8 External events global conditioning

The HRTIM timer can handle events not generated within the timer, referred to as “external event”. These external events come from multiple sources, either on-chip or off-chip:

- built-in comparators,
- digital input pins (typically connected to off-chip comparators and zero-crossing detectors),
- on-chip events for other peripheral (ADC’s analog watchdogs and general purpose timer trigger outputs).

The external events conditioning circuitry allows to select the signal source for a given channel (with a 4:1 multiplexer) and to convert it into an information that can be processed by the crossbar unit (for instance, to have an output reset triggered by a falling edge detection on an external event channel).

Up to 10 external event channels can be conditioned and are available simultaneously for any of the 6 timers. This conditioning is common to all timers, since this is usually dictated by external components (such as a zero-crossing detector) and environmental conditions (typically the filter set-up is related to the applications noise level and signature). Figure 216 presents an overview of the conditioning logic for a single channel.
The 10 external events are initialized using the HRTIM_EECR1 and HRTIM_EECR2 registers:

- to select up to 4 sources with the EExSRC[1:0] bits,
- to select the sensitivity with EExSNS[1:0] bits, to be either level-sensitive or edge-sensitive (rising, falling or both),
- to select the polarity, in case of a level sensitivity, with EExPOL bit,
- to have a low latency mode, with EExFAST bits (see Section: Latency to external events), for external events 1 to 5.

Note: The external events used as triggers for reset, capture, burst mode, ADC triggers and delayed protection are edge-sensitive even if EESNS bit is reset (level-sensitive selection): if POL = 0 the trigger is active on external event rising edge, while if POL = 1 the trigger is active on external event falling edge.

The external events are discarded as long as the counters are disabled (TxCEN bit reset) to prevent any output state change and counter reset, except if they are used as ADC triggers.

Additionally, it is possible to enable digital noise filters, for external events 6 to 10, using EExF[3:0] bits in the HRTIM_EECR3 register.

A digital filter is made of a counter in which a number N of valid samples is needed to validate a transition on the output. If the input value changes before the counter has reached the value N, the counter is reset and the transition is discarded (considered as a spurious event). If the counter reaches N, the transition is considered as valid and
transmitted as a correct external event. Consequently, the digital filter adds a latency to the
events being filtered, depending on the sampling clock and on the filter length
(number of valid samples expected).

The sampling clock is either the $f_{\text{HRTIM}}$ clock or a specific prescaled clock $f_{\text{EEVS}}$ derived
from $f_{\text{HRTIM}}$, defined with EEVSD[1:0] bits in HRTIM_EECR3 register.

Table 225 summarizes the available features associated with each of the 10 external events
channels. The features and sources are summarized in Table 209.

Table 225. External events features

<table>
<thead>
<tr>
<th>External event channel</th>
<th>Fast mode</th>
<th>Digital filter</th>
<th>Balanced fault timer A,B,C</th>
<th>Balanced fault timer D,E,F</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_eev1[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_eev2[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_eev3[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_eev4[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_eev5[4:1]</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_eev6[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_eev7[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>hrtim_eev8[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_eev9[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>hrtim_eev10[4:1]</td>
<td>-</td>
<td>Yes</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Latency to external events

The external event conditioning gives the possibility to adjust the external event processing
time (and associated latency) depending on performance expectations:

- A regular operating mode, in which the external event is resampled with the clock
  before acting on the output crossbar. This adds some latency but gives access to all
crossbar functionalities. It enables the generation of an externally triggered high-
resolution pulse.
- A fast operating mode, in which the latency between the external event and the action
  on the output is minimized. This mode is convenient for ultra-fast over-current
  protections, for instance.

EExFAST bits in the HRTIM_EECR1 register allow to define the operating for channels 1 to 5. This influences the latency and the jitter present on the output pulses, as summarized in the table below.
The EExFAST mode is only available with level-sensitive programming (EExSNS[1:0] = 00); the edge-sensitivity cannot be programmed.

It is possible to apply event filtering to external events (both blanking and windowing with EExFLTR[3:0] != 0000, see Section 27.3.9). In this case, EExLTCHx bit must be reset: the postponed mode is not supported, neither the windowing timeout feature.

**Note:** The external event configuration (source and polarity) must not be modified once the related EExFAST bit is set.

A fast external event cannot be used to toggle an output: if must be enabled either in HRTIM_SETxyR or HRTIM_RSTxyR registers, not in both.

When a set and a reset event - from 2 independent fast external events - occur simultaneously, the reset has the highest priority in the crossbar and the output becomes inactive.

When EExFAST bit is set, the output cannot be changed during the 11 f_HRTIM clock periods following the external event.

*Figure 217* and *Figure 218* give practical examples of the reaction time to external events, for output set/reset and counter reset.
27.3.9 External event filtering in timing units

Once conditioned, the 10 external events are available for all timing units. They can be used directly and are active as soon as the timing unit counter is enabled (TxCEN bit set).

They can also be filtered to have an action limited in time, usually related to the counting period. Two operations can be performed:

- blanking, to mask external events during a defined time period,
- windowing, to enable external events only during a defined time period.
These modes are enabled using HRTIM_EExFLTR[3:0] bits in the HRTIM_EEFxR1 and HRTIM_EEFxR2 registers. Each of the 6 timer A..F timing units has its own programmable filter settings for the 10 external events.

**Blanking mode**

In event blanking mode (see *Figure 219*), the external event is ignored if it happens during a given blanking period. This is convenient, for instance, to avoid a current limit to trip on switching noise at the beginning of a PWM period. This mode is active for EExFLTR[3:0] bitfield values ranging from 0001 to 1100.

*Figure 219. Event blanking mode*

In event postpone mode, the external event is not taken into account immediately but is memorized (latched) and generated as soon as the blanking period is completed, as shown on *Figure 220*. This mode is enabled by setting EExLTCH bit in HRTIM_EEFxR1 and HRTIM_EEFxR2 registers.

*Figure 220. Event postpone mode*

The blanking signal comes from several sources:

- the timer itself: the blanking lasts from the counter reset to the compare match (EExFLTR[3:0] = 0001 to 0100 for compare 1 to compare 4). In up/down mode (UDM bit set to 1), the counter reset event is defined as per the ROM[1:0] bit setting.
- from other timing units (EExFLTR[3:0] = 0101 to 1100): the blanking lasts from the selected timing unit counter reset to one of its compare match, or can be fully programmed as a waveform on Tx2 output. In this case, events are masked as long as the Tx2 signal is inactive (it is not necessary to have the output enabled, the signal is taken prior to the output stage).

The EExFLTR[3:0] configurations from 0101 to 1100 are referred to as TIMFLTR1 to TIMFLTR8 in the bit description, and differ from one timing unit to the other. *Table 227* gives the 8 available options per timer: CMPx refers to blanking from counter reset to compare match, Tx2 refers to the timing unit TIMx output 2 waveform defined with HRTIM_SETx2 and HRTIM_RSTx2 registers. For instance, timer B (TIMFLTR6) is timer C output 2 waveform.
**Table 227. Filtering signals mapping per timer**

<table>
<thead>
<tr>
<th>Source</th>
<th>Timer A</th>
<th>Timer B</th>
<th>Timer C</th>
<th>Timer D</th>
<th>Timer E</th>
<th>Timer F</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
<td>CMP1</td>
<td>CMP2</td>
<td>CMP4</td>
</tr>
<tr>
<td>Timer A</td>
<td>-</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>Timer B</td>
<td>1</td>
<td>-</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>Timer C</td>
<td>- 1</td>
<td>2 - 3</td>
<td>4 5 7</td>
<td>- 8 6</td>
<td>- 4</td>
<td></td>
</tr>
<tr>
<td>Timer D</td>
<td>1 - 2</td>
<td>3</td>
<td>4 5 6</td>
<td>7 8 4</td>
<td>8 5 1</td>
<td></td>
</tr>
<tr>
<td>Timer E</td>
<td>- 1 - 2</td>
<td>3 - 4</td>
<td>5 6 7</td>
<td>8 4 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timer F</td>
<td>- - 1</td>
<td>2 - 3</td>
<td>- 4 5</td>
<td>6 - 7</td>
<td>8 - 5</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 221 and Figure 222** give an example of external event blanking for all edge and level sensitivities, in regular and postponed modes.

**Figure 221. External trigger blanking with edge-sensitive trigger**

Counter

Compare 1

Blanking window

External event

EExLTCH = 0

EExLTCH = 1

EExSNS[1:0] = 01  EExSNS[1:0] = 10  EExSNS[1:0] = 11

Internal event generated after blanking
Windowing mode

In event windowing mode, the event is taken into account only if it occurs within a given time window, otherwise it is ignored. This mode is active for EExFLTR[3:0] ranging from 1101 to 1111.

EExLTCH bit in EEFxR1 and EEFxR2 registers allows to latch the signal, if set to 1: in this case, an event is accepted if it occurs during the window but is delayed at the end of it.

- If EExLTCH bit is reset and the signal occurs during the window, it is passed through directly.
- If EExLTCH bit is reset and no signal occurs, a timeout event is generated at the end of the window.

A use case of the windowing mode is to filter synchronization signals. The timeout generation allows to force a default synchronization event, when the expected synchronization event is lacking (for instance during a converter start-up).
There are 3 sources for each external event windowing, coded as follows:

- 1101 and 1110: the windowing lasts from the counter reset to the compare match (respectively compare 2 and compare 3). In up/down mode (UDM bit set to 1), the counter reset event is defined as per the ROM[1:0] bit setting.
- 1111: the windowing is related to another timing unit and lasts from its counter reset to its compare 2 match. The source is described as TIMWIN in the bit description and is given in Table 228. As an example, the external events in timer B can be filtered by a window starting from timer A counter reset to timer A compare 2.

Table 228. Windowing signals mapping per timer (EEFLTR[3:0] = 1111)

<table>
<thead>
<tr>
<th>Destination</th>
<th>Timer A</th>
<th>Timer B</th>
<th>Timer C</th>
<th>Timer D</th>
<th>Timer E</th>
<th>Timer F</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIMWIN (source)</td>
<td>Timer B CMP2</td>
<td>Timer A CMP2</td>
<td>Timer D CMP2</td>
<td>Timer C CMP2</td>
<td>Timer F CMP2</td>
<td>Timer E CMP2</td>
</tr>
</tbody>
</table>

Note: The timeout event generation is not supported if the external event is programmed in fast mode.

Figure 224 and Figure 225 present how the events are generated for the various edge and level sensitivities, as well as depending on EExLTCH bit setting. Timeout events are specifically mentioned for clarity reasons.
External event counter

Each timing unit also features an external event counter following the filtering unit, typically for valley skipping implementation.

The circuitry allows to filter any of the 10 external events filtered, as shown on Figure 226.

The counter is enabled using the EEVACE bit in the HRTIM_EEFxR3 register. This mode is only valid for edge-sensitive external events (EEASNS[1:0] bit = 01, 10 or 11).

The external event is propagated to the timer only if the number of active edges is greater or equal to the value programmed in (EEVACNT[5:0]+1).
Two operating modes are available:

- when the EEVARSTM bit is reset, the external event counter is reset on each reset/rollover event: the external event is active only if it appears several times within a given PWM period.
- when the EEVARSTM/ bit is set, the external event counter is reset only if the event did not occur during the last PWM period. This a cumulative mode, where the event must occur at least once during multiple PWM period, as shown on Figure 227 below.

The external event counter must be enabled after having programmed the counter value (the EEVACE bit must be set after having written the EEVACNT[5:0] bits).

Once the counter is enabled, the EEVACNT[5:0] bits can then be changed on-the-fly at any time. The new value is taken into account on the following reset/rollover event as per the EEVARSTM bit programming, or after a software reset (EEVACRES bit set).

The EEVASEL[3:0] bits must not be modified once the EEVACE bit is set.

**Figure 227. External event counter cumulative mode (EEVxRSTM = 1, EEVxCNT = 2)**

---

### 27.3.10 Delayed protection

The HRTIM features specific protection schemes, typically for resonant converters when it is necessary to shut down the PWM outputs in a delayed manner, either once the active pulse is completed or once a push-pull period is completed. These features are enabled with DLYPRTEN bit in the HRTIM_OUTxR register, and are using specific external event channels.

**Delayed idle**

In this mode, the active pulse is completed before the protection is activated. The selected external event causes the output to enter in idle mode at the end of the active pulse (defined by an output reset event in HRTIM_RSTx1R or HRTIM_RSTx2R).

Once the protection is triggered, the idle mode is permanently maintained but the counter continues to run, until the output is re-enabled. Tx1OEN and Tx2OEN bits are not affected.
by the delayed idle entry. To exit from delayed idle and resume operation, it is necessary to overwrite Tx1OEN and Tx2OEN bits to 1. The output state changes on the first transition to an active state following the output enable command.

Note: The delayed idle mode cannot be exited immediately after having been entered, before the active pulse is completed: it is mandatory to make sure that the outputs are in idle state before resuming the run mode. This can be done by waiting up to the next period, for instance, or by polling the O1CPY and/or O2CPY status bits in the TIMxISR register.

The delayed idle mode can be applied to a single output (DLYPRT[2:0] = x00 or x01) or to both outputs (DLYPRT[2:0] = x10).

An interrupt or a DMA request can be generated in response to a Delayed Idle mode entry. The DLYPRT flag in HRTIM_TIMxISR is set as soon as the external event arrives, independently from the end of the active pulse on output.

When the Delayed Idle mode is triggered, the output states can be determined using O1STAT and O2STAT in HRTIM_TIMxISR. Both status bits are updated even if the delayed idle is applied to a single output. When the push-pull mode is enabled, the IPPSTAT flag in HRTIM_TIMxISR indicates during which period the delayed protection request occurred.

This mode is available whatever the timer operating mode (regular, push-pull, deadtime). It is available with 2 external events only:
- hrtim_eev6 and hrtim_eev7 for timer A, B and C
- hrtim_eev8 and hrtim_eev9 for timer D, E and F

The delayed protection mode can be triggered only when the counter is enabled (TxCEN bit set). It remains active even if the TxEN bit is reset, until the TxyOEN bits are set.
The delayed idle mode has a higher priority than the burst mode: any burst mode exit request is discarded once the delayed idle protection has been triggered. On the contrary, if the delayed protection is exited while the burst mode is active, the burst mode is resumed normally and the output is maintained in the idle state until the burst mode exits. Figure 229 gives an overview of these different scenarios.
The same priorities are applied when the delayed burst mode entry is enabled (DIDL bit set), as shown on Figure 230 below.
Balanced idle

Only available in push-pull mode, the balanced idle allows to have a balanced pulsewidth on the two outputs when one of the active pulse is shortened due to a protection. The pulsewidth, terminated earlier than programmed, is copied on the alternate output, then the two outputs are put in idle state, until the normal operation is resumed by software. This mode is enabled by writing x11 in DLYPRT[2:0] bitfield in HRTIM_OUTxR.

This mode is available with only 2 external events:
- hrtim_eev6 and hrtim_eev7 for timer A, B and C
- hrtim_eev8 and hrtim_eev9 for timer D, E and F
When the balanced Idle mode is enabled, the selected external event triggers a capture of the counter value into the compare 4 active register (this value is not user-accessible). The push-pull is maintained for one additional period so that the shorten pulse can be repeated: a new output reset event is generated while the regular output set event is maintained.

The Idle mode is then entered and the output takes the level defined by IDLESx bits in the HRTIM_OUTxR register. The balanced idle mode entry is indicated by the DLYPRT flag.
while the IPPSTAT flag indicates during which period the external event occurred, to
determine the sequence of shorten pulses (A1 then A2 or vice versa).

The timer operation is not interrupted (the counter continues to run).

To enable the balanced idle mode, it is necessary to have the following initialization:
- timer operating in continuous mode (CONT = 1)
- Push-pull mode enabled
- HRTIM_CMP4xR must be set to 0 and the content transferred into the active
  register (for instance by forcing a software update)
- DELCMP4[1:0] bit field must be set to 00 (auto-delayed mode disabled)
- DLYPRT[2:0] = x11 (delayed protection enable)

Note: The HRTIM_CMP4xR register must not be written during a balanced idle operation. The
CMP4 event is reserved and cannot be used for another purpose.

In balanced idle mode, it is recommended to avoid multiple external events or software-based
reset events causing an output reset. If such an event arrives before a balanced idle
request within the same period, it causes the output pulses to be unbalanced (1st pulse
length defined by the external event or software reset, while the 2nd pulse is defined by the
balanced idle mode entry).

The minimum pulsewidth that can be handled in balanced idle mode is 4 fHRTIM clock
periods (0x80 if CKPSC[2:0] = 0, 0x40 if CKPSC[2:0] = 1, 0x20 if CKPSC[2:0] = 2,...).

If the capture occurs before the counter has reached this minimum value, the current pulse
is extended up to 4 fHRTIM clock periods before being copied into the secondary output. In
any case, the pulsewidths are always balanced.

Tx1OEN and Tx2OEN bits are not affected by the balanced idle entry. To exit from balanced
idle and resume the operation, it is necessary to overwrite Tx1OEN and Tx2OEN bits to 1
simultaneously. The output state changes on the first active transition following the output
enable.

It is possible to resume operation similarly to the delayed idle entry. For instance, if the
external event arrives while output 1 is active (delayed idle effective after output 2 pulse),
the re-start sequence can be initiated for output 1 first. To do so, it is necessary to poll
CPPSTAT bit in the HRTIM_TIMxISR register. Using the above example (IPPSTAT flag
equal to 0), the operation is resumed when CPPSTAT bit is 0.

In order to have a specific re-start sequence, it is possible to poll the CPPSTAT to know
which output is active first. This allows, for instance, to re-start with the same sequence as
the idle entry sequence: if the external event arrives during output 1 active, the re-start
sequence is initiated when the output 1 is active (CPPSTAT = 0).

Note: The balanced idle mode must not be disabled while a pulse balancing sequence is on-going. It is necessary to wait until the CMP4 flag is set, thus indicating that the sequence is completed, to reset the DLYPRTEN bit.

The balanced idle protection mode can be triggered only when the counter is enabled
(TxCEN bit set). It remains active even if the TxCEN bit is reset, until TxyOEN bits are set.

Balanced idle can be used together with the burst mode under the following conditions:
- TxBM bit must be reset (counter clock maintained during the burst, see
  Section 27.3.15),
- No balanced idle protection must be triggered while the outputs are in a burst idle state.
The balanced idle mode has a higher priority than the burst mode: any burst mode exit request is discarded once the balanced idle protection has been triggered. On the contrary, if the delayed protection is exited while the burst mode is active, the burst mode is resumed normally.

Note: Although the output state is frozen in idle mode, a number of events are still generated on the auxiliary outputs (see Section 27.3.18) during the idle period following the delayed protection:
- Output set/reset interrupt or DMA requests
- External event filtering based on output signal
- Capture events triggered by set/reset

Balanced idle automatic resuming

The balanced Idle mode can be configured to have an automatic resuming of operation after a trigger.

Once the shorten pulse has been copied to the alternate output, the pulse width is reset to its original value and the timer resumes operation: the two outputs keep on being in RUN mode.

This is enabled by setting the BIAR bit in the HRTIM_OUTxR register.

This mode must be used only when the period in HRTIM_PERxR is greater than 6 periods of the \( f_{\text{HRTIM}} \) clock (0xC0 if CKPSC[2:0] = 0, 0x60 if CKPSC[2:0] = 1, 0x30 if CKPSC[2:0] = 2, ...).

Note: This bit is only significant if DLYPRT[2 :0] = 011 or 111, it is ignored otherwise.

Note: In balanced idle automatic resuming mode, it is mandatory to set the IDLES state to inactive.

27.3.11 Register preload and update management

Most of HRTIM registers are buffered and can be preloaded if needed. Typically, this allows to prevent the waveforms from being altered by a register update not synchronized with the active events (set/reset).

When the preload mode is enabled, accessed registers are shadow registers. Their content is transferred into the active register after an update request, either software or synchronized with an event.

By default, PREEN bits in HRTIM_MCR and HRTIM_TIMxCR registers are reset and the registers are not preloaded: any write directly updates the active registers. If PREEN bit is reset while the timer is running and preload was enabled, the content of the preload registers is directly transferred into the active registers.

Each timing unit and the master timer have their own PREEN bit. If PRREN is set, the preload registers are enabled and transferred to the active register only upon an update event.

There are two options to initialize the timer when the preload feature is needed:
- Enable PREEN bit at the very end of the timer initialization to have the preload registers transferred into the active registers before the timer is enabled (by setting MCEN and TxCEN bits).
- enable PREEN bit at any time during the initialization and force a software update immediately before starting.
Table 229 lists the registers which can be preloaded, together with a summary of available update events.

### Table 229. HRTIM preloadable control registers and associated update sources

<table>
<thead>
<tr>
<th>Timer</th>
<th>Preloadable registers</th>
<th>Preload enable</th>
<th>Update sources</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master timer</td>
<td>HRTIM_DIER, HRTIM_MPER, HRTIM_MREP, HRTIM_MCMP1R, HRTIM_MCMP2R, HRTIM_MCMP3R, HRTIM_MCMP4R</td>
<td>PREEN bit in HRTIM_MCR</td>
<td>Software, Repetition event, Burst DMA event, Repetition event following a burst DMA event</td>
</tr>
<tr>
<td>Timer x x = A..F</td>
<td>HRTIM_TIMx_DIER, HRTIM_TIMx_MPER, HRTIM_TIMx_REP, HRTIM_TIMx_CMP1R, HRTIM_TIMx_CMP1CR, HRTIM_TIMx_CMP2R, HRTIM_TIMx_CMP3R, HRTIM_TIMx_CMP4R, HRTIM_DTxR, HRTIM_SETx1R, HRTIM_RSTx1R, HRTIM_SETx2R, HRTIM_RSTx2R, HRTIM_RSTxR</td>
<td>PREEN bit in HRTIM_TIMxCR</td>
<td>Software, TIMx repetition event, TIMx reset event, Burst DMA event, Update event from other timers (TIMy, master), Update event following a burst DMA event, Update enable inputs hrtim_upd_en[3:1], Update event following an update enable input following an update event on hrtim_upd_en[3:1] inputs</td>
</tr>
<tr>
<td>HRTIM Common</td>
<td>HRTIM_ADC1R, HRTIM_ADC2R, HRTIM_ADC3R, HRTIM_ADC4R</td>
<td></td>
<td>TIMx or master timer Update, depending on ADxUSRC[2:0] bits in HRTIM_CR1, if PREEN = 1 in the selected timer</td>
</tr>
</tbody>
</table>

The master timer has 4 update options:

1. Software: writing 1 into MSWU bit in HRTIM_CR2 forces an immediate update of the registers. In this case, any pending hardware update request is cancelled.
2. Update done when the master counter rolls over and the master repetition counter is equal to 0. This is enabled when MREPU bit is set in HRTIM_MCR.
3. Update done once burst DMA is completed (see Section 27.3.23 for details). This is enabled when BRSTDMA[1:0] = 01 in HRTIM_MCR. It is possible to have both MREPU=1 and BRSTDMA=01.
   Note: The update can take place immediately after the end of the burst sequence if SWU bit is set (i.e. forced update mode). If SWU bit is reset, the update is done on the next update event following the end of the burst sequence.
4. Update done when the master counter rolls over following a burst DMA completion. This is enabled when BRSTDMA[1:0] = 10 in HRTIM_MCR.

An interrupt or a DMA request can be generated by the master update event.
Each timer (TIMA..F) can also have the update done as follows:

- By software: writing 1 into TxSWU bit in HRTIM_CR2 forces an immediate update of the registers. In this case, any pending hardware update request is canceled.
- Update done when the counter rolls over and the repetition counter is equal to 0. This is enabled when TxREPU bit is set in HRTIM_TIMxCR.
- Update done when the counter is reset or rolls over in continuous mode. This is enabled when TxRSTU bit is set in HRTIM_TIMxCR. This is used for a timer operating in single-shot mode, for instance.
- Update done once a burst DMA is completed. This is enabled when UPDGAT[3:0] = 0001 in HRTIM_TIMxCR.
- Update done on the update event following a burst DMA completion (the event can be enabled with TxRSTU, TxREPU, MSTU or TxU). This is enabled when UPDGAT[3:0] = 0010 in HRTIM_TIMxCR.
- Update done when receiving a request on hrtim_upd_en[3:1]. This is enabled when UPDGAT[3:0] = 0011, 0100, 0101 in HRTIM_TIMxCR.
- Update done on the update event following a request on hrtim_upd_en[3:1] (the event can be enabled with TxRSTU, TxREPU, MSTU or TxU). This is enabled when UPDGAT[3:0] = 0110, 0111, 1000 in HRTIM_TIMxCR.
- Update done synchronously with any other timer or master update (for instance TIMA can be updated simultaneously with TIMB). This is used for converters requiring several timers, and is enabled by setting bits MSTU and TxU in HRTIM_TIMxCR register.

The update enable inputs hrtim_upd_en[3:1] allow to have an update event synchronized with on-chip events coming from the general-purpose timers. These inputs are rising-edge sensitive.

Table 210 lists the connections between update enable inputs and the on-chip sources. This allows to synchronize low frequency update requests with high-frequency signals (for instance an update on the counter roll-over of a 100 kHz PWM that has to be done at a 100 Hz rate).

Note: The update events are synchronized to the prescaler clock when CKPSC[2:0] > 5.

The update coming from adjacent timers (when MSTU, TAU, TBU, TCU, TDU, TEU, TFU bit is set) or from a software update (TxSWU bit) can either be taken into account immediately or re-synchronized with the timers reset/roll-over event. This is done with the RSYNCU bit in the HRTIM_TIMxCR register, as shown on Figure 232 below):

- RSYNCU = 0: The update coming from adjacent timers is taken into account immediately
- RSYNCU = 1: The update coming from adjacent timers is taken into account on the following reset/roll-over event.

The RSYNCU bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise.

An interrupt or a DMA request can be generated by the Timx update event.
MUDIS and TxUDIS bits in the HRTIM_CR1 register allow to temporarily disable the transfer from preload to active registers, whatever the selected update event. This allows to modify several registers in multiple timers. The regular update event takes place once these bits are reset.

MUDIS and TxUDIS bits are all grouped in the same register. This allows the update of multiple timers (not necessarily synchronized) to be disabled and resumed simultaneously.

The following example is a practical use case. A first power converter is controlled with the master, TIMB and TIMC. TIMB and TIMC must be updated simultaneously with the master timer repetition event. A second converter works in parallel with TIMA, TIMD and TIME, and TIMD, TIME must be updated with TIMA repetition event.

First converter

In HRTIM_MCR, MREPU bit is set: the update occurs at the end of the master timer counter repetition period. In HRTIM_TIMBCR and HRTIM_TIMCCR, MSTU bits are set to have TIMB and TIMC timers updated simultaneously with the master timer.

When the power converter set-point has to be adjusted by software, MUDIS, TBUDIS and TCUDIS bits of the HRTIM_CR register must be set prior to write accessing registers to update the values (for instance the compare values). From this time on, any hardware update request is ignored and the preload registers can be accessed without any risk to have them transferred into the active registers. Once the software processing is over, MUDIS, TBUDIS and TCUDIS bits must be reset. The transfer from preload to active registers is done as soon as the master repetition event occurs.

Second converter

In HRTIM_TIMACR, TAREPU bit is set: the update occurs at the end of the timer A counter repetition period. In HRTIM_TIMDCR and HRTIM_TIMECR, TAU bits are set to have TIMD and TIME timers updated simultaneously with timer A.
When the power converter set-point has to be adjusted by software, TAUDIS, TDUDIS and TEUDIS bits of the HRTIM_CR register must be set prior to write accessing the registers to update the values (for instance the compare values). From this time on, any hardware update request is ignored and the preload registers can be accessed without any risk to have them transferred into the active registers. Once the software processing is over, TAUDIS, TDUDIS and TEUDIS bits can be reset: the transfer from preload to active registers is done as soon as the timer A repetition event occurs.

### 27.3.12 PWM mode with “greater than” comparison

A specific no-latency update mode is available for PWM signals generated with the CMP1 and CMP3 registers. It allows to have a new duty cycle value applied as soon as possible within the PWM cycle, without having to wait the completion of the current PWM period. This reduces the overall delay time in software control loops. As shown on Figure 233 below, this eventually allows to have:

- an early turn-off of the output if the new compare value is below the current counter value and the current compare value is above the counter, at the time the new value is written.
- an early turn-on of the output, re-enabling the output if the new compare value is above the counter value and the current compare value is above the counter, at the time the new value is written.

The output signal is left unchanged when the new compare value and current compare value are both below the counter.

This feature is only available for CMP1 or CMP3 RESET events, and is enabled using the GTCMP1 and GTCMP3 enable bits in the HRTIM_TIMxCR2 register.

The preload mechanism is inactive for a compare register when the corresponding GTCMPx bit is set, whatever the PREEN bit value. This mode is intended to have the new compare value taken into account as soon as possible after a new value write, without waiting for the preload to active register transfer.

These bits are defining the compare 1 and compare 3 operating modes as following

- GTCMPx = 0: the compare x event is generated when the counter is equal to the compare value (compare match mode). If the compare value is changed on-the-fly, the compare event may not be generated.
- GTCMPx = 1: the compare x event is generated when the counter is greater than the compare value. If the compare value is changed on-the-fly, the new compare value is compared with the current counter value and an output SET or RESET can be generated.

The “greater than” compare mode causes the crossbar to act differently depending on comparison result. Let’s consider the CMP1 event is doing an output RESET. When the new compare value is written, two cases are considered

- If the new compare value is below the counter value, the RESET event is issued and can eventually cause an early turn-OFF
- If the new compare value is above the counter value, a SET event is generated so as to re-arm the output value before it is actually RESET when the counter exceeds the counter value (early turn-ON).

The “greater than” compare mode is supported for both SET and RESET actions.

The “greater than” compare mode must only be used for the following configuration:
1. In the fixed frequency configuration, the period event must trigger the output set and the “greater than” compare triggers the output reset (or vice versa the period must trigger the reset if the “greater-than” compare triggers the set).

2. For variable frequency configuration, the event selected as counter reset source must also be selected as set or reset source for the timer output (opposite direction as the “greater than” compare event).

**Note:** The “greater-than” modes must not be used when the CMP1 and/or CMP3 modes are controlled by hardware in half and interleaved modes.

**Figure 233. Early turn-ON and early turn-OFF behavior in “greater than” PWM mode**

The immediate update mode implies that the content of the preload register is transferred into the active register at the very same time the register is written. When GTCMP1 and/or GTCMP3 bits are set, their respective preload mechanism is disabled (for HRTIM_TIMxCMP1 and/or HRTIM_TIMxCMP3 registers), whatever the PREEN bit value.

**Note:** The compare interrupt flags (CMP1 and CMP3 in HRTIM_TIMxISR) are not generated in case of late turn-ON and early turn-OFF, as shown on Figure 233.

**Note:** The “Greater than” comparison must not be done on both CMP1 and CMP3 for the same output (GTCMP1 and GTCMP3 bits must not be set simultaneously).

### 27.3.13 Events propagation within or across multiple timers

The HRTIM offers many possibilities for cascading events or sharing them across multiple timing units, including the master timer, to get full benefits from its modular architecture. These are key features for converters requiring multiple synchronized outputs.

This section summarizes the various options and specifies whether and how an event is propagated within the HRTIM.
**TIMx update triggered by the master timer update**

The sources listed in *Table 230* are generating a master timer update. The table indicates if the source event can be used to trigger a simultaneous update in any of TIMx timing units.

Operating condition: MSTU bit is set in HRTIM_TIMxCR register.

**Table 230. Master timer update event propagation**

<table>
<thead>
<tr>
<th>Source</th>
<th>Condition</th>
<th>Propagation</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Burst DMA end</td>
<td>BRSTDMA[1:0] = 01</td>
<td>No</td>
<td>Must be done in TIMxCR (UPDGAT[3:0] = 0001)</td>
</tr>
<tr>
<td>Roll-over event following a burst DMA end</td>
<td>BRSTDMA[1:0] = 10</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Repetition event caused by a counter roll-over</td>
<td>MREPU = 1</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Repetition event caused by a counter reset (from HRTIM_SCIN or software)</td>
<td></td>
<td>No</td>
<td>-</td>
</tr>
<tr>
<td>Software update</td>
<td>MSWU = 1</td>
<td>No</td>
<td>All software update bits (TxSWU) are grouped in the HRTIM_CR2 register and can be used for a simultaneous update</td>
</tr>
</tbody>
</table>

**TIMx update triggered by the TIMy update**

The sources listed in *Table 231* are generating a TIMy update. The table indicates if the given event can be used to trigger a simultaneous update in another or multiple TIMx timers.

Operating condition: TyU bit set in HRTIM_TIMxCR register (source = TIMy and destination = TIMx).

**Table 231. TIMx update event propagation**

<table>
<thead>
<tr>
<th>Source</th>
<th>Condition</th>
<th>Propagation</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Burst DMA end</td>
<td>UPDGAT[3:0] = 0001</td>
<td>No</td>
<td>Must be done directly in HRTIM_TIMxCR (UPDGAT[3:0] = 0001)</td>
</tr>
<tr>
<td>Master update</td>
<td>MSTU = 1 in HRTIM_TIMyCR</td>
<td>No</td>
<td>Must be done with MSTU = 1 in HRTIM_TIMxCR</td>
</tr>
<tr>
<td>Another TIMx update (TIMz&gt;TIMy&gt;TIMx)</td>
<td>TzU=1 in HRTIM_TIMyCR TyU=1 in TIMxCR</td>
<td>No</td>
<td>Must be done with TzU=1 in HRTIM_TIMxCR TzU=1 in HRTIM_TIMyCR</td>
</tr>
<tr>
<td>Repetition event caused by a counter roll-over</td>
<td>TyREPU = 1</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Repetition event caused by a counter reset</td>
<td>TyREPU = 1</td>
<td>-</td>
<td>Refer to counter reset cases below</td>
</tr>
<tr>
<td>Counter roll-over</td>
<td>TyRSTU = 1</td>
<td>Yes</td>
<td>-</td>
</tr>
</tbody>
</table>
### Table 231. TIMx update event propagation (continued)

<table>
<thead>
<tr>
<th>Source</th>
<th>Condition</th>
<th>Propagation</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Counter software reset</td>
<td>TyRST=1 in HRTIM_CR2</td>
<td>No</td>
<td>Can be done simultaneously with update in HRTIM_CR2 register</td>
</tr>
<tr>
<td>Counter reset caused by a TIMz compare</td>
<td>TIMzCMPn in HRTIM_RSTyR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Counter reset caused by external events</td>
<td>EXTEVNTn in HRTIM_RSTyR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Counter reset caused by a master compare or a master period</td>
<td>MSTCMPn or MSTPER in HRTIM_RSTyR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Counter reset caused by a TIMy compare</td>
<td>CMPn in HRTIM_RSTyR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Counter reset caused by an update</td>
<td>UPDT in HRTIM_RSTyR</td>
<td>No</td>
<td>Propagation would result in a lock-up situation (update causing reset causing update)</td>
</tr>
<tr>
<td>Counter reset caused by HRTIM_SCIN</td>
<td>SYNCRSTy in HRTIM_TIMyCR</td>
<td>No</td>
<td>-</td>
</tr>
<tr>
<td>Software update</td>
<td>TySWU = 1</td>
<td>No</td>
<td>All software update bits (TxSWU) are grouped in the HRTIM_CR2 register and can be used for a simultaneous update</td>
</tr>
</tbody>
</table>
TIMx counter reset causing a TIMx update

Table 232 lists the counter reset sources and indicates whether they can be used to generate an update.

Operating condition: TxRSTU bit in HRTIM_TIMxCR register.

<table>
<thead>
<tr>
<th>Source</th>
<th>Condition</th>
<th>Propagation</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Counter roll-over</td>
<td>-</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Update event</td>
<td>UPDT in HRTIM_RSTxR</td>
<td>No</td>
<td>Propagation would result in a lock-up situation (update causing a reset causing an update)</td>
</tr>
<tr>
<td>External event</td>
<td>EXTEVTn in HRTIM_RSTxR</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>TIMy compare</td>
<td>TIMyCMPn in HRTIM_RSTxR</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Master compare</td>
<td>MSTCMPn in HRTIM_RSTxR</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Master period</td>
<td>MSTPER in HRTIM_RSTxR</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Compare 2 and 4</td>
<td>CMPn in HRTIM_RSTxR</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Software</td>
<td>TxRST=1 in HRTIM_CR2</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>HRTIM_SCIN</td>
<td>SYNCRSTx in HRTIM_TIMxCR</td>
<td>Yes</td>
<td></td>
</tr>
</tbody>
</table>

TIMx update causing a TIMx counter reset

Table 233 lists the update event sources and indicates whether they can be used to generate a counter reset.

Operating condition: UPDT bit set in HRTIM_RSTxR.

<table>
<thead>
<tr>
<th>Source</th>
<th>Condition</th>
<th>Propagation</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Burst DMA end</td>
<td>UPDGAT[3:0] = 0001</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Update caused by the update enable inputs</td>
<td>UPDGAT[3:0] = 0011, 0100, 0101</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Master update caused by a roll-over after a burst DMA</td>
<td>MSTU = 1 in HRTIM_TIMxCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>BRSTDMA[1:0] = 10 in HRTIM_MCR</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 233. Update event propagation for a timer reset (continued)

<table>
<thead>
<tr>
<th>Source</th>
<th>Condition</th>
<th>Propagation</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master update caused by a repetition event following a roll-over</td>
<td>MSTU = 1 in HRTIM_TIMxCR MREP = 1 in HRTIM_MCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Master update caused by a repetition event following a counter reset</td>
<td>MSTU = 1 in HRTIM_TIMxCR MREP = 1 in HRTIM_MCR</td>
<td>No</td>
<td>-</td>
</tr>
<tr>
<td>Software triggered master timer update</td>
<td>MSTU = 1 in HRTIM_TIMxCR MSWU = 1 in HRTIM_CR2</td>
<td>No</td>
<td>All software update bits (TxSWU) are grouped in the HRTIM_CR2 register and can be used for a simultaneous update</td>
</tr>
<tr>
<td>TIMy update caused by a TIMy counter roll-over</td>
<td>TyU = 1 in HRTIM_TIMxCR TyRSTU = 1 in HRTIM_TIMyCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>TIMy update caused by a TIMy repetition event</td>
<td>TyU = 1 in HRTIM_TIMxCR TyREPU = 1 in HRTIM_TIMyCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>TIMy update caused by an external event or a TIMy compare (through a TIMy reset)</td>
<td>TyU = 1 in HRTIM_TIMxCR TyRSTU = 1 in HRTIM_TIMyCR EXTEVENTn or CMP4/2 in HRTIM_RSTyCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>TIMy update caused by sources other than those listed above</td>
<td>TyU = 1 in HRTIM_TIMxCR</td>
<td>No</td>
<td>-</td>
</tr>
<tr>
<td>Repetition event following a roll-over</td>
<td>TxREPU = 1 in HRTIM_TIMxCR</td>
<td>Yes</td>
<td>-</td>
</tr>
<tr>
<td>Repetition event following a counter reset</td>
<td>TxREPU = 1 in HRTIM_TIMxCR</td>
<td>No</td>
<td>-</td>
</tr>
<tr>
<td>Timer reset</td>
<td>TxRSTU = 1 in HRTIM_TIMxCR</td>
<td>No</td>
<td>Propagation would result in a lock-up situation (reset causing an update causing a reset)</td>
</tr>
<tr>
<td>Software</td>
<td>TxSWU in HRTIM_CR2</td>
<td>No</td>
<td>-</td>
</tr>
</tbody>
</table>
27.3.14 Output management

Each timing unit controls a pair of outputs. The outputs have three operating states:

- **RUN**: this is the main operating mode, where the output can take the active or inactive level as programmed in the crossbar unit.

- **IDLE**: this state is the default operating state after an HRTIM reset, when the outputs are disabled by software or during a burst mode operation (where outputs are temporarily disabled during a normal operating mode; refer to Section 27.3.15 for more details). It is either permanently active or inactive.

- **FAULT**: this is the safety state, entered in case of a shut-down request on FAULTx inputs. It can be permanently active, inactive or Hi-Z.

The output status is indicated by TxyOEN bit in HRTIM_OENR register and TxyODS bit in HRTIM_ODSR register, as in Table 234.

### Table 234. Output state programming, x= A..F, y = 1 or 2

<table>
<thead>
<tr>
<th>TxyOEN (control/status) (set by software, cleared by hardware)</th>
<th>TxyODS (status)</th>
<th>Output operating state</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>x</td>
<td>RUN</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>IDLE</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>FAULT</td>
</tr>
</tbody>
</table>

TxyOEN bit is both a control and a status bit: it must be set by software to have the output in RUN mode. It is cleared by hardware when the output goes back in IDLE or FAULT mode. When TxyOEN bit is cleared, TxyODS bit indicates whether the output is in the IDLE or FAULT state. A third bit in the HRTIM_ODISR register allows to disable the output by software.

**Figure 234. Output management overview**

*Figure 235* summarizes the bit values for the three states and how the transitions are triggered. Faults can be triggered by any external or internal fault source, as listed in...
Section 27.3.17, while the Idle state can be entered when the burst mode or delayed protections are active.

Figure 235. HRTIM output states and transitions

The FAULT and IDLE levels are defined as active or inactive. Active (or inactive) refers to the level on the timer output that causes a power switch to be closed (or opened for an inactive state).

The IDLE state has the highest priority: the transition FAULT → IDLE is possible even if the FAULT condition is still valid, triggered by ODIS bit set.

The FAULT state has priority over the RUN state: if TxyOEN bit is set simultaneously with a fault event, the FAULT state is entered. The condition is given on the transition IDLE → FAULT, as in Figure 235: fault protection needs to be enabled (FAULTx[1:0] bits = 01, 10, 11) and the Txy OEN bit set with a fault active (or during a breakpoint if DBG_HRTIM_STOP = 1).

The output polarity is programmed using POLx bits in HRTIM_OUTxR. When POLx = 0, the polarity is positive (output active high), while it is active low in case of a negative polarity (POLx = 1). Practically, the polarity is defined depending on the power switch to be driven (PMOS versus NMOS) or on a gate driver polarity.

The output level in the FAULT state is configured using FAULTx[1:0] bits in HRTIM_OUTxR, for each output, as follows:

- 00: output never enters the fault state and stays in RUN or IDLE state
- 01: output at active level when in FAULT
- 10: output at inactive level when in FAULT
- 11: output is tri-stated when in FAULT. The safe state must be forced externally with pull-up or pull-down resistors, for instance.

Note: FAULTx[1:0] bits must not be changed as long as the outputs are in FAULT state.
The level of the output in IDLE state is configured using IDLESx bit in HRTIM_OUTxR, as follows:
- 0: output at inactive level when in IDLE
- 1: output at active level when in IDLE

When TxyOEN bit is set to enter the RUN state, the output is immediately connected to the crossbar output. If the timer clock is stopped, the level is either inactive (after an HRTIM reset) or corresponds to the RUN level (when the timer is stopped and the output disabled).

During the HRTIM initialization, the output level can be prepositioned prior to have it in RUN mode, using the software forced output set and reset in the HRTIM_SETx1R and HRTIM_RSTx1R registers.

27.3.15 Burst mode controller

The burst mode controller allows to have the outputs alternatively in IDLE and RUN state, by hardware, so as to skip some switching periods with a programmable periodicity and duty cycle.

Burst mode operation is of common use in power converters when operating under light loads. It can significantly increase the efficiency of the converter by reducing the number of transitions on the outputs and the associated switching losses.

When operating in burst mode, one or a few pulses are outputs followed by an idle period equal to several counting periods, typically, where no output pulses are produced, as shown in the example on Figure 236.

**Figure 236. Burst mode operation example**

The burst mode controller consists of:
- A counter that can be clocked by various sources, either within or outside the HRTIM (typically the end of a PWM period).
- A compare register to define the number of idle periods: HRTIM_BMCMP.
- A period register to define the burst repetition rate (corresponding to the sum of the idle and run periods): HRTIM_BMPER.
The burst mode controller is able to take over the control of any of the 10 PWM outputs. The state of each output during a burst mode operation is programmed using IDLESx and IDLEMx bits in the HRTIM_OUTxR register, as in Table 235.

Table 235. Timer output programming for burst mode

<table>
<thead>
<tr>
<th>IDLEMx</th>
<th>IDLESx</th>
<th>Output state during burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>No action: the output is not affected by the burst mode operation.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Output inactive during the burst</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Output active during the burst</td>
</tr>
</tbody>
</table>

*Note: IDLEMx bit must not be changed while the burst mode is active.*

The burst mode controller only acts on the output stage. A number of events are still generated during the idle period:

- Output set/reset interrupt or DMA requests
- External event filtering based on Tx2 output signal
- Capture events triggered by output set/reset

During the burst mode, neither start nor reset events are generated on the hrtim_out_sync[2:1] output, even if TxBM bit is set.

**Operating mode**

It is necessary to have the counter enabled (TxCEN bit set) before using the burst mode on a given timing unit. The burst mode is enabled with BME bit in the HRTIM_BMCR register.

It can operate in continuous or single-shot mode, using BMOM bit in the HRTIM_BMCR register. The continuous mode is enabled when BMOM = 1. The burst operation is maintained until BMSTAT bit in HRTIM_BMCR is reset to terminate it.

In single-shot mode (BMOM = 0), the idle sequence is executed once, following the burst mode trigger, and the normal timer operation is resumed immediately after.

The duration of the idle and run periods is defined with a burst mode counter and 2 registers. The HRTIM_BMCMPR register defines the number of counts during which the selected timer(s) are in an idle state (idle period). HRTIM_BMPER defines the overall burst mode period (sum of the idle and run periods). Once the initial burst mode trigger has occurred, the idle period length is HRTIM_BMCMPR+1, the overall burst period is HRTIM_BMPER+1.

*Note: The burst mode period must not be less than or equal to the deadtime duration defined with DTRx[8:0] and DTFx[8:0] bitfields.*

The counters of the timing units and the master timer can be stopped and reset during the burst mode operation. HRTIM_BMCR holds 6 control bits for this purpose: MTBM (master) and TABM..TEBM for timer A..E.

When MTBM or TxBM bit is reset, the counter clock is maintained. This allows to keep a phase relationship with other timers in multiphase systems, for instance.

When MTBM or TxBM bit is set, the corresponding counter is stopped and maintained in reset state during the burst idle period. This allows to have the timer restarting a full period when exiting from idle. If SYNCSRC[1:0] = 00 or 10 (synchronization output on the master
start or timer A start), a pulse is sent on the HRTIM_SCOUT output when exiting the burst mode.

**Note:** *TxBM bit must not be set when the balanced idle mode is active (DLYPRT[1:0] = 0x11).*

**Burst mode clock**

The burst mode controller counter can be clocked by several sources, selected with BMCLK[3:0] bits in the HRTIM_BMCR register:

- **BMCLK[3:0] = 0000 to 0101:** master timer and TIMA..E reset/roll-over events. This allows to have burst mode idle and run periods aligned with the timing unit counting period (both in free-running and counter reset mode).
- **BMCLK[3:0] = 0110 to 1001:** The clocking is provided by the hrtim_bm_ck[4:1] inputs connected to general purpose timers, as in Table 211. In this case, the burst mode idle and run periods are not necessarily aligned with timing unit counting period (a pulse on the output may be interrupted, resulting a waveform with modified duty cycle for instance.
- **BMCLK[3:0] = 1010:** The \( f_{\text{HRTIM}} \) clock prescaled by a factor defined with BMPRSC[3:0] bits in HRTIM_BMCR register. In this case, the burst mode idle and run periods are not necessarily aligned with the timing unit counting period (a pulse on the output may be interrupted, resulting in a waveform with a modified duty cycle, for instance.

The pulse width on TIMx OC output must be at least \( N \ f_{\text{HRTIM}} \) clock cycles long to be detected by the HRTIM burst mode controller.

**Burst mode triggers**

To trigger the burst operation, 32 sources are available and are selected using the HRTIM_BMTRGR register:

- Software trigger (set by software and reset by hardware)
- 6 master timer events: repetition, reset/roll-over, compare 1 to 4
- 5 x 4 events from timers A..F: repetition, reset/roll-over, compare 1 and 2
- External event 7 (including TIMA event filtering) and 8 (including TIMD event filtering)
- Timer A period following external event 7 (including TIMA event filtering)
- Timer D period following external event 8 (including TIMD event filtering)
- An on-chip event on the hrtim_bm_trg input (connected to the general-purpose timer TRGO output), see Table 206 for details.

These sources can be combined to have multiple concurrent triggers.

Burst mode is not re-triggerable. In continuous mode, new triggers are ignored until the burst mode is terminated, while in single-shot mode, the triggers are ignored until the current burst completion including run periods (HRTIM_BMPER+1 cycles). This is also valid for software trigger (the software bit is reset by hardware even if it is discarded).

*Figure 237* shows how the burst mode is started in response to an external event, either immediately or on the timer period following the event.
For TAEVEV7 and TDEEV8 combined triggers (trigger on a timer period following an external event), the external event detection is always active, regardless of the burst mode programming and the on-going burst operation:

- When the burst mode is enabled (BME=1) or the trigger is enabled (TAEVEV7 or TDEEV8 bit set in the BMTRG register) in between the external event and the timer period event, the burst is triggered.
- The single-shot burst mode is re-triggered even if the external event occurs before the burst end (as long as the corresponding period happens after the burst).

**Note:** TAEVEV7 and TDEEV8 triggers are valid only after a period event. If the counter is reset before the period event, the pending hrtim_eev7 or hrtim_eev8 event is discarded.

**Burst mode delayed entry**

By default, the outputs are taking their idle level (as per IDLES1 and IDLES2 setting) immediately after the burst mode trigger.

It is also possible to delay the burst mode entry and force the output to an inactive state during a programmable period before the output takes its idle state. This is useful when driving two complementary outputs, one of them having an active idle state, to avoid a deadtime violation as shown on Figure 238. This prevents any risk of shoot through current in half-bridges, but causes a delayed response to the burst mode entry.
The delayed burst entry mode is enabled with DIDLx bit in the HRTIM_OUTxR register (one enable bit per output). It forces a deadtime insertion before the output takes its idle state. Each TIMx output has its own deadtime value:

- DTRx[8:0] on output 1 when DIDL1 = 1
- DTFx[8:0] on output 2 when DIDL2 = 1

DIDLx bits can be set only if one of the outputs has an active idle level during the burst mode (IDLES = 1) and only when positive deadtimes are used (SDTR/SDTF set to 0).

**Note:** The delayed burst entry mode uses deadtime generator resources. Consequently, when any of the 2 DIDLx bits is set and the corresponding timing unit uses the deadtime insertion (DTEN bit set in HRTIM_OUTxR), it is not possible to use the timerx output 2 as a filter for external events (Tx2 filtering signal is not available).

When durations defined by DTRx[8:0] and DTFx[8:0] are lower than 3 f_{HRTIM} clock cycle periods, the limitations related to the narrow pulse management listed in Section 27.3.7 must be applied.

When the burst mode entry arrives during the regular deadtime, it is aborted and a new deadtime is re-started corresponding to the inactive period, as on Figure 239.
**Burst mode exit**

The burst mode exit is either forced by software (in continuous mode) or once the idle period is elapsed (in single-shot mode). In both cases, the counter is re-started immediately (if it was hold in a reset state with MTBM or TxBM bit = 1), but the effective output state transition from the idle to active mode only happens after the programmed set/reset event.

A burst period interrupt is generated in single-shot and continuous modes when BMPERIE enable bit is set in the HRTIM_IER register. This interrupt can be used to synchronize the burst mode exit with a burst period in continuous burst mode.

Figure 240 shows how a normal operation is resumed when the deadtime is enabled. Although the burst mode exit is immediate, this is only effective on the first set event on any of the complementary outputs.

Two different cases are presented:

1. The burst mode ends while the signal is inactive on the crossbar output waveform. The active state is resumed on Tx1 and Tx2 on the set event for the Tx1 output, and the Tx2 output does not take the complementary level on burst exit.

2. The burst mode ends while the crossbar output waveform is active: the activity is resumed on the set event of Tx2 output, and Tx1 does not take the active level immediately on burst exit.
Figure 240. Burst mode exit when the deadtime generator is enabled

The behavior described above is slightly different when the push-pull mode is enabled. The push-pull mode forces an output reset at the beginning of the period if the output is inactive, or symmetrically forces an active level if the output was high during the preceding period.

Consequently, an output with an active idle state can be reset at the time the burst mode is exited even if no transition is explicitly programmed. For symmetrical reasons, an output can be set at the time the burst mode is exited even if no transition is explicitly programmed, in case it was active when it entered in idle state.

**Burst mode registers preloading and update**

BMPREN bit (burst mode preload enable) allows to have the burst mode compare and period registers preloaded (HRTIM_BMCMP and HRTIM_BMPER).

When BMPREN is set, the transfer from preload to active register happens:
- when the burst mode is enabled (BME = 1),
- at the end of the burst mode period.

A write into the HRTIM_BMPER period register disables the update temporarily, until the HRTIM_BMCMP compare register is written, to ensure the consistency of the two registers when they are modified.

If the compare register only needs to be changed, a single write is necessary. If the period only needs to be changed, it is also necessary to re-write the compare to have the new values taken into account.
When BMPREN bits is reset, the write access into BMCMPR and BMPER directly updates the active register. In this case, it is necessary to consider when the update is done during the overall burst period, for the 2 cases below:

a) Compare register update

If the new compare value is above the current burst mode counter value, the new compare is taken into account in the current period.

If the new compare value is below the current burst mode counter value, the new compare is taken into account in the next burst period in continuous mode, and ignored in single-shot mode (no compare match occurs and the idle state lasts until the end of the idle period).

b) Period register update

If the new period value is above the current burst mode counter value, the change is taken into account in the current period.

Note: If the new period value is below the current burst mode counter value, the new period is not taken into account, the burst mode counter overflows (at 0xFFFF) and the change is effective in the next period. In single-shot mode, the counter rolls over at 0xFFFF and the burst mode re-starts for another period up to the new programmed value.

Burst mode emulation using a compound register

The burst mode controller only controls one or a set of timers for a single converter. When the burst mode is necessary for multiple independent timers, it is possible to emulate a simple burst mode controller using the DMA and the HRTIM_CMP1CxR compound register, which holds aliases of both the repetition and the compare 1 registers.

This is applicable to a converter which only requires a simple PWM (typically a buck converter), where the duty cycle only needs to be updated. In this case, the CMP1 register is used to reset the output (and define the duty cycle), while it is set on the period event.

In this case, a single 32-bit write access in CMP1CxR is sufficient to define the duty cycle (with the CMP1 value) and the number of periods during which this duty cycle is maintained (with the repetition value). To implement a burst mode, it is then only necessary to transfer by DMA (upon repetition event) two 32-bit data in continuous mode, organized as follows:

CMPC1xR = {REP_Run; CMP1 = Duty_Cycle}, {REP_Idle; CMP1 = 0}

For instance, the values:

{0x0003 0000}: CMP1 = 0 for 3 periods

{0x0001 0800}: CMP1 = 0x0800 for 1 period

provide a burst mode with 2 periods active every 6 PWM periods, as shown on Figure 241.
27.3.16 Chopper

A high-frequency carrier can be added on top of the timing unit output signals to drive isolation transformers. This is done in the output stage before the polarity insertion, as shown on Figure 242, using CHP1 and CHP2 bits in the HRTIM_OUTxR register, to enable chopper on outputs 1 and 2, respectively.
The chopper parameters can be adjusted using the HRIM_CHPxR register, with the possibility to define a specific pulsewidth at the beginning of the pulse, to be followed by a carrier frequency with programmable frequency and duty cycle, as in Figure 243.

CARFRQ[3:0] bits define the frequency, ranging from 664 kHz to 10.625 MHz (for \( f_{\text{HRTIM}} = 170 \) MHz) following the formula \( F_{\text{CHPFRQ}} = f_{\text{HRTIM}} / (16 \times (\text{CARFRQ}[3:0]+1)) \).

The duty cycle can be adjusted by 1/8 step with CARDTY[2:0], from 0/8 up to 7/8 duty cycle. When CARDTY[2:0] = 000 (duty cycle = 0/8), the output waveform only contains the starting pulse following the rising edge of the reference waveform, without any added carrier.

The pulsewidth of the initial pulse is defined using the STRPW[3:0] bitfield as follows: \( t_{\text{STPW}} = (\text{STRPW}[3:0]+1) \times 16 \times t_{\text{HRTIM}} \) and ranges from 94 ns to 1.51 \( \mu \)s (for \( f_{\text{HRTIM}} = 170 \) MHz).

The carrier frequency parameters are defined based on the \( f_{\text{HRTIM}} \) frequency, and are not dependent from the CKPSC[2:0] setting.

In chopper mode, the carrier frequency and the initial pulsewidth are combined with the reference waveform using an AND function. A synchronization is performed at the end of the initial pulse to have a repetitive signal shape.

The chopping signal is stopped at the end of the output waveform active state, without waiting for the current carrier period to be completed. It can thus contain shorter pulses than programmed.

**Figure 243. HRTIM outputs with Chopper mode enabled**

![HRTIM outputs with Chopper mode enabled](MS32335V3)

*Note:* CHP1 and CHP2 bits must be set prior to the output enable done with TxyOEN bits in the HRTIM_OENR register.

CARFRQ[2:0], CARDTY[2:0] and STRPW[3:0] bitfields cannot be modified while the chopper mode is active (at least one of the two CHPx bits is set).

### 27.3.17 Fault protection

The HRTIM has a versatile fault protection circuitry to disable the outputs in case of an abnormal operation. Once a fault has been triggered, the outputs take a predefined safe state. This state is maintained until the output is re-enabled by software. In case of a permanent fault request, the output remains in its fault state, even if the software attempts to re-enable them, until the fault source disappears.

The HRTIM has 6 FAULT input channels; all of them are available and can be combined for each of the 6 timing units, as shown on Figure 244.
Each fault channel is fully configurable using HRTIM_FLTINR1 and HRTIM_FLTINR2 registers before being routed to the timing units. FLTxSRC FLTxSRC[1:0] bit selects the source of the fault signal, that can be either a digital input or an internal event (built-in comparator output).

Table 214 details the 3 available sources for each of the 6 faults channels.

The EEVx_muxout event mentioned in Figure 244 above is taken after the hrtim_eevx[4:1] input multiplexer controlled by the EExSRC[1:0] bits. Refer to Figure 216 for details.

The polarity of the signal can be selected to define the active level, using the FLTxP polarity bit in HRTIM_FLTINRx registers. If FLTxP = 0, the signal is active at low level; if FLTxP = 1, it is active when high.

The fault information can be filtered after the polarity setting. If FLTxF[3:0] bitfield is set to 0000, the signal is not filtered and acts asynchronously, independently from the fHRTIM clock. For all other FLTxF[3:0] bitfield values, the signal is digitally filtered. The digital filter is made of a counter in which a number N of valid samples is needed to validate a transition on the output. If the input value changes before the counter has reached the value N, the counter is reset and the transition is discarded (considered as a spurious event). If the counter reaches N, the transition is considered as valid and transmitted as a correct external event. Consequently, the digital filter adds a latency to the external events being filtered,
depending on the sampling clock and on the filter length (number of valid samples expected). Figure 245 shows how a spurious fault signal is filtered.

**Figure 245. Fault signal filtering (FLTxF[3:0] = 0010: fSAMPLING = fHRTIM, N = 4)**

The filtering period ranges from 2 cycles of the \( f_{HRTIM} \) clock up to 8 cycles of the \( f_{FLTS} \) clock divided by 32. \( f_{FLTS} \) is defined using FLTSD[1:0] bits in the HRTIM_FLTINR2 register. Table 236 summarizes the sampling rate and the filter length. A jitter of 1 sampling clock period must be subtracted from the filter length to take into account the uncertainty due to the sampling and have the effective filtering.

**Table 236. Sampling rate and filter length vs FLTFxF[3:0] and clock setting**

<table>
<thead>
<tr>
<th>FLTFxF[3:0]</th>
<th>00</th>
<th>01</th>
<th>10</th>
<th>11</th>
<th>Filter length for ( f_{HRTIM} = 170 \text{ MHz} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001, 0010, 0011</td>
<td>( f_{HRTIM} )</td>
<td>( f_{HRTIM} )</td>
<td>( f_{HRTIM} )</td>
<td>( f_{HRTIM} )</td>
<td>( f_{HRTIM}, N = 2 ) 11.8 ns, ( f_{HRTIM}, N = 8 ) 47.1 ns</td>
</tr>
<tr>
<td>0100, 0101</td>
<td>( f_{HRTIM}/2 )</td>
<td>( f_{HRTIM}/4 )</td>
<td>( f_{HRTIM}/8 )</td>
<td>( f_{HRTIM}/16 )</td>
<td>( f_{HRTIM}/2, N = 6 ) 70.6 ns, ( f_{HRTIM}/16, N = 8 ) 753 ns</td>
</tr>
<tr>
<td>0110, 0111</td>
<td>( f_{HRTIM}/4 )</td>
<td>( f_{HRTIM}/8 )</td>
<td>( f_{HRTIM}/16 )</td>
<td>( f_{HRTIM}/32 )</td>
<td>( f_{HRTIM}/4, N = 6 ) 141 ns, ( f_{HRTIM}/32, N = 8 ) 1.51 ( \mu \text{s} )</td>
</tr>
<tr>
<td>1000, 1001</td>
<td>( f_{HRTIM}/8 )</td>
<td>( f_{HRTIM}/16 )</td>
<td>( f_{HRTIM}/32 )</td>
<td>( f_{HRTIM}/64 )</td>
<td>( f_{HRTIM}/8, N = 6 ) 282 ns, ( f_{HRTIM}/64, N = 8 ) 3.01 ( \mu \text{s} )</td>
</tr>
<tr>
<td>1010, 1011, 1100</td>
<td>( f_{HRTIM}/16 )</td>
<td>( f_{HRTIM}/32 )</td>
<td>( f_{HRTIM}/64 )</td>
<td>( f_{HRTIM}/128 )</td>
<td>( f_{HRTIM}/16, N = 5 ) 471 ns, ( f_{HRTIM}/128, N = 8 ) 6.02 ( \mu \text{s} )</td>
</tr>
<tr>
<td>1101, 1110, 1111</td>
<td>( f_{HRTIM}/32 )</td>
<td>( f_{HRTIM}/64 )</td>
<td>( f_{HRTIM}/128 )</td>
<td>( f_{HRTIM}/256 )</td>
<td>( f_{HRTIM}/32, N = 5 ) 941 ns, ( f_{HRTIM}/256, N = 8 ) 12.05 ( \mu \text{s} )</td>
</tr>
</tbody>
</table>
Fault blanking and event counting

The fault inputs can be temporarily disabled to blank spurious fault events. The blanking sources are listed in the Table 237 below.

**Table 237. Fault input blanking events**

<table>
<thead>
<tr>
<th>Fault input</th>
<th>FLTxBLKS = 0, reset-aligned window</th>
<th>FLTxBLKS = 1 moving window</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_flt1[4:1]</td>
<td>Timer A reset/roll-over Timer A CMP3 event</td>
<td>Timer A CMP4 event Timer A CMP3 event</td>
</tr>
<tr>
<td>hrtim_flt2[4:1]</td>
<td>Timer B reset/roll-over Timer B CMP3 event</td>
<td>Timer B CMP4 event Timer B CMP3 event</td>
</tr>
<tr>
<td>hrtim_flt3[4:1]</td>
<td>Timer C reset/roll-over Timer C CMP3 event</td>
<td>Timer C CMP4 event Timer C CMP3 event</td>
</tr>
<tr>
<td>hrtim_flt4[4:1]</td>
<td>Timer D reset/roll-over Timer D CMP3 event</td>
<td>Timer D CMP4 event Timer D CMP3 event</td>
</tr>
<tr>
<td>hrtim_flt5[4:1]</td>
<td>Timer E reset/roll-over Timer E CMP3 event</td>
<td>Timer E CMP4 event Timer E CMP3 event</td>
</tr>
<tr>
<td>hrtim_flt6[4:1]</td>
<td>Timer F reset/roll-over Timer F CMP3 event</td>
<td>Timer F CMP4 event Timer F CMP3 event</td>
</tr>
</tbody>
</table>

A fault counter also allows to discard multiple spurious fault events and define an acceptance criteria.

The FLTxCNT[3:0] bitfield selects the FAULTx counter threshold. A fault is considered valid when the number of events is equal to the FLTxCNT[3:0] value.

This FLTxRSTM selects the FAULTx counter reset mode
- 0: fault counter hardware reset on reset / roll-over event, as per the Table 238 below.
- 1: fault counter reset on each reset / roll-over event only if no event occurs during last counting period, as shown on Figure 246 below.

The fault counter can be reset by software with the FLTxCRES bit at anytime.

**Figure 246. Fault counter cumulative mode (FLTxRSTM = 1, FLTxCNT[3:0] = 2)**

![Fault counter cumulative mode diagram](MSv47426V1)
A given FLTx input counter can be reset by a single source. The Table 238 indicates which timer unit associated with a given fault. This does not prevent to have a fault line shared by multiple timer (e.g. FLT1 with event counter enabled, acting on timer A, timer B and timer C simultaneously).

Table 238. Fault 1..6 counter reset source

<table>
<thead>
<tr>
<th>Fault Input</th>
<th>Fault counter reset source</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_flt1[4:1]</td>
<td>Timer A reset/roll-over</td>
</tr>
<tr>
<td>hrtim_flt2[4:1]</td>
<td>Timer B reset/roll-over</td>
</tr>
<tr>
<td>hrtim_flt3[4:1]</td>
<td>Timer C reset/roll-over</td>
</tr>
<tr>
<td>hrtim_flt4[4:1]</td>
<td>Timer D reset/roll-over</td>
</tr>
<tr>
<td>hrtim_flt5[4:1]</td>
<td>Timer E reset/roll-over</td>
</tr>
<tr>
<td>hrtim_flt6[4:1]</td>
<td>Timer F reset/roll-over</td>
</tr>
</tbody>
</table>

System fault input (hrtim_sys_flt)

This fault is provided by the MCU Class B circuitry (see the system configuration controller (SYSCFG) section for details) and corresponds to a system fault coming from:

- the clock security system
- the SRAM parity checker
- the Cortex®-M4 with FPU lockup signal
- the PVD detector
- the Flash ECC double error detection

This input overrides the FAULT inputs and disables all outputs having FAULTy[1:0] = 01, 10, 11.

For each FAULT channel, a write-once FLTxLCK bit in the HRTIM_FLTxR register allows to lock FLTxE, FLTxP, FLTxSRC, FLTxF[3:0] bits (it renders them read-only), for functional safety purpose. If enabled, the fault conditioning set-up is frozen until the next HRTIM or system reset.

Once the fault signal is conditioned as explained above, it is routed to the timing units. For any of them, the 6 fault channels are enabled using bits FLT1EN to FLT6EN in the HRTIM_FLTxR register, and they can be selected simultaneously (the sysfault is automatically enabled as long as the output is protected by the fault mechanism). This allows to have, for instance:

- One fault channel simultaneously disabling several timing units
- Multiple fault channels being ORed to disable a single timing unit

A write-once FLTLCK bit in the HRTIM_FLTxR register allows to lock FLTxEN bits (it renders them read-only) until the next reset, for functional safety purpose. If enabled, the timing unit fault-related set-up is frozen until the next HRTIM or system reset.

For each of the timers, the output state during a fault is defined with FAULT1[1:0] and FAULT2[1:0] bits in the HRTIM_OUTxR register (see Section 27.3.14).
27.3.18 Auxiliary outputs

Timer A to E have auxiliary outputs in parallel with the regular outputs going to the output stage. They provide the following internal status, events and signals:

- SETxy and RSTxy status flags, together with the corresponding interrupts and DMA requests
- Capture triggers upon output set/reset
- External event filters following a Tx2 output copy (see details in Section 27.3.9)

The auxiliary outputs are taken either before or after the burst mode controller, depending on the HRTIM operating mode. An overview is given on Figure 247.

Figure 247. Auxiliary outputs

By default, the auxiliary outputs are copies of outputs Tx1 and Tx2. The exceptions are:

- The delayed idle and the balanced idle protections, when the deadtime is disabled (DTEN = 0). When the protection is triggered, the auxiliary outputs are maintained and follow the signal coming out of the crossbar. On the contrary, if the deadtime is enabled (DTEN = 1), both main and auxiliary outputs are forced to an inactive level.
- The burst mode (TCEN=1, IDLEMx=1); there are 2 cases:
  a) If DTEN=0 or DIDLx=0, the auxiliary outputs are not affected by the burst mode entry and continue to follow the reference signal coming out of the crossbar (see Figure 248).
  b) If the deadtime is enabled (DTEN=1) together with the delayed burst mode entry (DIDLx=1), the auxiliary outputs have the same behavior as the main outputs. They are forced to the IDLES level after a deadtime duration, then they keep this level during all the burst period. When the burst mode is terminated, the IDLES level is maintained until a transition occurs to the opposite level, similarly to the main output.
The signal on the auxiliary output can be slightly distorted when exiting from the burst mode or when re-enabling the outputs after a delayed protection, if this happens during a deadtime. In this case, the deadtime applied to the auxiliary outputs is extended so that the deadtime on the main outputs is respected. Figure 249 gives some examples.
27.3.19 Synchronizing the HRTIM with other timers or HRTIM instances

The HRTIM provides options for synchronizing multiple HRTIM instances, as a master unit (generating a synchronization signal) or as a slave (waiting for a trigger to be synchronized). This feature can also be used to synchronize the HRTIM with other timers, either external or on-chip. The synchronization circuitry is controlled inside the master timer.

Synchronization output

This section explains how the HRTIM must be configured to synchronize external resources and act as a master unit.

Four events can be selected as the source to be sent to the synchronization output. This is done using SYNCSRC[1:0] bits in the HRTIM_MCR register, as follows:

- **00**: master timer start
  This event is generated when MCEN bit is set or when the timer is re-started after having reached the period value in single-shot mode. It is also generated on a reset which occurs during the counting (when CONT or RETRIG bits are set).
- **01**: master timer compare 1 event
- **10**: timer A start
  This event is generated when TACEN bit is set or when the counter is reset and re-starts counting in response to this reset. The following counter reset events are not propagated to the synchronization output: counter roll-over in continuous mode, and discarded reset request in single-shot non-retriggerable mode. The reset is only taken into account when it occurs during the counting (CONT or RETRIG bits are set).
- **11**: timer A compare 1 event

SYNCOUT[1:0] bits in the HRTIM_MCR register specify how the synchronization event is generated.

The synchronization pulses can be generated on the HRTIM_SCOUT output pin, with SYNCSRC[1:0] = 1x. SYNCSRC[0] bit specifies the polarity of the synchronization signal. If SYNCSRC[0] = 0, the HRTIM_SCOUT pin has a low idle level and issues a positive pulse of 16 f_HRTIM clock cycles length for the synchronization). If SYNCSRC[0] = 1, the idle level is high and a negative pulse is generated.

*Note:* The synchronization pulse is followed by an idle level of 16 f_HRTIM clock cycles during which any new synchronization request is discarded. Consequently, the maximum synchronization frequency is f_HRTIM/32.

The idle level on the HRTIM_SCOUT pin is applied as soon as the SYNCSRC[1:0] bits are enabled (i.e. the bitfield value is different from 00).

The synchronization output initialization procedure must be done prior to the configuration of the MCU outputs and counter enable, in the following order:

1. SYNCSRC[1:0] and SYNCSRC[1:0] bitfield configuration in HRTIM_MCR
2. HRTIM_SCOUT pin configuration (see the General-purpose I/Os section)
3. Master or timer A counter enable (MCEN or TACEN bit set)

When the synchronization input mode is enabled and starts the counter (using SYNCSTRTM/SYNCTRTx bits) simultaneously with the synchronization output mode (SYNCSRC[1:0] = 00 or 10), the output pulse is generated only when the counter is starting or is reset while running. Any reset request clearing the counter without causing it to start does not affect the synchronization output.
Synchronization input

The HRTIM can be synchronized by external sources, as per the programming of the SYNCIN[1:0] bits in the HRTIM_MCR register:

- **00**: synchronization input is disabled
- **01**: reserved configuration
- **10**: the On-chip timer TRGO output connected to hrtim_in_sync[2] input (refer to Table 208 for details).
- **11**: a positive pulse on the HRTIM_SCIN input pin (hrtim_in_sync[3])

This bitfield cannot be changed once the destination timer (master timer or timing unit) is enabled (MCEN and/or TxCEN bit set).

The HRTIM_SCIN input is rising-edge sensitive. The timer behavior is defined with the following bits present in HRTIM_MCR and HRTIM_TIMxCR registers (see Table 239 for details):

- **Synchronous start**: the incoming signal starts the timer’s counter (SYNCSTRTM and/or SYNCRSTx bits set). TxCEN (MCEN) bits must be set to have the timer enabled and the counter ready to start. In continuous mode, the counter does not start until the synchronization signal is received.
- **Synchronous reset**: the incoming signal resets the counter (SYNCRSTM and/or SYNCRSTx bits set). This event decrements the repetition counter as any other reset event.

The synchronization events are taken into account only once the related counters are enabled (MCEN or TxCEN bit set). A synchronization request triggers a SYNC interrupt.

**Note:** *A synchronized start event resets the counter if the current counter value is above the active period value.*

The effect of the synchronization event depends on the timer operating mode, as summarized in Table 239.

### Table 239. Effect of sync event versus timer operating modes

<table>
<thead>
<tr>
<th>Operating mode</th>
<th>SYNC RSTx</th>
<th>SYNC STRTx</th>
<th>Behavior following a SYNC reset or start event</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-shot non-retriggerable</td>
<td>0</td>
<td>1</td>
<td>Start events are taken into account when the counter is stopped and:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- once the MCEN or TxCEN bits are set</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- once the period has been reached.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>X</td>
<td>A start occurring when the counter is stopped at the period value resets the counter. A reset request clears the counter but does not start it (the counter can solely be re-started with the synchronization). Any reset occurring during the counting is ignored (as during regular non-retriggerable mode).</td>
</tr>
</tbody>
</table>

When multiple reset requests are selected (from HRTIM_SCIN and from internal events), only the first arriving request is taken into account.
When a synchronization reset event occurs within the same fHRTIM clock cycle as the period event, this reset is postponed to a programmed period event (since both events are causing a counter roll-over). This applies only when the high-resolution is active (CKPSC[2:0] < 5).

<table>
<thead>
<tr>
<th>Operating mode</th>
<th>SYNC RSTx</th>
<th>SYNC STRTx</th>
<th>Behavior following a SYNC reset or start event</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-shot retriggerable</td>
<td></td>
<td></td>
<td>The counter start is effective only if the counter is not started or period is elapsed. Any synchronization event occurring after counter start has no effect. A start occurring when the counter is stopped at the period value resets the counter. A reset request clears the counter but does not start it (the counter can solely be started by the synchronization). A reset occurring during counting is taken into account (as during regular retriggerable mode).</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td>The reset from HRTIM_SCIN is taken into account as any HRTIM’s timer counter reset from internal events and is starting or re-starting the timer counting. When multiple reset requests are selected, the first arriving request is taken into account.</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td></td>
<td>The reset from HRTIM_SCIN is taken into account as any HRTIM’s timer counter reset from internal events and is starting or re-starting the timer counting. When multiple reset requests are selected, the first arriving request is taken into account.</td>
</tr>
<tr>
<td>Continuous mode</td>
<td></td>
<td></td>
<td>The timer is enabled (MCEN or TxCEN bit set) and is waiting for the synchronization event to start the counter. Any synchronization event occurring after the counter start has no effect (the counter can solely be started by the synchronization). A reset request clears the counter but does not start it.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td>The reset from HRTIM_SCIN is taken into account as any HRTIM’s timer counter reset from internal events and is starting or re-starting the timer counting. When multiple reset requests are selected, the first arriving request is taken into account.</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td></td>
<td>The reset from HRTIM_SCIN is taken into account as any HRTIM’s timer counter reset from internal events and is starting or re-starting the timer counting. When multiple reset requests are selected, the first arriving request is taken into account.</td>
</tr>
</tbody>
</table>
Figure 250 presents how the synchronized start is done in single-shot mode.

**Figure 250. Counter behavior in synchronized start mode**

### 27.3.20 ADC triggers

The ADCs can be triggered by the master and the 6 timing units. 10 independent triggers are available for both the regular and the injected sequencers of the ADCs. The external events can be used as triggers. They are taken right after the conditioning defined in the HRTIM_EECRx registers, and are not depending on the EEFxR1 and EEFxR2 register settings.

Up to 32 events can be combined (ORed) for ADC triggers 1 to 4, in HRTIM_ADC1R to HRTIM_ADC4R registers, as shown on Figure 251. The ADC triggers 1/3 and 2/4 are using the same source set. A multiple triggering is possible within a single switching period by selecting several sources simultaneously. A typical use case is for a non-overlapping multiphase converter, where all phases can be sampled in a row using a single ADC trigger output.
The ADC triggers 5 to 10 are configured in the HRTIM_ADCER register, as shown on Figure 252. The ADC triggers 5/7/9 and 6/8/10 are using the same source set.

A single source can be selected at once for these triggers (1 out of 32 possible events).
HRTIM_ADC1R to HRTIM_ADC4R and HRTIM_ADCER registers are preloaded and can be updated synchronously with the timer they are related to. The update sources are defined with ADxUSRC[2:0] bits in the HRTIM_CR1 and HRTIM_ADCUR registers.

For instance, if ADC trigger 1 outputs timer A CMP2 events (HRTIM_ADC1R = 0x0000 0400), HRTIM_ADC1R is typically updated simultaneously with timer A (AD1USRC[2:0] = 001).

When the preload is disabled (PREEN bit reset) in the source timer, the HRTIM_ADCxR registers are not preloaded either: a write access results in an immediate update of the trigger source.

**ADC post-scaler**

A post-scaling unit allows to reduce the ADC trigger rate with respect to the switching frequency.

Each ADC trigger rate can be individually adjusted using the ADCxPSC[4:0] bits in the HRTIM_ADCxPS1 and HRTIM_ADCxPS2 registers as shown in **Figure 253** below for the up-counting mode.

In the center-aligned mode, the ADC post-scaling is done on events selected with the ADROM[1:0] bitfield, programmed in the source timer, as shown in **Figure 254**.
ADROM[1:0] bitfield is coding for any event that can trigger the ADC: reset, roll-over (period) and compare event:

- ADROM[1:0] = 00: event generated both during up and down-counting phases
- ADROM[1:0] = 01: event generated during down-counting phases
- ADROM[1:0] = 10: event generated during up-counting phases

The ADC post-scaler programming register are preloaded and can be updated on-the-fly without stopping the timers.

**Figure 253. ADC trigger post-scaling in up-counting mode**

**Figure 254. ADC trigger post-scaling in up/down counting mode**
27.3.21 DAC triggers

The HRTIM allows to have the embedded DACs updated synchronously with the timer updates.

The update events from the master timer and the timer units can generate DAC update triggers on any of the 3 hrtim_dac_trgx outputs.

Note: Each timer has its own DAC-related control register.

DACSYNC[1:0] bits of the HRTIM_MCR and HRTIM_TIMxCR registers are programmed as follows:
- 00: No update generated
- 01: Update generated on hrtim_dac_trg1
- 10: Update generated on hrtim_dac_trg2
- 11: Update generated on hrtim_dac_trg3

An output pulse of 1 fHRTIM clock periods is generated on the hrtim_dac_trgx output.

When DACSYNC[1:0] bits are enabled in multiple timers, the hrtim_dac_trgx output consists of an OR of all timers’ update events. For instance, if DACSYNC = 1 in timer A and in timer B, the update event in timer A is ORed with the update event in timer B to generate a DAC update trigger on the corresponding hrtim_dac_trgx output, as shown on Figure 255.

Figure 255. Combining several updates on a single hrtim_dac_trgx output

Refer to Table 215: HRTIM DAC triggers connections for connections to the DACs.
**Dual channel DAC trigger**

Slope compensation techniques and hysteretic control to be easily implemented using HRTIM built-in features and the DAC sawtooth generator. The principle is to have a DAC generating a decreasing saw-tooth synchronized with the PWM period, or a square wave synchronized with PWM signal.

This mode is enabled with the DCDE bit in the TIMxCR2 register. This bit cannot be changed once the timer is operating (TxEN bit set).

It uses two trigger outputs, as shown on the Figure 256 below:

- the hrtim_dac_reset_trgx generates DAC reset/update events
- the hrtim_dac_step_trgx generates requests for incremental DAC value changes

The DCDR bit in the TIMxCR2 register defines when the hrtim_dac_reset_trgx trigger is generated:

- **DCDR = 0**: the trigger is generated on counter reset or roll-over event
- **DCDR = 1**: the trigger is generated on output 1 set event

*Note:* The DCDR bit is not significant when the DCDE bit is reset (Dual channel DAC trigger disabled).

The DCDS bit in the TIMxCR2 register defines when the hrtim_dac_step_trgx trigger is generated:

- **DCDS = 0**: the trigger is generated on compare 2 event
- **DCDS = 1**: the trigger is generated on output 1 reset event

The DCDR and DCDS bits allows the following use cases to be covered:

- Edge-aligned slope compensation (DCDR = DCDS = 0): the DAC’s sawtooth starts on PWM period beginning and multiple triggers are generated during the period
- Center-aligned slope compensation (DCDR = 1 DCDS = 0): the DAC’s sawtooth starts on the output set event and multiple triggers are generated during the period
- Hysteretic controller: the DAC value must be changed twice per period, when the output state changes. 2 triggers are generated per PWM period. In edge-aligned mode (DCDR=0, DCDS =1), the triggers are generated on counter reset or roll-over. In center-aligned mode (DCDR=1, DCDS=1), the triggers are generated when the output is set.

The compare 2 has a particular operating mode when the DCDE is set and the DCDS bit is reset. The active comparison value is automatically updated as soon as a compare match has occurred, so that the trigger can be repeated periodically with a period equal to the CMP2 value, as represented on Figure 256.

The dual channel DAC trigger with DCDS bit reset (compare 2 event used) must not be used simultaneously with modes using CMP2 (triple / quad interleaved and triggered-half modes).

*Note:* The CMP2 value can be changed on-the-fly. The new value is taken into account on the next coming compare match.

*Note:* When the DCDS bit is reset, the CMP2 value must not be modified by other mechanisms: the interleaved, triggered half and balanced idle modes must be disabled.
Table 240 below gives an example, for generating 6 triggers within a PWM period. It shows that it is necessary to round up the division result to the upper value.

Let’s consider a counter period TIMxPER = 8192. Dividing 8192 by 6 yields 1365.33.

- Round down value: 1365: 7 triggers are generated, the 6th and 7th being very close (respectively for counter = 8190 and 8192)
- Round up value: 1366: 6 triggers are generated. The 6th trigger on dac_step_trg (for counter = 8192) is aborted by the counter roll-over from 8192 to 0.

Table 240. DAC dual channel trigger example

<table>
<thead>
<tr>
<th>Counter value</th>
<th>CMP2 = 1365</th>
<th>dac_trg</th>
<th>dac_step_trg</th>
<th>CMP2 = 1366</th>
<th>dac_trg</th>
<th>dac_step_trg</th>
</tr>
</thead>
<tbody>
<tr>
<td>1365</td>
<td>-</td>
<td>1</td>
<td></td>
<td>1366</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>2730</td>
<td>-</td>
<td>2</td>
<td></td>
<td>2732</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>4095</td>
<td>-</td>
<td>3</td>
<td></td>
<td>4098</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>5460</td>
<td>-</td>
<td>4</td>
<td></td>
<td>5464</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>6825</td>
<td>-</td>
<td>5</td>
<td></td>
<td>6830</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>8190</td>
<td>-</td>
<td>6</td>
<td></td>
<td>8192</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>8192</td>
<td>7</td>
<td>-</td>
<td>1366</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1365</td>
<td>-</td>
<td>1</td>
<td></td>
<td>2732</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>...</td>
<td>-</td>
<td>...</td>
<td></td>
<td>...</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Note: In centered-pattern mode, it is mandatory to have an even number of triggers per switching period, so as to avoid unevenly spaced triggers around counter’s peak value.
Figure 256. DAC triggers for slope compensation

DCDR = 0 (reset on roll-over), DCDT = 0 (step trigger on Compare 2)

DCDR = 1 (reset on output 1 set), DCDT = 1 (step trigger on output 1 reset)
The Figure 257 below provides an overview of all the available DAC triggers.

**Figure 257. DAC triggers overview**

27.3.22 Interrupts

7 interrupts can be generated by the master timer:
- Master timer registers update
- Synchronization event received
- Master timer repetition event
- Master compare 1 to 4 event
14 interrupts can be generated by each timing unit:
- Delayed protection triggered
- Counter reset or roll-over event
- Output 1 and output 2 reset (transition active to inactive)
- Output 1 and output 2 set (transition inactive to active)
- Capture 1 and 2 events
- Timing unit registers update
- Repetition event
- Compare 1 to 4 event

8 global interrupts are generated for the whole HRTIM:
- System fault and fault 1 to 6 (regardless of the timing unit attribution)
- DLL calibration done
- Burst mode period completed

The interrupt requests are grouped in 8 vectors as follows:
- hrtim_it1: master timer interrupts (master update, sync Input, repetition, MCMP1..4) and global interrupt except faults (burst mode period and DLL ready interrupts)
- hrtim_it2: TIMA interrupts
- hrtim_it3: TIMB interrupts
- hrtim_it4: TIMC interrupts
- hrtim_it5: TIMD interrupts
- hrtim_it6: TIME interrupts
- hrtim_it7: TIMF interrupts
- hrtim_it8: Dedicated vector all fault interrupts to allow high-priority interrupt handling

Table 241 is a summary of the interrupt requests, their mapping and associated control, and status bits.

<table>
<thead>
<tr>
<th>Interrupt vector</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Flag clearing bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_it1</td>
<td>Burst mode period completed</td>
<td>BMPER</td>
<td>BMPERIE</td>
<td>BMPERC</td>
</tr>
<tr>
<td></td>
<td>DLL calibration done</td>
<td>DLLRDY</td>
<td>DLLRDYIE</td>
<td>DLLRDYC</td>
</tr>
<tr>
<td></td>
<td>Master timer registers update</td>
<td>MUPD</td>
<td>MUPDIE</td>
<td>MUPDC</td>
</tr>
<tr>
<td></td>
<td>Synchronization event received</td>
<td>SYNC</td>
<td>SYNCIE</td>
<td>SYNCC</td>
</tr>
<tr>
<td></td>
<td>Master timer repetition event</td>
<td>MREP</td>
<td>MREPIE</td>
<td>MREPC</td>
</tr>
<tr>
<td></td>
<td>Master compare 1 to 4 event</td>
<td>MCMP1</td>
<td>MCMP1IE</td>
<td>MCP1C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MCMP2</td>
<td>MCMP2IE</td>
<td>MCP2C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MCMP3</td>
<td>MCMP3IE</td>
<td>MCP3C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MCMP4</td>
<td>MCMP4IE</td>
<td>MCP4C</td>
</tr>
</tbody>
</table>
Most of the events able to generate an interrupt can also generate a DMA request, even both simultaneously. Each timer (master, TIMA...F) has its own DMA enable register.

The individual DMA requests are ORed into 7 channels as follows:

- 1 channel for the master timer
- 1 channel per timing unit (TIMA...F)

**Note:** Before disabling a DMA channel (DMA enable bit reset in TIMxDIER), it is necessary to disable first the DMA controller.

*Table 242* is a summary of the events with their associated DMA enable bits.

---

### Table 241. HRTIM interrupt summary (continued)

<table>
<thead>
<tr>
<th>Interrupt vector</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Flag clearing bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>hrtim_it2</td>
<td>Delayed protection triggered</td>
<td>DLYPRT</td>
<td>DLYPRTIE</td>
<td>DLYPRTC</td>
</tr>
<tr>
<td>hrtim_it3</td>
<td>Counter reset or roll-over event</td>
<td>RST</td>
<td>RSTIE</td>
<td>RSTC</td>
</tr>
<tr>
<td>hrtim_it4</td>
<td>Output 1 and output 2 reset (transition active to inactive)</td>
<td>RSTx1</td>
<td>RSTx1IE</td>
<td>RSTx1C</td>
</tr>
<tr>
<td>hrtim_it5</td>
<td></td>
<td>RSTx2</td>
<td>RSTx2IE</td>
<td>RSTx2C</td>
</tr>
<tr>
<td>hrtim_it6</td>
<td>Output 1 and output 2 set (transition inactive to active)</td>
<td>SETx1</td>
<td>SETx1IE</td>
<td>SETx1C</td>
</tr>
<tr>
<td>hrtim_it7</td>
<td></td>
<td>SETx2</td>
<td>SETx2IE</td>
<td>SETx2C</td>
</tr>
<tr>
<td></td>
<td>Capture 1 and 2 events</td>
<td>CPT1</td>
<td>CPT1IE</td>
<td>CPT1C</td>
</tr>
<tr>
<td></td>
<td>Timing unit registers update</td>
<td>UPD</td>
<td>UPDIE</td>
<td>UPDC</td>
</tr>
<tr>
<td></td>
<td>Repetition event</td>
<td>REP</td>
<td>REPIE</td>
<td>REPC</td>
</tr>
<tr>
<td></td>
<td>Compare 1 to 4 event</td>
<td>CMP1</td>
<td>CMP1IE</td>
<td>CMP1C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CMP2</td>
<td>CMP2IE</td>
<td>CMP2C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CMP3</td>
<td>CMP3IE</td>
<td>CMP3C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CMP4</td>
<td>CMP4IE</td>
<td>CMP4C</td>
</tr>
<tr>
<td></td>
<td>System fault</td>
<td>SYSFLT</td>
<td>SYSFLTIE</td>
<td>SYSFLTC</td>
</tr>
<tr>
<td>hrtim_it8</td>
<td>Fault 1 to 6</td>
<td>FLT1</td>
<td>FLT1IE</td>
<td>FLT1C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLT2</td>
<td>FLT2IE</td>
<td>FLT2C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLT3</td>
<td>FLT3IE</td>
<td>FLT3C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLT4</td>
<td>FLT4IE</td>
<td>FLT4C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLT5</td>
<td>FLT5IE</td>
<td>FLT5C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FLT6</td>
<td>FLT6IE</td>
<td>FLT6C</td>
</tr>
</tbody>
</table>
Burst DMA transfers

In addition to the standard DMA requests, the HRTIM features a DMA burst controller to have multiple registers updated with a single DMA request. This allows to:
- update multiple data registers with one DMA channel only,
- reprogram dynamically one or several timing units, for converters using multiple timer outputs.
The burst DMA feature is only available for one DMA channel, but any of the 6 channels can be selected for burst DMA transfers.

The principle is to program which registers are to be written by DMA. The master timer and TIMA..E have the burst DMA update register, where most of their control and data registers are associated with a selection bit: HRTIM_BDMUPR, HRTIM_BDTAUPR to HRTIM_BDTEUPR (this is applicable only for registers with write accesses). A redirection mechanism allows to forward the DMA write accesses to the HRTIM registers automatically, as shown on Figure 258.

**Figure 258. DMA burst overview**

When the DMA trigger occurs, the HRTIM generates multiple 32-bit DMA requests and parses the update register. If the control bit is set, the write access is redirected to the associated register. If the bit is reset, the register update is skipped and the register parsing is resumed until a new bit set is detected, to trigger a new request. Once the 6 update registers (HRTIM_BDMUPR, 5x HRTIM_BDTxUPR) are parsed, the burst is completed and the system is ready for another DMA trigger (see the flowchart on Figure 259).

**Note:** Any trigger occurring while the burst is on-going is discarded, except if it occurs during the very last data transfer.

The burst DMA mode is permanently enabled (there is no enable bit). A burst DMA operation is started by the first write access into the HRTIM_BDMADR register.

It is only necessary to have the DMA controller pointing to the HRTIM_BDMADR register as the destination, in the memory, to the peripheral configuration with the peripheral increment mode disabled (the HRTIM handles internally the data re-routing to the final destination register).

To re-initialize the burst DMA mode if it was interrupted during a transaction, it is necessary to write at least to one of the 6 update registers.
Several options are available once the DMA burst is completed, depending on the register update strategy.

If the PREEN bit is reset (preload disabled), the value written by the DMA is immediately transferred into the active register and the registers are updated sequentially, following the DMA transaction pace.

When the preload is enabled (PREEN bit set), there are 3 use cases:

1. The update is done independently from DMA burst transfers (UPDGAT[3:0] = 0000 in HRTIM_TIMxCR and BRSTDMA[1:0] = 00 in HRTIM_MCR). In this case, and if it is necessary to have all transferred data taken into account simultaneously, the user must check that the DMA burst is completed before the update event takes place. On the contrary, if the update event happens while the DMA transfer is on-going, only part of the registers is loaded and the complete register update requires 2 consecutive update events.

2. The update is done when the DMA burst transfer is completed (UPDGAT[3:0] = 0000 in HRTIM_TIMxCR and BRSTDMA[1:0] = 01 in HRTIM_MCR). This mode guarantees that all new register values are transferred simultaneously. This is done independently from the counter value and can be combined with regular update events, if necessary (for instance, an update on a counter reset when TxRSTU is set).

3. The update is done on the update event following the DMA burst transfer completion (UPDGAT[3:0] = 0010 in HRTIM_TIMxCR and BRSTDMA[1:0] = 10 in HRTIM_MCR). This mode guarantees both a coherent update of all transferred data and the synchronization with regular update events, with the timer counter. In this case, if a regular update request occurs while the transfer is on-going, it is discarded and the effective update happens on the next coming update request.
The chronogram on Figure 260 presents the active register content for 3 cases: PREEN=0, UPDGAT[3:0] = 0001 and UPDGAT[3:0] = 0001 (when PREEN = 1).

**Figure 260. Registers update following DMA burst transfer**

**27.3.24 HRTIM initialization**

This section describes the recommended HRTIM initialization procedure, including other related MCU peripherals.

The HRTIM clock source must be enabled in the reset and clock control unit (RCC), while respecting the fHRTIM range for the DLL lock.

The DLL calibration must be started by setting CAL bit in HRTIM_DLLCR register.

The HRTIM master and timing units can be started only once the high-resolution unit is ready. This is indicated by the DLLRDY flag set. The DLLRDY flag can be polled before resuming the initialization or the calibration can run in background while other registers of the HRTIM or other MCU peripherals are initialized. In this case, the DLLRDY flag must be checked before starting the counters (an end-of-calibration interrupt can be issued if necessary, enabled with DLLRDYIE flag in HRTIM_IER). Once the DLL calibration is done, CALEN bit must be set to have it done periodically and compensate for potential voltage and temperature drifts. The calibration periodicity is defined using the CALRTE[1:0] bitfield in the HRTIM_DLLCR register.
The HRTIM control registers can be initialized as per the power converter topology and the timing units use case. All inputs have to be configured (source, polarity, edge-sensitivity).

The HRTIM outputs must be set up eventually, with the following sequence:
- the polarity must be defined using POLx bits in HRTIM_OUTxR
- the FAULT and IDLE states must be configured using FAULTx[1:0] and IDLESx bits in HRTIM_OUTxR

The HRTIM outputs are ready to be connected to the MCU I/Os. In the GPIO controller, the selected HRTIM I/Os have to be configured as per the alternate function mapping table in the product datasheet.

From this point on, the HRTIM controls the outputs, which are in the IDLE state.

The outputs are configured in RUN mode by setting TxyOEN bits in the HRTIM_OENR register. The 2 outputs are in the inactive state until the first valid set/reset event in RUN mode. Any output set/reset event (except software requests using SST, SRT) are ignored as long as TxCEN bit is reset, as well as burst mode requests (IDLEM bit value is ignored). Similarly, any counter reset request coming from the burst mode controller is ignored (if TxBM bit is set).

**Note:** When the deadtime insertion is enabled (DTEN bit set), it is necessary to force the output state by software, using SST and RST bits, to have the outputs in a complementary state as soon as the RUN mode is entered.

The HRTIM operation can eventually be started by setting TxCEN or MCEN bits in HRTIM_MCR.

If the HRTIM peripheral is reset with the Reset and Clock Controller, the output control is released to the GPIO controller and the outputs are tri-stated.

### 27.3.25 Debug

When a microcontroller enters the debug mode (Cortex®-M4 with FPU core halted), the TIMx counter either continues to work normally or stops, depending on DBG_HRTIM_STOP configuration bit in DBG module:
- DBG_HRTIM_STOP = 0: no behavior change, the HRTIM continues to operate.
- DBG_HRTIM_STOP = 1: all HRTIM timers, including the master, are stopped. The outputs in RUN mode enter the FAULT state if FAULTx[1:0] = 01,10,11, or keep their current state if FAULTx[1:0] = 00. The outputs in idle state are maintained in this state. This is permanently maintained even if the MCU exits the halt mode. This allows to maintain a safe state during the execution stepping. The outputs can be enabled again by settings TxyOEN bit (requires the use of the debugger).

**Timer behavior during MCU halt when DBG_HRTIM_STOP = 1**

The set/reset crossbar, the dead-time and push-pull unit, the idle/balanced fault detection and all the logic driving the normal output in RUN mode are not affected by debug. The output keeps on toggling internally, so as to retrieve regular signals of the outputs when TxyOEN is set again (during or after the MCU halt). Associated triggers and filters are also following internal waveforms when the outputs are disabled.

FAULT inputs and events (any source) are enabled during the MCU halt.

Fault status bits can be set and TxyOEN bits reset during the MCU halt if a fault occurs at that time (TxyOEN and TxyODS are not affected by DBG_HRTIM_STOP bit state).
Synchronization, counter reset, start and reset-start events are discarded in debug mode, as well as capture events. This is to keep all related registers stable as long as the MCU is halted.

The counter stops counting when a breakpoint is reached. However, the counter enable signal is not reset; consequently no start event is emitted when exiting from debug. All counter reset and capture triggers are disabled, as well as external events (ignored as long as the MCU is halted). The outputs SET and RST flags are frozen, except in case of forced software set/reset. A level-sensitive event is masked during the debug but is active again as soon as the debug is exited. For edge-sensitive events, if the signal is maintained active during the MCU halt, a new edge is not generated when exiting from debug.

The update events are discarded. This prevents any update trigger on hrtim_upd_en[3:1] inputs. DMA triggers are disabled. The burst mode circuit is frozen: the triggers are ignored and the burst mode counter stopped.

DLL calibration is not blocked while the MCU is halted (the DLLRDY flag can be set).

### 27.4 Application use cases

#### 27.4.1 Buck converter

Buck converters are of common use as step-down converters. The HRTIM can control up to 12 buck converters with 7 independent switching frequencies.

The converter usually operates at a fixed frequency and the Vin/Vout ratio depends on the duty cycle D applied to the power switch:

\[ V_{out} = D \times V_{in} \]

The topology is given on Figure 261 with the connection to the ADC for voltage reading.

*Figure 261. Buck converter topology*

*Figure 262* presents the management of two converters with identical frequency PWM signals. The outputs are defined as follows:

- HRTIM_CHA1 set on period, reset on CMP1
- HRTIM_CHA2 set on CMP3, reset on PER

The ADC is triggered twice per period, precisely in the middle of the ON time, using CMP2 and CMP4 events.
Timers A..E provide either 12 buck converters coupled by pairs (both with identical switching frequencies) or 7 completely independent converters (each of them having a different switching frequency), using the master timer as the 7th time base.

### 27.4.2 Buck converter with synchronous rectification

Synchronous rectification allows to minimize losses in buck converters, by means of a FET replacing the freewheeling diode. Synchronous rectification can be turned on or off on the fly depending on the output current level, as shown on Figure 263.

The main difference versus a single-switch buck converter is the addition of a deadtime for an almost complementary waveform generation on HRTIM_CHA2, based on the reference waveform on HRTIM_CHA1 (see Figure 264).
27.4.3 Multiphase converters

Multiphase techniques can be applied to multiple power conversion topologies (buck, flyback). Their main benefits are:

- Reduction of the current ripple on the input and output capacitors
- Reduced EMI
- Higher efficiency at light load by dynamically changing the number of phases (phase shedding)

The HRTIM manages multiple converters. The number of converters that can be controlled depends on the topologies and resources used (including the ADC triggers):

- 5 buck converters with synchronous rectification (SR), using the master timer and the 5 timers
- 4 buck converters (without SR), using the master timer and 2 timers

Figure 265 presents the topology of a 3-phase interleaved buck converter.
The master timer is responsible for the phase management: it defines the phase relationship between the converters by resetting the timers periodically. The phase-shift is 360° divided by the number of phases, 120° in the given example.

The duty cycle is then programmed into each of the timers. The outputs are defined as follows:

- HRTIM_CHA1 set on master timer period, reset on TACMP1
- HRTIM_CHB1 set on master timer MCMP1, reset on TBCMP1
- HRTIM_CHC1 set on master timer MCMP2, reset on TCCMP1

The ADC trigger can be generated on TxCMP2 compare event. Since all ADC trigger sources are phase-shifted because of the converter topology, it is possible to have all of them combined into a single ADC trigger to save ADC resources (for instance 1 ADC regular channel for the full multi-phase converter).

**Figure 266. 3-phase interleaved buck converter control**

---

### 27.4.4 Transition mode power factor correction

The basic operating principle is to build up current into an inductor during a fixed Ton time. This current then decays during the Toff time, and the period is re-started when it becomes null. This is detected using a Zero Crossing Detection circuitry (ZCD), as shown on **Figure 267**. With a constant Ton time, the peak current value in the inductor is proportional to the rectified AC input voltage, which provides the power factor correction.
This converter operates with a constant Ton time and a variable frequency due the Toff time variation (depending on the input voltage). It must also include some features to operate when no zero-crossing is detected, or to limit the Ton time in case of over-current (OC). The OC feedback is usually conditioned with the built-in comparator and routed onto an external event input.

*Figure 268* presents the waveform during the various operating modes, with the following defined parameters:

- Ton Min: masks spurious overcurrent (freewheeling diode recovery current), represented as OC blanking
- Ton Max: practically, the converter set-point. It is defined by CMP1
- Toff Min: limits the frequency when the current limit is close to zero (demagnetization is very fast). It is defined with CMP2.
- Toff Max: prevents the system to be stuck if no ZCD occurs. It is defined with CMP4 in auto-delayed mode.

Both Toff values are auto-delayed since the value must be relative to the output falling edge.
Figure 268. Transition mode PFC waveforms
### 27.5 HRTIM registers

#### 27.5.1 HRTIM master timer control register (HRTIM_MCR)

Address offset: 0x000

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

Bits 31:30 **BRSTDMA[1:0]:** Burst DMA update  
These bits define how the update occurs relatively to a burst DMA transaction.  
00: Update done independently from the DMA burst transfer completion  
01: Update done when the DMA burst transfer is completed  
10: Update done on master timer roll-over following a DMA burst transfer completion. This mode only works in continuous mode.  
11: Reserved

Bit 29 **MREPU:** Master timer repetition update  
This bit defines whether an update occurs when the master timer repetition period is completed (either due to roll-over or reset events). MREPU can be set only if BRSTDMA[1:0] = 00 or 01.  
0: Update on repetition disabled  
1: Update on repetition enabled

Bit 28 Reserved, must be kept at reset value.

Bit 27 **PREEN:** Preload enable  
This bit enables the registers preload mechanism and defines whether the write accesses to the memory mapped registers are done into HRTIM’s active or preload registers.  
0: Preload disabled: the write access is directly done into the active register  
1: Preload enabled: the write access is done into the preload register

Bits 26:25 **DACSYNC[1:0]:** DAC synchronization  
A DAC synchronization event can be enabled and generated when the master timer update occurs. These bits are defining on which output the DAC synchronization is sent (refer to **Section 27.3.21: DAC triggers** for connections details).  
00: No DAC trigger generated  
01: Trigger generated on hrtim_dac_trg1  
10: Trigger generated on hrtim_dac_trg2  
11: Trigger generated on hrtim_dac_trg3

Bits 24:23 Reserved, must be kept at reset value.

Bit 22 **TFCEN:** Timer F counter enable  
This bit starts the timer F counter.  
0: Timer F counter disabled  
1: Timer F counter enabled

**Note:** This bit must not be changed within a minimum of 8 cycles of $f_{HRTIM}$ clock.
Bit 21 **TECEN**: Timer E counter enable
This bit starts the timer E counter.
0: Timer E counter disabled
1: Timer E counter enabled

*Note*: This bit must not be changed within a minimum of 8 cycles of $f_{\text{HRTIM}}$ clock.

Bit 20 **TDCEN**: Timer D counter enable
This bit starts the timer D counter.
0: Timer D counter disabled
1: Timer D counter enabled

*Note*: This bit must not be changed within a minimum of 8 cycles of $f_{\text{HRTIM}}$ clock.

Bit 19 **TCCEN**: Timer C counter enable
This bit starts the timer C counter.
0: Timer C counter disabled
1: Timer C counter enabled

*Note*: This bit must not be changed within a minimum of 8 cycles of $f_{\text{HRTIM}}$ clock.

Bit 18 **TBCEN**: Timer B counter enable
This bit starts the timer B counter.
0: Timer B counter disabled
1: Timer B counter enabled

*Note*: This bit must not be changed within a minimum of 8 cycles of $f_{\text{HRTIM}}$ clock.

Bit 17 **TACEN**: Timer A counter enable
This bit starts the timer A counter.
0: Timer A counter disabled
1: Timer A counter enabled

*Note*: This bit must not be changed within a minimum of 8 cycles of $f_{\text{HRTIM}}$ clock.

Bit 16 **MCEN**: Master timer counter enable
This bit starts the master timer counter.
0: Master counter disabled
1: Master counter enabled

*Note*: This bit must not be changed within a minimum of 8 cycles of $f_{\text{HRTIM}}$ clock.

Bits 15:14 **SYNCSRC[1:0]**: Synchronization source
These bits define the source and event to be sent on the synchronization outputs SYNCOUM[2:1]
00: Master timer start
01: Master timer compare 1 event
10: Timer A start/reset
11: Timer A compare 1 event

Bits 13:12 **SYNCOUM[1:0]**: Synchronization output
These bits define the routing and conditioning of the synchronization output event.
00: Disabled
01: Reserved
10: Positive pulse on HRTIM_SCOUT output (16x $f_{\text{HRTIM}}$ clock cycles)
11: Negative pulse on HRTIM_SCOUT output (16x $f_{\text{HRTIM}}$ clock cycles)

*Note*: This bitfield must not be modified once the counter is enabled (TxCEN bit set)

Bit 11 **SYNCSTRTM**: Synchronization starts master
This bit enables the master timer start when receiving a synchronization input event:
0: No effect on the master timer
1: A synchronization input event starts the master timer
Bit 10 **SYNCRSTM**: Synchronization resets master
This bit enables the master timer reset when receiving a synchronization input event:
0: No effect on the master timer
1: A synchronization input event resets the master timer

Bits 9:8 **SYNCIN[1:0]**: Synchronization input
These bits are defining the synchronization input source.
00: Disabled. HRTIM is not synchronized and runs in standalone mode.
01: Reserved
10: Internal event on hrtim_in_sync[2]: the HRTIM is synchronized with the on-chip timer (see Section : Synchronization input).
11: External event on hrtim_in_sync[3]: a positive pulse on HRTIM_SCIN input triggers the HRTIM.
Note: This parameter cannot be changed once the impacted timers are enabled.

Bits 7:6 **INTLVD[1:0]**: Interleaved mode
This bitfield is significant only when the HALF bit is reset. It enables the interleaved mode.
00: Interleaved mode disabled
01: Triple interleaved mode: when HRTIM_MPER register is written, the HRTIM_MCMP1R active register is automatically updated with HRTIM_MPER/3 value, and the HRTIM_MCMP2R active register is automatically updated with 2x (HRTIM_MPER/3) value.
10: Quad interleaved mode: when HRTIM_MPER register is written, the HRTIM_MCMP1R active register is automatically updated with HRTIM_MPER/4 value, the HRTIM_MCMP2R active register is automatically updated with HRTIM_MPER/2 value and the HRTIM_MCMP3R active register is automatically updated with 3x (HRTIM_MPER/4) value.
11: Interleaved mode disabled

Bit 5 **HALF**: Half mode
This bit enables the half duty-cycle mode: the HRTIM_MCMP1R active register is automatically updated with HRTIM_MPER/2 value when HRTIM_MPER register is written.
0: Half mode disabled
1: Half mode enabled

Bit 4 **RETRIG**: Re-triggerable mode
This bit defines the behavior of the master timer counter in single-shot mode.
0: The timer is not re-triggerable: a counter reset can be done only if the counter is stopped (period elapsed)
1: The timer is re-triggerable: a counter reset is done whatever the counter state (running or stopped)

Bit 3 **CONT**: Continuous mode
0: The timer operates in single-shot mode and stops when it reaches the MPER value
1: The timer operates in continuous (free-running) mode and rolls over to zero when it reaches the MPER value

Bits 2:0 **CKPSC[2:0]**: Clock prescaler
These bits define the master timer high-resolution clock prescaler ratio.
The counter clock equivalent frequency (f\_COUNTER) is equal to f\_HRCK / 2^{CKPSC[2:0]}. The prescaling ratio cannot be modified once the timer is enabled.
### 27.5.2 HRTIM master timer interrupt status register (HRTIM_MISR)

Address offset: 0x004  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>MUPD</td>
<td>Master update interrupt flag&lt;br&gt;This bit is set by hardware when the master timer registers are updated.&lt;br&gt;0: No master update interrupt occurred&lt;br&gt;1: Master update interrupt occurred</td>
</tr>
<tr>
<td>14</td>
<td>SYNC</td>
<td>Sync input interrupt flag&lt;br&gt;This bit is set by hardware when a synchronization input event is received.&lt;br&gt;0: No sync input interrupt occurred&lt;br&gt;1: Sync input interrupt occurred</td>
</tr>
<tr>
<td>13</td>
<td>MREP</td>
<td>Master repetition interrupt flag&lt;br&gt;This bit is set by hardware when the master timer repetition period has elapsed.&lt;br&gt;0: No master repetition interrupt occurred&lt;br&gt;1: Master repetition interrupt occurred</td>
</tr>
<tr>
<td>12</td>
<td>MCMP4</td>
<td>Master compare 4 interrupt flag&lt;br&gt;Refer to MCMP1 description</td>
</tr>
<tr>
<td>11</td>
<td>MCMP3</td>
<td>Master compare 3 interrupt flag&lt;br&gt;Refer to MCMP1 description</td>
</tr>
<tr>
<td>10</td>
<td>MCMP2</td>
<td>Master compare 2 interrupt flag&lt;br&gt;Refer to MCMP1 description</td>
</tr>
<tr>
<td>9</td>
<td>MCMP1</td>
<td>Master compare 1 interrupt flag&lt;br&gt;This bit is set by hardware when the master timer counter matches the value programmed in the master compare 1 register.&lt;br&gt;0: No master compare 1 interrupt occurred&lt;br&gt;1: Master compare 1 interrupt occurred</td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.
27.5.3   HRTIM master timer interrupt clear register (HRTIM_MICR)

Address offset: 0x008
Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MUPDC</td>
<td>SYNCC</td>
<td>MREP C</td>
<td>MCMP 4C</td>
<td>MCMP 3C</td>
<td>MCMP 2C</td>
<td>MCMP 1C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:7  Reserved, must be kept at reset value.

- Bit 6  **MUPDC**: Master update interrupt flag clear
  Writing 1 to this bit clears the MUPDC flag in HRTIM_MISR register.

- Bit 5  **SYNCC**: Sync input interrupt flag clear
  Writing 1 to this bit clears the SYNC flag in HRTIM_MISR register.

- Bit 4  **MREPC**: Repetition interrupt flag clear
  Writing 1 to this bit clears the MREP flag in HRTIM_MISR register.

- Bit 3  **MCMP4C**: Master compare 4 interrupt flag clear
  Writing 1 to this bit clears the MCMP4 flag in HRTIM_MISR register.

- Bit 2  **MCMP3C**: Master compare 3 interrupt flag clear
  Writing 1 to this bit clears the MCMP3 flag in HRTIM_MISR register.

- Bit 1  **MCMP2C**: Master compare 2 interrupt flag clear
  Writing 1 to this bit clears the MCMP2 flag in HRTIM_MISR register.

- Bit 0  **MCMP1C**: Master compare 1 interrupt flag clear
  Writing 1 to this bit clears the MCMP1 flag in HRTIM_MISR register.
### 27.5.4 HRTIM master timer DMA interrupt enable register (HRTIM_MDIER)

Address offset: 0x00C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
</tbody>
</table>
| 30  | **MUPDDE**: Master update DMA request enable  
This bit is set and cleared by software to enable/disable the master update DMA requests.  
0: Master update DMA request disabled  
1: Master update DMA request enabled |       |
| 29  | **SYNCDE**: Sync input DMA request enable  
This bit is set and cleared by software to enable/disable the sync input DMA requests.  
0: Sync input DMA request disabled  
1: Sync input DMA request enabled |       |
| 28  | **MREPDE**: Master repetition DMA request enable  
This bit is set and cleared by software to enable/disable the master timer repetition DMA requests.  
0: Repetition DMA request disabled  
1: Repetition DMA request enabled |       |
| 27  | **MCMP4DE**: Master compare 4 DMA request enable  
Refer to MCMP1DE description |       |
| 26  | **MCMP3DE**: Master compare 3 DMA request enable  
Refer to MCMP1DE description |       |
| 25  | **MCMP2DE**: Master compare 2 DMA request enable  
Refer to MCMP1DE description |       |
| 24  | **MCMP1DE**: Master compare 1 DMA request enable  
This bit is set and cleared by software to enable/disable the master timer compare 1 DMA requests.  
0: Compare 1 DMA request disabled  
1: Compare 1 DMA request enabled |       |
| 23  | **MUPDIE**: Master update interrupt enable  
This bit is set and cleared by software to enable/disable the master timer registers update interrupts  
0: Master update interrupts disabled  
1: Master update interrupts enabled |       |

Bits 31:23 Reserved, must be kept at reset value.
Bit 5 **SYNCIE**: Sync input interrupt enable
   This bit is set and cleared by software to enable/disable the sync input interrupts
   0: Sync input interrupts disabled
   1: Sync input interrupts enabled

Bit 4 **MREPIE**: Master repetition interrupt enable
   This bit is set and cleared by software to enable/disable the master timer repetition interrupts
   0: Master repetition interrupt disabled
   1: Master repetition interrupt enabled

Bit 3 **MCMP4IE**: Master compare 4 interrupt enable
   Refer to MCMP1IE description

Bit 2 **MCMP3IE**: Master compare 3 interrupt enable
   Refer to MCMP1IE description

Bit 1 **MCMP2IE**: Master compare 2 interrupt enable
   Refer to MCMP1IE description

Bit 0 **MCMP1IE**: Master compare 1 interrupt enable
   This bit is set and cleared by software to enable/disable the master timer compare 1 interrupt
   0: Compare 1 interrupt disabled
   1: Compare 1 interrupt enabled
27.5.5 HRTIM master timer counter register (HRTIM_MCNTR)

Address offset: 0x010
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 MCNT[15:0]: Counter value

Holds the master timer counter value. This register can only be written when the master timer is stopped (MCEN = 0 in HRTIM_MCR).

Note: For HR clock prescaling ratio below 32 (CKPSC[2:0] < 5), the least significant bits of the counter are not significant. They cannot be written and return 0 when read.

Note: The timer behavior is not guaranteed if the counter value is set above the HRTIM_MPER register value.

27.5.6 HRTIM master timer period register (HRTIM_MPER)

Address offset: 0x014
Reset value: 0x0000 FFDF

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 MPER[15:0]: Master timer period value

This register defines the counter overflow value.

The period value must be above or equal to 3 periods of the f_HRTIM clock, that is 0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2, ..., The maximum value is 0x0000 FFDF.
27.5.7 HRTIM master timer repetition register (HRTIM_MREP)

Address offset: 0x018
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 **MREP[7:0]: Master timer repetition period value**

This register holds the repetition period value for the master counter. It is either the preload register or the active register if preload is disabled.

27.5.8 HRTIM master timer compare 1 register (HRTIM_MCMP1R)

Address offset: 0x01C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **MCMP[15:0]: Master timer compare 1 value**

This register holds the master timer compare 1 value. It is either the preload register or the active register if preload is disabled.

The compare value must be above or equal to 3 periods of the fHRTIM clock, that is 0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...
27.5.9 HRTIM master timer compare 2 register (HRTIM_MCMP2R)

Address offset: 0x024
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **MCMP2[15:0]: Master timer compare 2 value**

This register holds the master timer compare 2 value. It is either the preload register or the active register if preload is disabled.

The compare value must be above or equal to 3 periods of the f_{HRTIM} clock, that is 0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...

27.5.10 HRTIM master timer compare 3 register (HRTIM_MCMP3R)

Address offset: 0x028
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **MCMP3[15:0]: Master timer compare 3 value**

This register holds the master timer compare 3 value. It is either the preload register or the active register if preload is disabled.

The compare value must be above or equal to 3 periods of the f_{HRTIM} clock, that is 0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...
27.5.11  HRTIM master timer compare 4 register (HRTIM_MCMP4R)

Address offset: 0x02C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

MCMP4[15:0]

| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | nw | nw | nw | nw | nw | nw |

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  MCMP4[15:0]: Master timer compare 4 value
This register holds the master timer compare 4 value. It is either the preload register or the active register if preload is disabled.
The compare value must be above or equal to 3 periods of the fHRTIM clock, that is 0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...
27.5.12 HRTIM timer x control register (HRTIM_TIMxCR) (x = A to F)

Address offset: Block A: 0x080
Address offset: Block B: 0x100
Address offset: Block C: 0x180
Address offset: Block D: 0x200
Address offset: Block E: 0x280
Address offset: Block F: 0x300
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:28</th>
<th>UPDGAT[3:0]</th>
<th>PREEN</th>
<th>DACSYNC[1:0]</th>
<th>MSTU</th>
<th>TEU</th>
<th>TDU</th>
<th>TCU</th>
<th>TBU</th>
<th>TAU</th>
<th>TxRSTU</th>
<th>TxREP U</th>
<th>TFU</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>DELCMP4[1:0]</td>
<td>DELCMP2[1:0]</td>
<td>SYNCS</td>
<td>SYNCR</td>
<td>STx</td>
<td>RSNC</td>
<td>U</td>
<td>INTLV[1:0]</td>
<td>PSHPL</td>
<td>HALF</td>
<td>RETRI</td>
<td>CONT</td>
</tr>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:28 **UPDGAT[3:0]**: Update gating

These bits define how the update occurs relatively to the burst DMA transaction and the external update request on update enable inputs hrtim_upd_en[3:1] (see Table 210).

The update events, as mentioned below, can be: MSTU, TFU, TEU, TDU, TCU, TBU, TAU, TxRSTU, TxREP U.

0000: The update occurs independently from the DMA burst transfer
0001: The update occurs when the DMA burst transfer is completed
0010: The update occurs on the update event following the DMA burst transfer completion
0011: The update occurs on a rising edge on hrtim_upd_en1
0100: The update occurs on a rising edge on hrtim_upd_en2
0101: The update occurs on a rising edge on hrtim_upd_en3
0110: The update occurs on the update event following a rising edge on hrtim_upd_en1
0111: The update occurs on the update event following a rising edge on hrtim_upd_en2
1000: The update occurs on the update event following a rising edge on hrtim_upd_en3
Others: Reserved

*Note: This bitfield must be reset before programming a new value.*

For **UPDGAT[3:0]** values equal to 0001, 0011, 0100, 0101, it is possible to have multiple concurrent update source (for instance RSTU and DMA burst).

Bit 27 **PREEN**: Preload enable

This bit enables the registers preload mechanism and defines whether a write access into a preloadable register is done into the active or the preload register.

0: Preload disabled: the write access is directly done into the active register
1: Preload enabled: the write access is done into the preload register
Bits 26:25 **DACSYNC[1:0]**: DAC synchronization
A DAC synchronization event is generated when the timer update occurs. These bits are defining on which output the DAC synchronization is sent (refer to Section 27.3.21: DAC triggers for connections details).
00: No DAC trigger generated
01: Trigger generated on hrtim_dac_trg1
10: Trigger generated on hrtim_dac_trg2
11: Trigger generated on hrtim_dac_trg3

Bit 24 **MSTU**: Master timer update
Register update is triggered by the master timer update.
0: Update by master timer disabled
1: Update by master timer enabled

Bit 23 **TEU**: Timer E update
Register update is triggered by the timer E update
0: Update by timer E disabled
1: Update by timer E enabled

*Note: This bit is reserved for HRTIM_TIMECR. It is only available for HRTIM_TIMACR, HRTIM_TIMBCR, HRTIM_TIMCCR, HRTIM_TIMDCR, HRTIM_TIMFCR.*

Bit 22 **TDU**: Timer D update
Register update is triggered by the timer D update
0: Update by timer D disabled
1: Update by timer D enabled

*Note: This bit is reserved for HRTIM_TIMDCR. It is only available for HRTIM_TIMACR, HRTIM_TIMBCR, HRTIM_TIMCCR, HRTIM_TIMECR, HRTIM_TIMFCR.*

Bit 21 **TCU**: Timer C update
Register update is triggered by the timer C update
0: Update by timer C disabled
1: Update by timer C enabled

*Note: This bit is reserved for HRTIM_TIMCCR. It is only available for HRTIM_TIMACR, HRTIM_TIMBCR, HRTIM_TIMDCR, HRTIM_TIMECR, HRTIM_TIMFCR.*

Bit 20 **TBU**: Timer B update
Register update is triggered by the timer B update
0: Update by timer B disabled
1: Update by timer B enabled

*Note: This bit is reserved for HRTIM_TIMBCR. It is only available for HRTIM_TIMACR, HRTIM_TIMBCR, HRTIM_TIMCCR, HRTIM_TIMECR, HRTIM_TIMFCR.*

Bit 19 **TAU**: Timer A update
Register update is triggered by the timer A update
0: Update by timer A disabled
1: Update by timer A enabled

*Note: This bit is reserved for HRTIM_TIMBCR. It is only available for HRTIM_TIMBCR, HRTIM_TIMCCR, HRTIM_TIMDCR, HRTIM_TIMECR, HRTIM_TIMFCR.*

Bit 18 **TxRSTU**: Timer x reset update
Register update is triggered by timer x counter reset or roll-over to 0 after reaching the period value in continuous mode.
0: Update by timer x reset / roll-over disabled
1: Update by timer x reset / roll-over enabled
Bit 17 **TxREPU**: Timer x repetition update
Register update is triggered when the counter rolls over and HRTIM_REPx = 0
0: Update on repetition disabled
1: Update on repetition enabled

Bit 16 **TFU**: Timer F update
Register update is triggered by the timer F update
0: Update by timer F disabled
1: Update by timer F enabled

*Note: This bit is reserved for HRTIM_TIMFCR. It is only available for HRTIM_TIMACR, HRTIM_TIMBCR, HRTIM_TIMCCR, HRTIM_TIMDCR, HRTIM_TIMESCR.*

Bits 15:14 **DELCMP4[1:0]**: CMP4 auto-delayed mode
This bitfield defines whether the compare register is behaving in standard mode (compare match issued as soon as counter equal compare), or in auto-delayed mode (see Section : Auto-delayed mode).
00: CMP4 register is always active (standard compare mode)
01: CMP4 value is recomputed and is active following a capture 2 event
10: CMP4 value is recomputed and is active following a capture 2 event, or is recomputed and active after Compare 1 match (timeout function if capture 2 event is missing)
11: CMP4 value is recomputed and is active following a capture 2 event, or is recomputed and active after Compare 3 match (timeout function if capture event is missing)

*Note: This bitfield must not be modified once the counter is enabled (TxCEN bit set).*

Bits 13:12 **DELCMP2[1:0]**: CMP2 auto-delayed mode
This bitfield defines whether the compare register is behaving in standard mode (compare match issued as soon as counter equal compare), or in auto-delayed mode (see Section : Auto-delayed mode).
00: CMP2 register is always active (standard compare mode)
01: CMP2 value is recomputed and is active following a capture 1 event
10: CMP2 value is recomputed and is active following a capture 1 event, or is recomputed and active after compare 1 match (timeout function if capture event is missing)
11: CMP2 value is recomputed and is active following a capture 1 event, or is recomputed and active after compare 3 match (timeout function if capture event is missing)

*Note: This bitfield must not be modified once the counter is enabled (TxCEN bit set).*

Bit 11 **SYNCSTRTx**: Synchronization starts timer x
This bit defines the timer x behavior following the synchronization event:
0: No effect on timer x
1: A synchronization input event starts the timer x

Bit 10 **SYNCRSTx**: Synchronization resets timer x
This bit defines the timer x behavior following the synchronization event:
0: No effect on timer x
1: A synchronization input event resets the timer x

Bit 9 **RSYNCU**: Re-synchronized update
This bit specifies whether update source coming outside from the timing unit must be synchronized:
0: The update coming from adjacent timers (when MSTU, TAU, TBU, TCU, TDU, TEU, TFU bit is set) or from a software update (TxSWU bit) is taken into account immediately
1: The update coming from adjacent timers (when MSTU, TAU, TBU, TCU, TDU, TEU, TFU bit is set) or from a software update (TxSWU bit) is taken into account on the following reset/roll-over event.

*Note: This bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise.*
Bits 8:7 **INTLVD[1:0]**: Interleaved mode
   - This bitfield is significant only when the HALF bit is reset. It enables the interleaved mode.
   - 00: Interleaved mode disabled
   - 01: Triple interleaved mode: when HRTIM_PERxR register is written, the HRTIM_CMP1xR active register is automatically updated with HRTIM_PERxR/3 value, and the HRTIM_CMP2xR active register is automatically updated with 2x (HRTIM_PERxR/3) value.
   - 10: Quad interleaved mode: when HRTIM_PERxR register is written, the HRTIM_CMP1xR active register is automatically updated with HRTIM_PERxR/4 value, the HRTIM_CMP2xR active register is automatically updated with HRTIM_PERxR/2 value and the HRTIM_CMP3xR active register is automatically updated with 3x (HRTIM_PERxR/4) value.
   - 11: Interleaved mode disabled

Bit 6 **PSHPLL**: Push-pull mode enable
   - This bit enables the push-pull mode.
   - 0: Push-pull mode disabled
   - 1: Push-pull mode enabled
   
   **Note**: This bitfield must not be modified once the counter is enabled (TxCEN bit set).

Bit 5 **HALF**: Half mode enable
   - This bit enables the half duty-cycle mode: the HRTIM_CMP1xR active register is automatically updated with HRTIM_PERxR/2 value when HRTIM_PERxR register is written.
   - 0: Half mode disabled
   - 1: Half mode enabled

Bit 4 **RETRIG**: Re-triggerable mode
   - This bit defines the counter behavior in single shot mode.
   - 0: The timer is not re-triggerable: a counter reset is done if the counter is stopped (period elapsed in single-shot mode or counter stopped in continuous mode)
   - 1: The timer is re-triggerable: a counter reset is done whatever the counter state.

Bit 3 **CONT**: Continuous mode
   - This bit defines the timer operating mode.
   - 0: The timer operates in single-shot mode and stops when it reaches TIMxPER value
   - 1: The timer operates in continuous mode and rolls over to zero when it reaches TIMxPER value

Bits 2:0 **CKPSCx[2:0]**: HRTIM timer x clock prescaler
   - These bits define the master timer high-resolution clock prescaler ratio.
   - The counter clock equivalent frequency \( f_{\text{COUNTER}} \) is equal to \( f_{\text{HRCK}} / 2^{\text{CKPSC}[2:0]} \)
   - The prescaling ratio cannot be modified once the timer is enabled.
27.5.13 HRTIM timer x interrupt status register (HRTIM_TIMxISR) (x = A to F)

Address offset: Block A: 0x084
Address offset: Block B: 0x104
Address offset: Block C: 0x184
Address offset: Block D: 0x204
Address offset: Block E: 0x284
Address offset: Block F: 0x304
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>O2CPY</th>
<th>O1CPY</th>
<th>O2 STAT</th>
<th>O1 STAT</th>
<th>IPP STAT</th>
<th>CPP STAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:22 Reserved, must be kept at reset value.

- **Bit 21** **O2CPY**: Output 2 copy
  - This status bit is a raw copy of the output 2 state, before the output stage (chopper, polarity). It allows to check the current output state before re-enabling the output after a delayed protection.
  - 0: Output 2 is inactive
  - 1: Output 2 is active

- **Bit 20** **O1CPY**: Output 1 copy
  - This status bit is a raw copy of the output 1 state, before the output stage (chopper, polarity). It allows to check the current output state before re-enabling the output after a delayed protection.
  - 0: Output 1 is inactive
  - 1: Output 1 is active

- **Bit 19** **O2STAT**: Output 2 status
  - This status bit indicates the output 2 state when the delayed idle protection was triggered. This bit is updated upon any new delayed protection entry. This bit is not updated in balanced idle.
  - 0: Output 2 was inactive
  - 1: Output 2 was active

- **Bit 18** **O1STAT**: Output 1 status
  - This status bit indicates the output 1 state when the delayed idle protection was triggered. This bit is updated upon any new delayed protection entry. This bit is not updated in balanced idle.
  - 0: Output 1 was inactive
  - 1: Output 1 was active

- **Bit 17** **IPPSTAT**: Idle push-pull Status
  - This status bit indicates on which output the signal was applied, in push-pull mode balanced fault mode or delayed idle mode, when the protection was triggered (whatever the output state, active or inactive).
  - 0: Protection occurred when the output 1 was active and output 2 forced inactive
  - 1: Protection occurred when the output 2 was active and output 1 forced inactive
Bit 16 **CPPSTAT**: Current push-pull status  
This status bit indicates on which output the signal is currently applied, in push-pull mode. It is only significant in this configuration.  
0: Signal applied on output 1 and output 2 forced inactive  
1: Signal applied on output 2 and output 1 forced inactive  

Bit 15 Reserved, must be kept at reset value.  

Bit 14 **DLYPRRT**: Delayed protection flag  
0: No delayed protection interrupt occurred  
1: Delayed Idle or balanced Idle mode entry occurred  

Bit 13 **RST**: Reset and/or roll-over interrupt flag  
This bit is set by hardware when the timer x counter is reset or rolls over in continuous mode.  
0: No TIMx counter reset/roll-over interrupt occurred  
1: TIMx counter reset/roll-over interrupt occurred  

Bit 12 **RSTx2**: Output 2 reset interrupt flag timer x  
Refer to RSTx1 description  

Bit 11 **SETx2**: Output 2 set interrupt flag timer x  
Refer to SETx1 description  

Bit 10 **RSTx1**: Output 1 reset interrupt flag timer x  
This bit is set by hardware when the Tx1 output is reset (goes from active to inactive mode).  
0: No Tx1 output reset interrupt occurred  
1: Tx1 output reset interrupt occurred  

Bit 9 **SETx1**: Output 1 set interrupt flag timer x  
This bit is set by hardware when the Tx1 output is set (goes from inactive to active mode).  
0: No Tx1 output set interrupt occurred  
1: Tx1 output set interrupt occurred  

Bit 8 **CPT2**: Capture 2 interrupt flag  
Refer to CPT1 description  

Bit 7 **CPT1**: Capture 1 interrupt flag  
This bit is set by hardware when the timer x capture 1 event occurs.  
0: No timer x capture 1 interrupt occurred  
1: Timer x capture 1 interrupt occurred  

Bit 6 **UPD**: Update interrupt flag  
This bit is set by hardware when the timer x update event occurs.  
0: No timer x update interrupt occurred  
1: Timer x update interrupt occurred  

Bit 5 Reserved, must be kept at reset value.  

Bit 4 **REP**: Repetition interrupt flag  
This bit is set by hardware when the timer x repetition period has elapsed.  
0: No timer x repetition interrupt occurred  
1: Timer x repetition interrupt occurred  

Bit 3 **CMP4**: Compare 4 interrupt flag  
Refer to CMP1 description
Bit 2 **CMP3**: Compare 3 interrupt flag
Refer to CMP1 description

Bit 1 **CMP2**: Compare 2 interrupt flag
Refer to CMP1 description

Bit 0 **CMP1**: Compare 1 interrupt flag
This bit is set by hardware when the timer x counter matches the value programmed in the compare 1 register.
0: No compare 1 interrupt occurred
1: Compare 1 interrupt occurred

### 27.5.14 HRTIM timer x interrupt clear register
(HRTIM_TIMxICR) (x = A to F)
Address offset: Block A: 0x088
Address offset: Block B: 0x108
Address offset: Block C: 0x188
Address offset: Block D: 0x208
Address offset: Block E: 0x288
Address offset: Block F: 0x308
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:15</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 14</td>
<td><strong>DLYPRTC</strong>: Delayed protection flag clear</td>
</tr>
<tr>
<td>Writing 1 to this bit clears the DLYPRT flag in HRTIM_TIMxISR register</td>
<td></td>
</tr>
<tr>
<td>Bit 13</td>
<td><strong>RSTC</strong>: Reset interrupt flag clear</td>
</tr>
<tr>
<td>Writing 1 to this bit clears the RST flag in HRTIM_TIMxISR register</td>
<td></td>
</tr>
<tr>
<td>Bit 12</td>
<td><strong>RSTx2C</strong>: Output 2 reset flag clear timer x</td>
</tr>
<tr>
<td>Writing 1 to this bit clears the RSTx2 flag in HRTIM_TIMxISR register</td>
<td></td>
</tr>
<tr>
<td>Bit 11</td>
<td><strong>SETx2C</strong>: Output 2 set flag clear timer x</td>
</tr>
<tr>
<td>Writing 1 to this bit clears the SETx2 flag in HRTIM_TIMxISR register</td>
<td></td>
</tr>
<tr>
<td>Bit 10</td>
<td><strong>RSTx1C</strong>: Output 1 reset flag clear timer x</td>
</tr>
<tr>
<td>Writing 1 to this bit clears the RSTx1 flag in HRTIM_TIMxISR register</td>
<td></td>
</tr>
<tr>
<td>Bit 9</td>
<td><strong>SETx1C</strong>: Output 1 set flag clear timer x</td>
</tr>
<tr>
<td>Writing 1 to this bit clears the SETx1 flag in HRTIM_TIMxISR register</td>
<td></td>
</tr>
</tbody>
</table>
Bit 8 **CPT2C**: Capture 2 interrupt flag clear  
   Writing 1 to this bit clears the CPT2 flag in HRTIM_TIMxISR register

Bit 7 **CPT1C**: Capture 1 interrupt flag clear  
   Writing 1 to this bit clears the CPT1 flag in HRTIM_TIMxISR register

Bit 6 **UPDC**: Update interrupt flag clear  
   Writing 1 to this bit clears the UPD flag in HRTIM_TIMxISR register

Bit 5 Reserved, must be kept at reset value.

Bit 4 **REPC**: Repetition interrupt flag clear  
   Writing 1 to this bit clears the REP flag in HRTIM_TIMxISR register

Bit 3 **CMP4C**: Compare 4 interrupt flag clear  
   Writing 1 to this bit clears the CMP4 flag in HRTIM_TIMxISR register

Bit 2 **CMP3C**: Compare 3 interrupt flag clear  
   Writing 1 to this bit clears the CMP3 flag in HRTIM_TIMxISR register

Bit 1 **CMP2C**: Compare 2 interrupt flag clear  
   Writing 1 to this bit clears the CMP2 flag in HRTIM_TIMxISR register

Bit 0 **CMP1C**: Compare 1 interrupt flag clear  
   Writing 1 to this bit clears the CMP1 flag in HRTIM_TIMxISR register

### 27.5.15 HRTIM timer x DMA interrupt enable register (HRTIM_TIMxDIER) (x = A to F)

Address offset: Block A: 0x08C  
Address offset: Block B: 0x10C  
Address offset: Block C: 0x18C  
Address offset: Block D: 0x20C  
Address offset: Block E: 0x28C  
Address offset: Block F: 0x30C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>DLYPR</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>30</td>
<td>RSTDE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>29</td>
<td>RSTx2DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>28</td>
<td>SETx2DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>27</td>
<td>RSTx1DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>26</td>
<td>SETx1DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>25</td>
<td>CPT2DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>24</td>
<td>CPT1DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>23</td>
<td>UPDDE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>22</td>
<td>REPDE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>21</td>
<td>CMP4DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>20</td>
<td>CMP3DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>19</td>
<td>CMP2DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>18</td>
<td>CMP1DE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>17</td>
<td>Res.</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>16</td>
<td>Res.</td>
<td>rw</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>DLYPR</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>14</td>
<td>RSTIE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>13</td>
<td>RSTx2IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>12</td>
<td>SETx2IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>RSTx1IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>SETx1IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>9</td>
<td>CPT2IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>CPT1IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>UPDIE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>REPIE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>CMP4IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>CMP3IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>CMP2IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>CMP1IE</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>Res.</td>
<td>rw</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>Res.</td>
<td>rw</td>
<td>1</td>
</tr>
</tbody>
</table>
Bit 31  Reserved, must be kept at reset value.

Bit 30  **DLYPRTDE**: Delayed protection DMA request enable
        This bit is set and cleared by software to enable/disable DMA requests on delayed protection.
        0: Delayed protection DMA request disabled
        1: Delayed protection DMA request enabled

Bit 29  **RSTDE**: Reset/roll-over DMA request enable
        This bit is set and cleared by software to enable/disable DMA requests on timer x counter reset or
        roll-over in continuous mode.
        0: Timer x counter reset/roll-over DMA request disabled
        1: Timer x counter reset/roll-over DMA request enabled

Bit 28  **RSTx2DE**: Output 2 reset DMA request enable timer x
        Refer to RSTx1DE description

Bit 27  **SETx2DE**: Output 2 set DMA request enable timer x
        Refer to SETx1DE description

Bit 26  **RSTx1DE**: Output 1 reset DMA request enable timer x
        This bit is set and cleared by software to enable/disable Tx1 output reset DMA requests.
        0: Tx1 output reset DMA request disabled
        1: Tx1 output reset DMA request enabled

Bit 25  **SETx1DE**: Output 1 set DMA request enable timer x
        This bit is set and cleared by software to enable/disable Tx1 output set DMA requests.
        0: Tx1 output set DMA request disabled
        1: Tx1 output set DMA request enabled

Bit 24  **CPT2DE**: Capture 2 DMA request enable
        Refer to CPT1DE description

Bit 23  **CPT1DE**: Capture 1 DMA request enable
        This bit is set and cleared by software to enable/disable capture 1 DMA requests.
        0: Capture 1 DMA request disabled
        1: Capture 1 DMA request enabled

Bit 22  **UPDDE**: Update DMA request enable
        This bit is set and cleared by software to enable/disable DMA requests on update event.
        0: Update DMA request disabled
        1: Update DMA request enabled

Bit 21  Reserved, must be kept at reset value.

Bit 20  **REPDE**: Repetition DMA request enable
        This bit is set and cleared by software to enable/disable DMA requests on repetition event.
        0: Repetition DMA request disabled
        1: Repetition DMA request enabled

Bit 19  **CMP4DE**: Compare 4 DMA request enable
        Refer to CMP1DE description

Bit 18  **CMP3DE**: Compare 3 DMA request enable
        Refer to CMP1DE description

Bit 17  **CMP2DE**: Compare 2 DMA request enable
        Refer to CMP1DE description
Bit 16 **CMP1DE**: Compare 1 DMA request enable
   This bit is set and cleared by software to enable/disable the compare 1 DMA requests.
   0: Compare 1 DMA request disabled
   1: Compare 1 DMA request enabled

Bit 15 Reserved, must be kept at reset value.

Bit 14 **DLYPRTIE**: Delayed protection interrupt enable
   This bit is set and cleared by software to enable/disable interrupts on delayed protection.
   0: Delayed protection interrupts disabled
   1: Delayed protection interrupts enabled

Bit 13 **RSTIE**: Reset/roll-over interrupt enable
   This bit is set and cleared by software to enable/disable interrupts on timer x counter reset or roll-over in continuous mode.
   0: Timer x counter reset/roll-over interrupt disabled
   1: Timer x counter reset/roll-over interrupt enabled

Bit 12 **RSTx2IE**: Output 2 reset interrupt enable timer x
   Refer to RSTx1IE description

Bit 11 **SETx2IE**: Output 2 set interrupt enable timer x
   Refer to SETx1IE description

Bit 10 **RSTx1IE**: Output 1 reset interrupt enable timer x
   This bit is set and cleared by software to enable/disable Tx1 output reset interrupts.
   0: Tx1 output reset interrupts disabled
   1: Tx1 output reset interrupts enabled

Bit 9 **SETx1IE**: Output 1 set interrupt enable timer x
   This bit is set and cleared by software to enable/disable Tx1 output set interrupts.
   0: Tx1 output set interrupts disabled
   1: Tx1 output set interrupts enabled

Bit 8 **CPT2IE**: Capture interrupt enable
   Refer to CPT1IE description

Bit 7 **CPT1IE**: Capture interrupt enable
   This bit is set and cleared by software to enable/disable capture 1 interrupts.
   0: Capture 1 interrupts disabled
   1: Capture 1 interrupts enabled

Bit 6 **UPDIE**: Update interrupt enable
   This bit is set and cleared by software to enable/disable update event interrupts.
   0: Update interrupts disabled
   1: Update interrupts enabled

Bit 5 Reserved, must be kept at reset value.

Bit 4 **REP1E**: Repetition interrupt enable
   This bit is set and cleared by software to enable/disable repetition event interrupts.
   0: Repetition interrupts disabled
   1: Repetition interrupts enabled

Bit 3 **CMP4IE**: Compare 4 interrupt enable
   Refer to CMP1IE description
Bit 2 **CMP3IE**: Compare 3 interrupt enable  
   Refer to CMP1IE description  

Bit 1 **CMP2IE**: Compare 2 interrupt enable  
   Refer to CMP1IE description  

Bit 0 **CMP1IE**: Compare 1 interrupt enable  
   This bit is set and cleared by software to enable/disable the compare 1 interrupts.  
   0: Compare 1 interrupt disabled  
   1: Compare 1 interrupt enabled
### 27.5.16 HRTIM timer x counter register (HRTIM_CNTxR) (x = A to F)

Address offset: Block A: 0x090  
Address offset: Block B: 0x110  
Address offset: Block C: 0x190  
Address offset: Block D: 0x210  
Address offset: Block E: 0x290  
Address offset: Block F: 0x310  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CNTx[15:0]

<table>
<thead>
<tr>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
</tr>
</thead>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 CNTx[15:0]: Timer x counter value

- This register holds the timer x counter value. It can only be written when the timer is stopped (TxCEN = 0 in HRTIM_TIMxCR).
- **Note:** For HR clock prescaling ratio below 32 (CKPSC[2:0] < 5), the least significant bits of the counter are not significant. They cannot be written and return 0 when read.
- **Note:** The timer behavior is not guaranteed if the counter value is above the HRTIM_PERxR register value.

### 27.5.17 HRTIM timer x period register (HRTIM_PERxR) (x = A to F)

Address offset: Block A: 0x094  
Address offset: Block B: 0x114  
Address offset: Block C: 0x194  
Address offset: Block D: 0x214  
Address offset: Block E: 0x294  
Address offset: Block F: 0x314  
Reset value: 0x0000 FFDF

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

PERx[15:0]

<table>
<thead>
<tr>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
</tr>
</thead>
</table>
Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **PERx[15:0]**: Timer x period value

This register holds timer x period value.
This register holds either the content of the preload register or the content of the active register if preload is disabled.
The period value must be above or equal to 3 periods of the \( f_{\text{HRTIM}} \) clock, that is 0x60 if \( \text{CKPSC}[2:0] = 0 \), 0x30 if \( \text{CKPSC}[2:0] = 1 \), 0x18 if \( \text{CKPSC}[2:0] = 2 \),...
The maximum value is 0x0000 FFDF.
### 27.5.18 HRTIM timer x repetition register (HRTIM_REPxR) (x = A to F)

Address offset: Block A: 0x098
Address offset: Block B: 0x118
Address offset: Block C: 0x198
Address offset: Block D: 0x218
Address offset: Block E: 0x298
Address offset: Block F: 0x318
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 **REPx[7:0]**: Timer x repetition period value
- This register holds the repetition period value.
- This register holds either the content of the preload register or the content of the active register if preload is disabled.

### 27.5.19 HRTIM timer x compare 1 register (HRTIM_CMP1xR) (x = A to F)

Address offset: Block A: 0x09C
Address offset: Block B: 0x11C
Address offset: Block C: 0x19C
Address offset: Block D: 0x21C
Address offset: Block E: 0x29C
Address offset: Block F: 0x31C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CMP1x[15:0]**
- rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **CMP1x[15:0]:** Timer x compare 1 value
- This register holds the compare 1 value.
- This register holds either the content of the preload register or the content of the active register if preload is disabled.
- The compare value must be either null or above or equal to 3 periods of the $f_{\text{HRTIM}}$ clock, that is 0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,....
- The null value is programmed following the use case described in Section : Null duty cycle exception case.
### 27.5.20 HRTIM timer x compare 1 compound register (HRTIM_CMP1CxR) (x = A to F)

- Address offset: Block A: 0x0A0
- Address offset: Block B: 0x120
- Address offset: Block C: 0x1A0
- Address offset: Block D: 0x220
- Address offset: Block E: 0x2A0
- Address offset: Block F: 0x320
- Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:16 **REPx[7:0]**: Timer x repetition value aliased from HRTIMx_REPx register

This bitfield is an alias from the REPx[7:0] bitfield in the HRTIMx_REPxR register.

Bits 15:0 **CMP1x[15:0]**: Timer x compare 1 value

This bitfield is an alias from the CMP1x[15:0] bitfield in the HRTIMx_CMP1xR register.

### 27.5.21 HRTIM timer x compare 2 register (HRTIM_CMP2xR) (x = A to F)

- Address offset: Block A: 0x0A4
- Address offset: Block B: 0x124
- Address offset: Block C: 0x1A4
- Address offset: Block D: 0x224
- Address offset: Block E: 0x2A4
- Address offset: Block F: 0x324
- Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**CMP2x[15:0]**
RM0440

High-resolution timer (HRTIM)

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **CMP2x[15:0]:** Timer x compare 2 value

This register holds the compare 2 value.
This register holds either the content of the preload register or the content of the active register if preload is disabled.
The compare value must be above or equal to 3 periods of the \( f_{\text{HRTIM}} \) clock, that is 0x60 if \( \text{CKPSC}[2:0] = 0 \), 0x30 if \( \text{CKPSC}[2:0] = 1 \), 0x18 if \( \text{CKPSC}[2:0] = 2 \), ... This register behaves as an auto-delayed compare register, if enabled with DELCMP2[1:0] bits in HRTIM_TIMxCR.
27.5.22  HRTIM timer x compare 3 register (HRTIM_CMP3xR) (x = A to F)

Address offset: Block A: 0x0A8  
Address offset: Block B: 0x128  
Address offset: Block C: 0x1A8  
Address offset: Block D: 0x228  
Address offset: Block E: 0x2A8  
Address offset: Block F: 0x328  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  **CMP3x[15:0]**: Timer x compare 3 value

This register holds the compare 3 value.
This register holds either the content of the preload register or the content of the active register if preload is disabled.
The compare value must be either null or above or equal to 3 periods of the \( f_{HRTIM} \) clock (0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...).
The null value is programmed following the use case described in **Section: Null duty cycle exception case**.
27.5.23 HRTIM timer x compare 4 register (HRTIM_CMP4xR) (x = A to F)

Address offset: Block A: 0x0AC
Address offset: Block B: 0x12C
Address offset: Block C: 0x1AC
Address offset: Block D: 0x22C
Address offset: Block E: 0x2AC
Address offset: Block F: 0x32C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

CMP4x[15:0]

Bits 31:16 Reserved, must be kept at reset value.
Bits 15:0 **CMP4x[15:0]:** Timer x compare 4 value

This register holds the compare 4 value.
This register holds either the content of the preload register or the content of the active register if preload is disabled.
The compare value must be above or equal to 3 periods of the $f_{\text{HRTIM}}$ clock, that is 0x60 if CKPSC[2:0] = 0, 0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...
This register can behave as an auto-delayed compare register, if enabled with DELCMP4[1:0] bits in HRTIM_TIMxCR.
27.5.24  HRTIM timer x capture 1 register (HRTIM_CPT1xR) (x = A to F)

Address offset: Block A: 0x0B0
Address offset: Block B: 0x130
Address offset: Block C: 0x1B0
Address offset: Block D: 0x230
Address offset: Block E: 0x2B0
Address offset: Block F: 0x330
Reset value: 0x0000 0000

Note: In up/down mode (UDM bit set to 1), the capture value is referred to:
- counting reset, when up-counting
- the PER event when down counting

The DIR bit allows to discriminate the up-down phases when reading the captured value.

Note: This is a regular resolution register: for HR clock prescaling ratio below 32
(CKPSC[2:0] < 5), the least significant bits of the counter are not significant. They cannot be
written and return 0 when read.
27.5.25 HRTIM timer x capture 2 register (HRTIM_CPT2xR)
(x = A to F)

Address offset: Block A: 0x0B4
Address offset: Block B: 0x134
Address offset: Block C: 0x1B4
Address offset: Block D: 0x234
Address offset: Block E: 0x2B4
Address offset: Block F: 0x334

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

Note: In up/down mode (UDM bit set to 1), the capture value is referred to:
- counting reset, when up-counting
- the PER event when down counting

The DIR bit allows to discriminate the up-down phases when reading the captured value.

Note: This is a regular resolution register: for HR clock prescaling ratio below 32
(CKPSC[2:0] < 5), the least significant bits of the counter are not significant. They cannot be written and return 0 when read.
27.5.26  HRTIM timer x deadtime register (HRTIM_DTxR) (x = A to F)

Address offset: Block A: 0x0B8
Address offset: Block B: 0x138
Address offset: Block C: 0x1B8
Address offset: Block D: 0x238
Address offset: Block E: 0x2B8
Address offset: Block F: 0x338
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29:26</th>
<th>Bit 25</th>
<th>Bit 24:16</th>
<th>Bit 15</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTFLKx</td>
<td>DTFSLKx</td>
<td>Reserved</td>
<td>SDTFx</td>
<td>DTFx[8:0]</td>
<td>DTRLKx</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31  **DTFLKx**: Deadtime falling lock timer x

This write-once bit prevents the deadtime (sign and value) to be modified, if enabled.
0: Deadtime falling value and sign is writable
1: Deadtime falling value and sign is read-only

*Note: This bit is not preloaded*

Bit 30  **DTFSLKx**: Deadtime falling sign lock timer x

This write-once bit prevents the sign of falling deadtime to be modified, if enabled.
0: Deadtime falling sign is writable
1: Deadtime falling sign is read-only

*Note: This bit is not preloaded.*

Bits 29:26  Reserved, must be kept at reset value.

Bit 25  **SDTFx**: Sign deadtime falling value timer x

This register determines whether the deadtime is positive (signals not overlapping) or negative (signals overlapping).
0: Positive deadtime on falling edge
1: Negative deadtime on falling edge

Bits 24:16  **DTFx[8:0]**: Deadtime falling value timer x

This register holds the value of the deadtime following a falling edge of reference PWM signal.
\[ t_{DTL} = DTFx[8:0] \times t_{DTG} \]

Bit 15  **DTRLKx**: Deadtime rising lock timer x

This write-once bit prevents the deadtime (sign and value) to be modified, if enabled.
0: Deadtime rising value and sign is writable
1: Deadtime rising value and sign is read-only

*Note: This bit is not preloaded.*
Bit 14 **DTRSLKx**: Deadtime rising sign lock timer x
- This write-once bit prevents the sign of deadtime to be modified, if enabled.
- 0: Deadtime rising sign is writable
- 1: Deadtime rising sign is read-only

**Note**: This bit is not preloaded.

Bit 13 Reserved, must be kept at reset value.

Bits 12:10 **DTPRSC[2:0]**: Deadtime prescaler
- This register holds the value of the deadtime clock prescaler determined by the following formula:
  \[ t_{DTG} = \left(2^{\text{DTPRSC}[2:0]}\right) \times (t_{\text{HRTIM}} / 8) \]
- (see **Table 222: Deadtime resolution and max absolute values**)
- This bitfield is read-only as soon as any of the lock bit is enabled (DTFLKs, DTFSLKx, DTRLKx, DTRSLKx).

Bit 9 **SDTRx**: Sign deadtime rising value timer x
- This register determines whether the deadtime is positive or negative (overlapping signals).
- 0: Positive deadtime on rising edge
- 1: Negative deadtime on rising edge

Bits 8:0 **DTRx[8:0]**: Deadtime rising value timer x
- This register holds the value of the deadtime following a rising edge of reference PWM signal.
  \[ t_{DTR} = DTRx[8:0] \times t_{DTG} \]
# 27.5.27 HRTIM timer x output 1 set register (HRTIM_SETx1R) (x = A to F)

Address offset: Block A: 0x0BC
Address offset: Block B: 0x13C
Address offset: Block C: 0x1BC
Address offset: Block D: 0x23C
Address offset: Block E: 0x2BC
Address offset: Block F: 0x33C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td><strong>UPDATE</strong></td>
</tr>
<tr>
<td>30</td>
<td>ExtEVNT10: External event 10</td>
</tr>
<tr>
<td>29</td>
<td>ExtEVNT9: External event 9</td>
</tr>
<tr>
<td>28</td>
<td>ExtEVNT8: External event 8</td>
</tr>
<tr>
<td>27</td>
<td>ExtEVNT7: External event 7</td>
</tr>
<tr>
<td>26</td>
<td>ExtEVNT6: External event 6</td>
</tr>
<tr>
<td>25</td>
<td>ExtEVNT5: External event 5</td>
</tr>
<tr>
<td>24</td>
<td>ExtEVNT4: External event 4</td>
</tr>
<tr>
<td>23</td>
<td>ExtEVNT3: External event 3</td>
</tr>
<tr>
<td>22</td>
<td>ExtEVNT2: External event 2</td>
</tr>
<tr>
<td>21</td>
<td>ExtEVNT1: External event 1</td>
</tr>
<tr>
<td>20</td>
<td>TimeEVNT9: Timer event 9</td>
</tr>
<tr>
<td>19</td>
<td>TimeEVNT8: Timer event 8</td>
</tr>
<tr>
<td>18</td>
<td>TimeEVNT7: Timer event 7</td>
</tr>
<tr>
<td>17</td>
<td>TimeEVNT6: Timer event 6</td>
</tr>
<tr>
<td>16</td>
<td>TimeEVNT5: Timer event 5</td>
</tr>
</tbody>
</table>

Bit 31 **UPDATE**: Registers update (transfer preload to active)
Register update event forces the output to its active state.

Bit 30 **EXTEVNT10**: External event 10
Refer to ExtEVNT1 description.

Bit 29 **EXTEVNT9**: External event 9
Refer to ExtEVNT1 description.

Bit 28 **EXTEVNT8**: External event 8
Refer to ExtEVNT1 description.

Bit 27 **EXTEVNT7**: External event 7
Refer to ExtEVNT1 description.

Bit 26 **EXTEVNT6**: External event 6
Refer to ExtEVNT1 description.

Bit 25 **EXTEVNT5**: External event 5
Refer to ExtEVNT1 description.

Bit 24 **EXTEVNT4**: External event 4
Refer to ExtEVNT1 description.

Bit 23 **EXTEVNT3**: External event 3
Refer to ExtEVNT1 description.

Bit 22 **EXTEVNT2**: External event 2
Refer to ExtEVNT1 description.

Bit 21 **EXTEVNT1**: External event 1
External event 1 forces the output to its active state.

Bit 20 **TIMEEVNT9**: Timer event 9
Refer to TimeEVNT1 description.
Bit 19  **TIMEVNT8**: Timer event 8
Refer to **TIMEVNT1** description.

Bit 18  **TIMEVNT7**: Timer event 7
Refer to **TIMEVNT1** description.

Bit 17  **TIMEVNT6**: Timer event 6
Refer to **TIMEVNT1** description.

Bit 16  **TIMEVNT5**: Timer event 5
Refer to **TIMEVNT1** description.

Bit 15  **TIMEVNT4**: Timer event 4
Refer to **TIMEVNT1** description.

Bit 14  **TIMEVNT3**: Timer event 3
Refer to **TIMEVNT1** description.

Bit 13  **TIMEVNT2**: Timer event 2
Refer to **TIMEVNT1** description.

Bit 12  **TIMEVNT1**: Timer event 1
Timers event 1 forces the output to its active state (refer to Table 219 for timer events assignments).

Bit 11  **MSTCMP4**: Master compare 4
Master timer compare 4 event forces the output to its active state.

Bit 10  **MSTCMP3**: Master compare 3
Master timer compare 3 event forces the output to its active state.

Bit 9  **MSTCMP2**: Master compare 2
Master timer compare 2 event forces the output to its active state.

Bit 8  **MSTCMP1**: Master compare 1
Master timer compare 1 event forces the output to its active state.

Bit 7  **MSTPER**: Master period
The master timer counter roll-over in continuous mode, or to the master timer reset in single-shot mode forces the output to its active state.

Bit 6  **CMP4**: Timer x compare 4
Timer A compare 4 event forces the output to its active state.

Bit 5  **CMP3**: Timer x compare 3
Timer A compare 3 event forces the output to its active state.

Bit 4  **CMP2**: Timer x compare 2
Timer A compare 2 event forces the output to its active state.

Bit 3  **CMP1**: Timer x compare 1
Timer A compare 1 event forces the output to its active state.
Bit 2 **PER:** Timer x period
   Timer A period event forces the output to its active state.
   Note: *In up/down mode (UDM bit set to 1), the counter period event is defined as per the OUTROM[1:0] bit setting.*

Bit 1 **RESYNC:** Timer A resynchronization
   Timer A reset event coming solely from software or SYNC input forces the output to its active state.
   Note: *Other timer reset are not affecting the output when RESYNC=1.*

Bit 0 **SST:** Software set trigger
   This bit forces the output to its active state. This bit can only be set by software and is reset by hardware.
   Note: *This bit is not preloaded.*
27.5.28 HRTIM timer x output 1 reset register (HRTIM_RSTx1R) (x = A to F)

Address offset: Block A: 0x0C0
Address offset: Block B: 0x140
Address offset: Block C: 0x1C0
Address offset: Block D: 0x240
Address offset: Block E: 0x2C0
Address offset: Block F: 0x340
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>UPDATE</td>
</tr>
<tr>
<td>30</td>
<td>EXTEVNT10</td>
</tr>
<tr>
<td>29</td>
<td>EXTEVNT9</td>
</tr>
<tr>
<td>28</td>
<td>EXTEVNT8</td>
</tr>
<tr>
<td>27</td>
<td>EXTEVNT7</td>
</tr>
<tr>
<td>26</td>
<td>EXTEVNT6</td>
</tr>
<tr>
<td>25</td>
<td>EXTEVNT5</td>
</tr>
<tr>
<td>24</td>
<td>EXTEVNT4</td>
</tr>
<tr>
<td>23</td>
<td>EXTEVNT3</td>
</tr>
<tr>
<td>22</td>
<td>EXTEVNT2</td>
</tr>
<tr>
<td>21</td>
<td>EXTEVNT1</td>
</tr>
<tr>
<td>20</td>
<td>TIMEVNT9</td>
</tr>
<tr>
<td>19</td>
<td>TIMEVNT8</td>
</tr>
<tr>
<td>18</td>
<td>TIMEVNT7</td>
</tr>
<tr>
<td>17</td>
<td>TIMEVNT6</td>
</tr>
<tr>
<td>16</td>
<td>TIMEVNT5</td>
</tr>
</tbody>
</table>

Bit 31 **UPDATE**: Registers update (transfer preload to active)
Register update event forces the output to its active state.

Bit 30 **EXTEVNT10**: External event 10
Refer to EXTEVNT1 description.

Bit 29 **EXTEVNT9**: External event 9
Refer to EXTEVNT1 description.

Bit 28 **EXTEVNT8**: External event 8
Refer to EXTEVNT1 description.

Bit 27 **EXTEVNT7**: External event 7
Refer to EXTEVNT1 description.

Bit 26 **EXTEVNT6**: External event 6
Refer to EXTEVNT1 description.

Bit 25 **EXTEVNT5**: External event 5
Refer to EXTEVNT1 description.

Bit 24 **EXTEVNT4**: External event 4
Refer to EXTEVNT1 description.

Bit 23 **EXTEVNT3**: External event 3
Refer to EXTEVNT1 description.

Bit 22 **EXTEVNT2**: External event 2
Refer to EXTEVNT1 description.

Bit 21 **EXTEVNT1**: External event 1
External event 1 forces the output to its active state.

Bit 20 **TIMEVNT9**: Timer event 9
Refer to TIMEVNT1 description.
Bit 19 **TIMEVNT8**: Timer event 8
   Refer to **TIMEVNT1** description.

Bit 18 **TIMEVNT7**: Timer event 7
   Refer to **TIMEVNT1** description.

Bit 17 **TIMEVNT6**: Timer event 6
   Refer to **TIMEVNT1** description.

Bit 16 **TIMEVNT5**: Timer event 5
   Refer to **TIMEVNT1** description.

Bit 15 **TIMEVNT4**: Timer event 4
   Refer to **TIMEVNT1** description.

Bit 14 **TIMEVNT3**: Timer event 3
   Refer to **TIMEVNT1** description.

Bit 13 **TIMEVNT2**: Timer event 2
   Refer to **TIMEVNT1** description.

Bit 12 **TIMEVNT1**: Timer event 1
   Timers event 1 forces the output to its active state (refer to *Table 219* for timer events assignments).

Bit 11 **MSTCMP4**: Master compare 4
   Master timer compare 4 event forces the output to its active state.

Bit 10 **MSTCMP3**: Master compare 3
   Master timer compare 3 event forces the output to its active state.

Bit 9 **MSTCMP2**: Master compare 2
   Master timer compare 2 event forces the output to its active state.

Bit 8 **MSTCMP1**: Master compare 1
   Master timer compare 1 event forces the output to its active state.

Bit 7 **MSTPER**: Master period
   The master timer counter roll-over in continuous mode, or to the master timer reset in single-shot mode forces the output to its active state.

Bit 6 **CMP4**: Timer x compare 4
   Timer A compare 4 event forces the output to its active state.

Bit 5 **CMP3**: Timer x compare 3
   Timer A compare 3 event forces the output to its active state.

Bit 4 **CMP2**: Timer x compare 2
   Timer A compare 2 event forces the output to its active state.

Bit 3 **CMP1**: Timer x compare 1
   Timer A compare 1 event forces the output to its active state.
**High-resolution timer (HRTIM)**

Bit 2 **PER**: Timer x period
    Timer A period event forces the output to its active state.
    
    *Note*: In up/down mode (UDM bit set to 1), the counter period event is defined as per the OUTROM[1:0] bit setting.

Bit 1 **RESYNC**: Timer A resynchronization
    Timer A reset event coming solely from software or SYNC input forces the output to its active state.
    
    *Note*: Other timer reset are not affecting the output when RESYNC=1.

Bit 0 **SST**: Software set trigger
    This bit forces the output to its active state. This bit can only be set by software and is reset by hardware.
    
    *Note*: This bit is not preloaded.

### 27.5.29 HRTIM timer x output 2 set register (HRTIM_SETx2R) (x = A to F)

Address offset: Block A: 0x0C4
Address offset: Block B: 0x144
Address offset: Block C: 0x1C4
Address offset: Block D: 0x244
Address offset: Block E: 0x2C4
Address offset: Block F: 0x344

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>UPDATE</td>
<td>EXT EVNT1</td>
<td>EXT EVNT9</td>
<td>EXT EVNT8</td>
<td>EXT EVNT7</td>
<td>EXT EVNT6</td>
<td>EXT EVNT5</td>
<td>EXT EVNT4</td>
<td>EXT EVNT3</td>
<td>EXT EVNT2</td>
<td>EXT EVNT1</td>
<td>TIM EVNT14</td>
<td>TIM EVNT13</td>
<td>TIM EVNT12</td>
<td>TIM EVNT11</td>
<td>TIM EVNT10</td>
</tr>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **UPDATE**: Registers update (transfer preload to active)
    Register update event forces the output to its active state.

Bit 30 **EXTEVNT10**: External event 10
    Refer to EXTEVNT1 description.

Bit 29 **EXTEVNT9**: External event 9
    Refer to EXTEVNT1 description.

Bit 28 **EXTEVNT8**: External event 8
    Refer to EXTEVNT1 description.

Bit 27 **EXTEVNT7**: External event 7
    Refer to EXTEVNT1 description.

Bit 26 **EXTEVNT6**: External event 6
    Refer to EXTEVNT1 description.
Bit 25 **EXTEVNT5**: External event 5  
Refer to EXTEVNT1 description.

Bit 24 **EXTEVNT4**: External event 4  
Refer to EXTEVNT1 description.

Bit 23 **EXTEVNT3**: External event 3  
Refer to EXTEVNT1 description.

Bit 22 **EXTEVNT2**: External event 2  
Refer to EXTEVNT1 description.

Bit 21 **EXTEVNT1**: External event 1  
External event 1 forces the output to its active state.

Bit 20 **TIMEVNT9**: Timer event 9  
Refer to TIMEVNT1 description.

Bit 19 **TIMEVNT8**: Timer event 8  
Refer to TIMEVNT1 description.

Bit 18 **TIMEVNT7**: Timer event 7  
Refer to TIMEVNT1 description.

Bit 17 **TIMEVNT6**: Timer event 6  
Refer to TIMEVNT1 description.

Bit 16 **TIMEVNT5**: Timer event 5  
Refer to TIMEVNT1 description.

Bit 15 **TIMEVNT4**: Timer event 4  
Refer to TIMEVNT1 description.

Bit 14 **TIMEVNT3**: Timer event 3  
Refer to TIMEVNT1 description.

Bit 13 **TIMEVNT2**: Timer event 2  
Refer to TIMEVNT1 description.

Bit 12 **TIMEVNT1**: Timer event 1  
Timers event 1 forces the output to its active state (refer to *Table 219* for timer events assignments).

Bit 11 **MSTCMP4**: Master compare 4  
Master timer compare 4 event forces the output to its active state.

Bit 10 **MSTCMP3**: Master compare 3  
Master timer compare 3 event forces the output to its active state.

Bit 9 **MSTCMP2**: Master compare 2  
Master timer compare 2 event forces the output to its active state.

Bit 8 **MSTCMP1**: Master compare 1  
Master timer compare 1 event forces the output to its active state.

Bit 7 **MSTPER**: Master period  
The master timer counter roll-over in continuous mode, or to the master timer reset in single-shot mode forces the output to its active state.

Bit 6 **CMP4**: Timer x compare 4  
Timer A compare 4 event forces the output to its active state.
Bit 5 **CMP3**: Timer x compare 3
Timer A compare 3 event forces the output to its active state.

Bit 4 **CMP2**: Timer x compare 2
Timer A compare 2 event forces the output to its active state.

Bit 3 **CMP1**: Timer x compare 1
Timer A compare 1 event forces the output to its active state.

Bit 2 **PER**: Timer x period
Timer A period event forces the output to its active state.
Note: *In up/down mode (UDM bit set to 1), the counter period event is defined as per the OUTROM[1:0] bit setting.*

Bit 1 **RESYNC**: Timer A resynchronization
Timer A reset event coming solely from software or SYNC input forces the output to its active state.
Note: *Other timer reset are not affecting the output when RESYNC=1.*

Bit 0 **SST**: Software set trigger
This bit forces the output to its active state. This bit can only be set by software and is reset by hardware.
Note: *This bit is not preloaded.*
27.5.30  HRTIM timer x output 2 reset register (HRTIM_RSTx2R) (x = A to F)

Address offset: Block A: 0x0C8
Address offset: Block B: 0x148
Address offset: Block C: 0x1C8
Address offset: Block D: 0x248
Address offset: Block E: 0x2C8
Address offset: Block F: 0x348
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>UPDATE: Registers update (transfer preload to active)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 30</td>
<td>EXTEVNT10: External event 10</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 29</td>
<td>EXTEVNT9: External event 9</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 28</td>
<td>EXTEVNT8: External event 8</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 27</td>
<td>EXTEVNT7: External event 7</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 26</td>
<td>EXTEVNT6: External event 6</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 25</td>
<td>EXTEVNT5: External event 5</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 24</td>
<td>EXTEVNT4: External event 4</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 23</td>
<td>EXTEVNT3: External event 3</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 22</td>
<td>EXTEVNT2: External event 2</td>
</tr>
<tr>
<td></td>
<td>Refer to EXTEVNT1 description.</td>
</tr>
<tr>
<td>Bit 21</td>
<td>EXTEVNT1: External event 1</td>
</tr>
<tr>
<td></td>
<td>External event 1 forces the output to its active state.</td>
</tr>
<tr>
<td>Bit 20</td>
<td>TIMEVNT9: Timer event 9</td>
</tr>
<tr>
<td></td>
<td>Refer to TIMEVNT1 description.</td>
</tr>
</tbody>
</table>
Bit 19 **TIMEVNT8**: Timer event 8
   Refer to TIMEVNT1 description.

Bit 18 **TIMEVNT7**: Timer event 7
   Refer to TIMEVNT1 description.

Bit 17 **TIMEVNT6**: Timer event 6
   Refer to TIMEVNT1 description.

Bit 16 **TIMEVNT5**: Timer event 5
   Refer to TIMEVNT1 description.

Bit 15 **TIMEVNT4**: Timer event 4
   Refer to TIMEVNT1 description.

Bit 14 **TIMEVNT3**: Timer event 3
   Refer to TIMEVNT1 description.

Bit 13 **TIMEVNT2**: Timer event 2
   Refer to TIMEVNT1 description.

Bit 12 **TIMEVNT1**: Timer event 1
   Timers event 1 forces the output to its active state (refer to Table 219 for timer events assignments).

Bit 11 **MSTCMP4**: Master compare 4
   Master timer compare 4 event forces the output to its active state.

Bit 10 **MSTCMP3**: Master compare 3
   Master timer compare 3 event forces the output to its active state.

Bit 9 **MSTCMP2**: Master compare 2
   Master timer compare 2 event forces the output to its active state.

Bit 8 **MSTCMP1**: Master compare 1
   Master timer compare 1 event forces the output to its active state.

Bit 7 **MSTPER**: Master period
   The master timer counter roll-over in continuous mode, or to the master timer reset in single-shot mode forces the output to its active state.

Bit 6 **CMP4**: Timer x compare 4
   Timer A compare 4 event forces the output to its active state.

Bit 5 **CMP3**: Timer x compare 3
   Timer A compare 3 event forces the output to its active state.

Bit 4 **CMP2**: Timer x compare 2
   Timer A compare 2 event forces the output to its active state.

Bit 3 **CMP1**: Timer x compare 1
   Timer A compare 1 event forces the output to its active state.
Bit 2 **PER**: Timer x period
   Timer A period event forces the output to its active state.
   
   *Note: In up/down mode (UDM bit set to 1), the counter period event is defined as per the OUTROM[1:0] bit setting.*

Bit 1 **RESYNC**: Timer A resynchronization
   Timer A reset event coming solely from software or SYNC input forces the output to its active state.
   
   *Note: Other timer reset are not affecting the output when RESYNC=1.*

Bit 0 **SST**: Software set trigger
   This bit forces the output to its active state. This bit can only be set by software and is reset by hardware.
   
   *Note: This bit is not preloaded.*
27.5.31  HRTIM timer x external event filtering register 1 (HRTIM_EEFxR1)  
(x = A to F)

Address offset: Block A: 0x0CC
Address offset: Block B: 0x14C
Address offset: Block C: 0x1CC
Address offset: Block D: 0x24C
Address offset: Block E: 0x2CC
Address offset: Block F: 0x34C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:29  Reserved, must be kept at reset value.

Bits 28:25  **EE5FLTR[3:0]**: External event 5 filter
Refer to EE1FLTR[3:0] description.

Bit 24  **EE5LTCH**: External event 5 latch
Refer to EE1LTCH description

Bit 23  Reserved, must be kept at reset value.

Bits 22:19  **EE4FLTR[3:0]**: External event 4 filter
Refer to EE1FLTR[3:0] description.

Bit 18  **EE4LTCH**: External event 4 latch
Refer to EE1LTCH description

Bit 17  Reserved, must be kept at reset value.

Bits 16:13  **EE3FLTR[3:0]**: External event 3 filter
Refer to EE1FLTR[3:0] description.

Bit 12  **EE3LTCH**: External event 3 latch
Refer to EE1LTCH description

Bit 11  Reserved, must be kept at reset value.

Bits 10:7  **EE2FLTR[3:0]**: External event 2 filter
Refer to EE1FLTR[3:0] description.

Bit 6  **EE2LTCH**: External event 2 latch
Refer to EE1LTCH description.
Bit 5  Reserved, must be kept at reset value.

Bits 4:1  **EE1FLTR[3:0]:** External event 1 filter  
0000: No filtering  
0001: Blanking from counter reset/roll-over to compare 1  
0010: Blanking from counter reset/roll-over to compare 2 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): blanking from compare 1 to compare 2, only during the up-counting phase.  
0011: Blanking from counter reset/roll-over to compare 3  
0100: Blanking from counter reset/roll-over to compare 4  
0100: Blanking from counter reset/roll-over to compare 4 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): blanking from compare 3 to compare 4, only during the up-counting phase.  
0101: Blanking from another timing unit: TIMFLTR1 source (see Table 227 for details)  
0110: Blanking from another timing unit: TIMFLTR2 source (see Table 227 for details)  
0111: Blanking from another timing unit: TIMFLTR3 source (see Table 227 for details)  
1000: Blanking from another timing unit: TIMFLTR4 source (see Table 227 for details)  
1001: Blanking from another timing unit: TIMFLTR5 source (see Table 227 for details)  
1010: Blanking from another timing unit: TIMFLTR6 source (see Table 227 for details)  
1011: Blanking from another timing unit: TIMFLTR7 source (see Table 227 for details)  
1100: Blanking from another timing unit: TIMFLTR8 source (see Table 227 for details)  
1101: Windowing from counter reset/roll-over to compare 2 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): windowing from compare 2 to compare 3, only during the up-counting phase.  
1110: Windowing from counter reset/roll-over to compare 3 in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): windowing from compare 2 to compare 3, only during the down-counting phase.  
1111: Windowing from another timing unit: TIMWIN source (see Table 228 for details) in up-counting mode (UDM bit reset)  
In up-down counting mode (UDM bit set): windowing from compare 2 during the up-counting phase to compare 3 during the down-counting phase.  

*Note:* Whenever a compare register is used for filtering, the value must be strictly above 0.  
This bitfield must not be modified once the counter is enabled (TxCEN bit set)

Bit 0  **EE1LTCH:** External event 1 latch  
0: Event 1 is ignored if it happens during a blank, or passed through during a window.  
1: Event 1 is latched and delayed till the end of the blanking or windowing period.  

*Note:* A timeout event is generated in window mode (EE1FLTR[3:0]=1101, 1110, 1111) if EE1LTCH = 0, except if the external event is programmed in fast mode (EExFAST = 1).  
This bitfield must not be modified once the counter is enabled (TxCEN bit set).
### 27.5.32 HRTIM timer x external event filtering register 2 (HRTIM_EEFxR2) (x = A to F)

Address offset: Block A: 0x0D0
Address offset: Block B: 0x150
Address offset: Block C: 0x1D0
Address offset: Block D: 0x250
Address offset: Block E: 0x2D0
Address offset: Block F: 0x350
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:29 Reserved, must be kept at reset value.

Bits 28:25 **EE10FLTR[3:0]**: External event 10 filter
Refer to EE1FLTR[3:0] description.

Bit 24 **EE10LTCH**: External event 10 latch
Refer to EE1LTCH description.

Bit 23 Reserved, must be kept at reset value.

Bits 22:19 **EE9FLTR[3:0]**: External event 9 filter
Refer to EE1FLTR[3:0] description.

Bit 18 **EE9LTCH**: External event 9 latch
Refer to EE1LTCH description.

Bit 17 Reserved, must be kept at reset value.

Bits 16:13 **EE8FLTR[3:0]**: External event 8 filter
Refer to EE1FLTR[3:0] description.

Bit 12 **EE8LTCH**: External event 8 latch
Refer to EE1LTCH description.

Bit 11 Reserved, must be kept at reset value.

Bits 10:7 **EE7FLTR[3:0]**: External event 7 filter
Refer to EE1FLTR[3:0] description.

Bit 6 **EE7LTCH**: External event 7 latch
Refer to EE1LTCH description.
High-resolution timer (HRTIM) RM0440

Bit 5  Reserved, must be kept at reset value.

Bits 4:1  **EE6FLTR[3:0]**: External event 6 filter
Refer to EE1FLTR[3:0] description.

Bit 0  **EE6LTCH**: External event 6 latch
Refer to EE1LTCH description.

### 27.5.33  HRTIM timer A reset register (HRTIM_RSTAR)

Address offset: 0x0D4

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIMFCMP2</td>
<td>TIMECMP4</td>
<td>TIMECMP2</td>
<td>TIMECMP1</td>
<td>TIMDCMP4</td>
<td>TIMDCMP2</td>
<td>TIMDCMP1</td>
<td>TIMDCMP4</td>
<td>TIMECMP4</td>
<td>TIMECMP2</td>
<td>TIMECMP1</td>
<td>TIMDCMP4</td>
<td>TIMDCMP2</td>
<td>TIMDCMP1</td>
<td>EXT EVNT10</td>
<td>EXT EVNT9</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **Bit 31**  **TIMFCMP2**: Timer F compare 2
  The timer A counter is reset upon timer F Compare 2 event.

- **Bit 30**  **TIMECMP4**: Timer E compare 4
  The timer A counter is reset upon timer E compare 4 event.

- **Bit 29**  **TIMECMP2**: Timer E compare 2
  The timer A counter is reset upon timer E compare 2 event.

- **Bit 28**  **TIMECMP1**: Timer E compare 1
  The timer A counter is reset upon timer E compare 1 event.

- **Bit 27**  **TIMDCMP4**: Timer D compare 4
  The timer A counter is reset upon timer D compare 4 event.

- **Bit 26**  **TIMDCMP2**: Timer D compare 2
  The timer A counter is reset upon timer D compare 2 event.

- **Bit 25**  **TIMDCMP1**: Timer D compare 1
  The timer A counter is reset upon timer D compare 1 event.

- **Bit 24**  **TIMCCMP4**: Timer C compare 4
  The timer A counter is reset upon timer C compare 4 event.

- **Bit 23**  **TIMCCMP2**: Timer C compare 2
  The timer A counter is reset upon timer C compare 2 event.

- **Bit 22**  **TIMCCMP1**: Timer C compare 1
  The timer A counter is reset upon timer C compare 1 event.

- **Bit 21**  **TIMBCMP4**: Timer B compare 4
  The timer A counter is reset upon timer B compare 4 event.

- **Bit 20**  **TIMBCMP2**: Timer B compare 2
  The timer A counter is reset upon timer B compare 2 event.
Bit 19 **TIMBCMP1**: Timer B compare 1
The timer A counter is reset upon timer B compare 1 event.

Bit 18 **EXTEVNT10**: External event
The timer A counter is reset upon external event 10.

Bit 17 **EXTEVNT9**: External event 9
The timer A counter is reset upon external event 9.

Bit 16 **EXTEVNT8**: External event 8
The timer A counter is reset upon external event 8.

Bit 15 **EXTEVNT7**: External event 7
The timer A counter is reset upon external event 7.

Bit 14 **EXTEVNT6**: External event 6
The timer A counter is reset upon external event 6.

Bit 13 **EXTEVNT5**: External event 5
The timer A counter is reset upon external event 5.

Bit 12 **EXTEVNT4**: External event 4
The timer A counter is reset upon external event 4.

Bit 11 **EXTEVNT3**: External event 3
The timer A counter is reset upon external event 3.

Bit 10 **EXTEVNT2**: External event 2
The timer A counter is reset upon external event 2.

Bit 9 **EXTEVNT1**: External event 1
The timer A counter is reset upon external event 1.

Bit 8 **MSTCMP4**: Master compare 4
The timer A counter is reset upon master timer compare 4 event.

Bit 7 **MSTCMP3**: Master compare 3
The timer A counter is reset upon master timer compare 3 event.

Bit 6 **MSTCMP2**: Master compare 2
The timer A counter is reset upon master timer compare 2 event.

Bit 5 **MSTCMP1**: Master compare 1
The timer A counter is reset upon master timer compare 1 event.

Bit 4 **MSTPER**: Master timer period
The timer A counter is reset upon master timer period event.

Bit 3 **CMP4**: Timer A compare 4 reset
The timer A counter is reset upon timer A compare 4 event.

Bit 2 **CMP2**: Timer A compare 2 reset
The timer A counter is reset upon timer A compare 2 event.

Bit 1 **UPDT**: Timer A update reset
The timer A counter is reset upon update event.

Bit 0 **TIMFCMP1**: Timer F compare 1
The timer A counter is reset upon timer F compare 1 event.
27.5.34 HRTIM timer B reset register (HRTIM_RSTBR)

Address offset: 0x154
Reset value: 0x0000 0000

Bit 31 TIMFCMP2: Timer F compare 2
The timer B counter is reset upon timer F Compare 2 event.

Bit 30 TIMECMP4: Timer E compare 4
The timer B counter is reset upon timer E compare 4 event.

Bit 29 TIMECMP2: Timer E compare 2
The timer B counter is reset upon timer E compare 2 event.

Bit 28 TIMECMP1: Timer E compare 1
The timer B counter is reset upon timer E compare 1 event.

Bit 27 TIMDCMP4: Timer D compare 4
The timer B counter is reset upon timer D compare 4 event.

Bit 26 TIMDCMP2: Timer D compare 2
The timer B counter is reset upon timer D compare 2 event.

Bit 25 TIMDCMP1: Timer D compare 1
The timer B counter is reset upon timer D compare 1 event.

Bit 24 TIMCCMP4: Timer C compare 4
The timer B counter is reset upon timer C compare 4 event.

Bit 23 TIMCCMP2: Timer C compare 2
The timer B counter is reset upon timer C compare 2 event.

Bit 22 TIMCCMP1: Timer C compare 1
The timer B counter is reset upon timer C compare 1 event.

Bit 21 TIMACMP4: Timer A compare 4
The timer B counter is reset upon timer A compare 4 event.

Bit 20 TIMACMP2: Timer A compare 2
The timer B counter is reset upon timer A compare 2 event.

Bit 19 TIMACMP1: Timer A compare 1
The timer B counter is reset upon timer A compare 1 event.

Bit 18 EXTEVNT10: External event
The timer B counter is reset upon external event 10.

Bit 17 EXTEVNT9: External event 9
The timer B counter is reset upon external event 9.
Bit 16 **EXTEVNT8**: External event 8
The timer B counter is reset upon external event 8.

Bit 15 **EXTEVNT7**: External event 7
The timer B counter is reset upon external event 7.

Bit 14 **EXTEVNT6**: External event 6
The timer B counter is reset upon external event 6.

Bit 13 **EXTEVNT5**: External event 5
The timer B counter is reset upon external event 5.

Bit 12 **EXTEVNT4**: External event 4
The timer B counter is reset upon external event 4.

Bit 11 **EXTEVNT3**: External event 3
The timer B counter is reset upon external event 3.

Bit 10 **EXTEVNT2**: External event 2
The timer B counter is reset upon external event 2.

Bit 9 **EXTEVNT1**: External event 1
The timer B counter is reset upon external event 1.

Bit 8 **MSTCMP4**: Master compare 4
The timer B counter is reset upon master timer compare 4 event.

Bit 7 **MSTCMP3**: Master compare 3
The timer B counter is reset upon master timer compare 3 event.

Bit 6 **MSTCMP2**: Master compare 2
The timer B counter is reset upon master timer compare 2 event.

Bit 5 **MSTCMP1**: Master compare 1
The timer B counter is reset upon master timer compare 1 event.

Bit 4 **MSTPER**: Master timer period
The timer B counter is reset upon master timer period event.

Bit 3 **CMP4**: Timer B compare 4 reset
The timer B counter is reset upon timer B compare 4 event.

Bit 2 **CMP2**: Timer B compare 2 reset
The timer B counter is reset upon timer B compare 2 event.

Bit 1 **UPDT**: Timer B update reset
The timer B counter is reset upon update event.

Bit 0 **TIMFCMP1**: Timer F compare 1
The timer B counter is reset upon timer F compare 1 event.
# High-resolution timer (HRTIM)

## 27.5.35  HRTIM timer C reset register (HRTIM_RSTCR)

Address offset: 0x2D4  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIMFCMP2</td>
<td>TIMECMP4</td>
<td>TIMECMP2</td>
<td>TIMECMP1</td>
<td>TIMDCMP4</td>
<td>TIMEDCMP2</td>
<td>TIMEDCMP1</td>
<td>TIMDCMP1</td>
<td>TIMDCMP2</td>
<td>TIMD CMP1</td>
<td>TIMDCMP1</td>
<td>TIMDCMP2</td>
<td>TIMECMP1</td>
<td>TIMDCMP1</td>
<td>TIMDCMP2</td>
<td>TIMECMP1</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **Bit 31 TIMFCMP2**: Timer F compare 2  
The timer C counter is reset upon timer F Compare 2 event.

- **Bit 30 TIMECMP4**: Timer E compare 4  
The timer C counter is reset upon timer E compare 4 event.

- **Bit 29 TIMECMP2**: Timer E compare 2  
The timer C counter is reset upon timer E compare 2 event.

- **Bit 28 TIMECMP1**: Timer E compare 1  
The timer C counter is reset upon timer E compare 1 event.

- **Bit 27 TIMDCMP4**: Timer D compare 4  
The timer C counter is reset upon timer D compare 4 event.

- **Bit 26 TIMDCMP2**: Timer D compare 2  
The timer C counter is reset upon timer D compare 2 event.

- **Bit 25 TIMDCMP1**: Timer D compare 1  
The timer C counter is reset upon timer D compare 1 event.

- **Bit 24 TIMBCMP4**: Timer B compare 4  
The timer C counter is reset upon timer B compare 4 event.

- **Bit 23 TIMBCMP2**: Timer B compare 2  
The timer C counter is reset upon timer B compare 2 event.

- **Bit 22 TIMBCMP1**: Timer B compare 1  
The timer C counter is reset upon timer B compare 1 event.

- **Bit 21 TIMACMP4**: Timer A compare 4  
The timer C counter is reset upon timer A compare 4 event.

- **Bit 20 TIMACMP2**: Timer A compare 2  
The timer C counter is reset upon timer A compare 2 event.

- **Bit 19 TIMACMP1**: Timer A compare 1  
The timer C counter is reset upon timer A compare 1 event.

- **Bit 18 EXTEVNT10**: External event  
The timer C counter is reset upon external event 10.

- **Bit 17 EXTEVNT9**: External event 9  
The timer C counter is reset upon external event 9.
| Bit 16 | EXTEVNT8: External event 8  
| The timer C counter is reset upon external event 8. |
| Bit 15 | EXTEVNT7: External event 7  
| The timer C counter is reset upon external event 7. |
| Bit 14 | EXTEVNT6: External event 6  
| The timer C counter is reset upon external event 6. |
| Bit 13 | EXTEVNT5: External event 5  
| The timer C counter is reset upon external event 5. |
| Bit 12 | EXTEVNT4: External event 4  
| The timer C counter is reset upon external event 4. |
| Bit 11 | EXTEVNT3: External event 3  
| The timer C counter is reset upon external event 3. |
| Bit 10 | EXTEVNT2: External event 2  
| The timer C counter is reset upon external event 2. |
| Bit 9  | EXTEVNT1: External event 1  
| The timer C counter is reset upon external event 1. |
| Bit 8  | MSTCMP4: Master compare 4  
| The timer C counter is reset upon master timer compare 4 event. |
| Bit 7  | MSTCMP3: Master compare 3  
| The timer C counter is reset upon master timer compare 3 event. |
| Bit 6  | MSTCMP2: Master compare 2  
| The timer C counter is reset upon master timer compare 2 event. |
| Bit 5  | MSTCMP1: Master compare 1  
| The timer C counter is reset upon master timer compare 1 event. |
| Bit 4  | MSTPER: Master timer period  
| The timer C counter is reset upon master timer period event. |
| Bit 3  | CMP4: Timer C compare 4 reset  
| The timer C counter is reset upon timer C compare 4 event. |
| Bit 2  | CMP2: Timer C compare 2 reset  
| The timer C counter is reset upon timer C compare 2 event. |
| Bit 1  | UPDT: Timer C update reset  
| The timer C counter is reset upon update event. |
| Bit 0  | TIMFCMP1: Timer F compare 1  
| The timer C counter is reset upon timer F compare 1 event. |
### 27.5.36 HRTIM timer D reset register (HRTIM_RSTDR)

Address offset: 0x254  
Reset value: 0x0000 0000

| Bit 31 | TIMFCMP2: Timer F compare 2  
The timer D counter is reset upon timer F Compare 2 event. |
| Bit 30 | TIMECMP4: Timer E compare 4  
The timer D counter is reset upon timer E compare 4 event. |
| Bit 29 | TIMECMP2: Timer E compare 2  
The timer D counter is reset upon timer E compare 2 event. |
| Bit 28 | TIMECMP1: Timer E compare 1  
The timer D counter is reset upon timer E compare 1 event. |
| Bit 27 | TIMCCMP4: Timer C compare 4  
The timer D counter is reset upon timer C compare 4 event. |
| Bit 26 | TIMCCMP2: Timer C compare 2  
The timer D counter is reset upon timer C compare 2 event. |
| Bit 25 | TIMCCMP1: Timer C compare 1  
The timer D counter is reset upon timer C compare 1 event. |
| Bit 24 | TIMBCMP4: Timer B compare 4  
The timer D counter is reset upon timer B compare 4 event. |
| Bit 23 | TIMBCMP2: Timer B compare 2  
The timer D counter is reset upon timer B compare 2 event. |
| Bit 22 | TIMBCMP1: Timer B compare 1  
The timer D counter is reset upon timer B compare 1 event. |
| Bit 21 | TIMACMP4: Timer A compare 4  
The timer D counter is reset upon timer A compare 4 event. |
| Bit 20 | TIMACMP2: Timer A compare 2  
The timer D counter is reset upon timer A compare 2 event. |
| Bit 19 | TIMACMP1: Timer A compare 1  
The timer D counter is reset upon timer A compare 1 event. |
| Bit 18 | EXTEVNT10: External event  
The timer D counter is reset upon external event 10. |
| Bit 17 | EXTEVNT9: External event 9  
The timer D counter is reset upon external event 9. |
Bit 16 **EXTEVNT8**: External event 8
The timer D counter is reset upon external event 8.

Bit 15 **EXTEVNT7**: External event 7
The timer D counter is reset upon external event 7.

Bit 14 **EXTEVNT6**: External event 6
The timer D counter is reset upon external event 6.

Bit 13 **EXTEVNT5**: External event 5
The timer D counter is reset upon external event 5.

Bit 12 **EXTEVNT4**: External event 4
The timer D counter is reset upon external event 4.

Bit 11 **EXTEVNT3**: External event 3
The timer D counter is reset upon external event 3.

Bit 10 **EXTEVNT2**: External event 2
The timer D counter is reset upon external event 2.

Bit 9 **EXTEVNT1**: External event 1
The timer D counter is reset upon external event 1.

Bit 8 **MSTCMP4**: Master compare 4
The timer D counter is reset upon master timer compare 4 event.

Bit 7 **MSTCMP3**: Master compare 3
The timer D counter is reset upon master timer compare 3 event.

Bit 6 **MSTCMP2**: Master compare 2
The timer D counter is reset upon master timer compare 2 event.

Bit 5 **MSTCMP1**: Master compare 1
The timer D counter is reset upon master timer compare 1 event.

Bit 4 **MSTPER**: Master timer period
The timer D counter is reset upon master timer period event.

Bit 3 **CMP4**: Timer D compare 4 reset
The timer D counter is reset upon timer D compare 4 event.

Bit 2 **CMP2**: Timer D compare 2 reset
The timer D counter is reset upon timer D compare 2 event.

Bit 1 **UPDT**: Timer D update reset
The timer D counter is reset upon update event.

Bit 0 **TIMFCMP1**: Timer F compare 1
The timer D counter is reset upon timer F compare 1 event.
27.5.37  HRTIM timer E reset register (HRTIM_RSTER)

Address offset: 0x2D4
Reset value: 0x0000 0000

Bit 31  TIMFCMP2: Timer F compare 2
The timer E counter is reset upon timer F Compare 2 event.

Bit 30  TIMDCMP4: Timer D compare 4
The timer E counter is reset upon timer D compare 4 event.

Bit 29  TIMDCMP2: Timer D compare 2
The timer E counter is reset upon timer D compare 2 event.

Bit 28  TIMDCMP1: Timer D compare 1
The timer E counter is reset upon timer D compare 1 event.

Bit 27  TIMCCMP4: Timer C compare 4
The timer E counter is reset upon timer C compare 4 event.

Bit 26  TIMCCMP2: Timer C compare 2
The timer E counter is reset upon timer C compare 2 event.

Bit 25  TIMCCMP1: Timer C compare 1
The timer E counter is reset upon timer C compare 1 event.

Bit 24  TIMBCMP4: Timer B compare 4
The timer E counter is reset upon timer B compare 4 event.

Bit 23  TIMBCMP2: Timer B compare 2
The timer E counter is reset upon timer B compare 2 event.

Bit 22  TIMBCMP1: Timer B compare 1
The timer E counter is reset upon timer B compare 1 event.

Bit 21  TIMACMP4: Timer A compare 4
The timer E counter is reset upon timer A compare 4 event.

Bit 20  TIMACMP2: Timer A compare 2
The timer E counter is reset upon timer A compare 2 event.

Bit 19  TIMACMP1: Timer A compare 1
The timer E counter is reset upon timer A compare 1 event.

Bit 18  EXTEVNT10: External event
The timer E counter is reset upon external event 10.

Bit 17  EXTEVNT9: External event 9
The timer E counter is reset upon external event 9.
Bit 16 **EXTEVNT8**: External event 8
The timer E counter is reset upon external event 8.

Bit 15 **EXTEVNT7**: External event 7
The timer E counter is reset upon external event 7.

Bit 14 **EXTEVNT6**: External event 6
The timer E counter is reset upon external event 6.

Bit 13 **EXTEVNT5**: External event 5
The timer E counter is reset upon external event 5.

Bit 12 **EXTEVNT4**: External event 4
The timer E counter is reset upon external event 4.

Bit 11 **EXTEVNT3**: External event 3
The timer E counter is reset upon external event 3.

Bit 10 **EXTEVNT2**: External event 2
The timer E counter is reset upon external event 2.

Bit 9 **EXTEVNT1**: External event 1
The timer E counter is reset upon external event 1.

Bit 8 **MSTCMP4**: Master compare 4
The timer E counter is reset upon master timer compare 4 event.

Bit 7 **MSTCMP3**: Master compare 3
The timer E counter is reset upon master timer compare 3 event.

Bit 6 **MSTCMP2**: Master compare 2
The timer E counter is reset upon master timer compare 2 event.

Bit 5 **MSTCMP1**: Master compare 1
The timer E counter is reset upon master timer compare 1 event.

Bit 4 **MSTPER**: Master timer period
The timer E counter is reset upon master timer period event.

Bit 3 **CMP4**: Timer E compare 4 reset
The timer E counter is reset upon timer E compare 4 event.

Bit 2 **CMP2**: Timer E compare 2 reset
The timer E counter is reset upon timer E compare 2 event.

Bit 1 **UPDT**: Timer E update reset
The timer E counter is reset upon update event.

Bit 0 **TIMFCMP1**: Timer F compare 1
The timer E counter is reset upon timer F compare 1 event.
27.5.38 HRTIM timer F reset register (HRTIM_RSTFR)

Address offset: 0x354
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>TIMECMP2: Timer E compare 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer E Compare 2 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 30</th>
<th>TIMDCMP4: Timer D compare 4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer D compare 4 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 29</th>
<th>TIMDCMP2: Timer D compare 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer D compare 2 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 28</th>
<th>TIMDCMP1: Timer D compare 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer D compare 1 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 27</th>
<th>TIMCCMP4: Timer C compare 4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer C compare 4 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 26</th>
<th>TIMCCMP2: Timer C compare 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer C compare 2 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 25</th>
<th>TIMCCMP1: Timer C compare 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer C compare 1 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 24</th>
<th>TIMBCMP4: Timer B compare 4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer B compare 4 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 23</th>
<th>TIMBCMP2: Timer B compare 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer B compare 2 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 22</th>
<th>TIMBCMP1: Timer B compare 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer B compare 1 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 21</th>
<th>TIMACMP4: Timer A compare 4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer A compare 4 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 20</th>
<th>TIMACMP2: Timer A compare 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer A compare 2 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 19</th>
<th>TIMACMP1: Timer A compare 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon timer A compare 1 event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 18</th>
<th>EXTEVNT10: External event</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon external event 10.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 17</th>
<th>EXTEVNT9: External event 9</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The timer F counter is reset upon external event 9.</td>
</tr>
</tbody>
</table>
Bit 16 **EXTEVNT8**: External event 8
The timer F counter is reset upon external event 8.

Bit 15 **EXTEVNT7**: External event 7
The timer F counter is reset upon external event 7.

Bit 14 **EXTEVNT6**: External event 6
The timer F counter is reset upon external event 6.

Bit 13 **EXTEVNT5**: External event 5
The timer F counter is reset upon external event 5.

Bit 12 **EXTEVNT4**: External event 4
The timer F counter is reset upon external event 4.

Bit 11 **EXTEVNT3**: External event 3
The timer F counter is reset upon external event 3.

Bit 10 **EXTEVNT2**: External event 2
The timer F counter is reset upon external event 2.

Bit 9 **EXTEVNT1**: External event 1
The timer F counter is reset upon external event 1.

Bit 8 **MSTCMP4**: Master compare 4
The timer F counter is reset upon master timer compare 4 event.

Bit 7 **MSTCMP3**: Master compare 3
The timer F counter is reset upon master timer compare 3 event.

Bit 6 **MSTCMP2**: Master compare 2
The timer F counter is reset upon master timer compare 2 event.

Bit 5 **MSTCMP1**: Master compare 1
The timer F counter is reset upon master timer compare 1 event.

Bit 4 **MSTPER**: Master timer period
The timer F counter is reset upon master timer period event.

Bit 3 **CMP4**: Timer F compare 4 reset
The timer F counter is reset upon timer F compare 4 event.

Bit 2 **CMP2**: Timer F compare 2 reset
The timer F counter is reset upon timer F compare 2 event.

Bit 1 **UPDT**: Timer F update reset
The timer F counter is reset upon update event.

Bit 0 **TIMECMP1**: Timer E compare 1
The timer F counter is reset upon timer E compare 1 event.
27.5.39 HRTIM timer x chopper register (HRTIM_CHPxR) (x = A to F)

Address offset: Block A: 0x0D8
Address offset: Block B: 0x158
Address offset: Block C: 0x1D8
Address offset: Block D: 0x258
Address offset: Block E: 0x2D8
Address offset: Block F: 0x358
Reset value: 0x0000 0000

| Bits 31:11 | Reserved, must be kept at reset value. |
| Bits 10:7  | \textbf{STRTPW}[3:0]: Timer x start pulsewidth |
|           | This register defines the initial pulsewidth following a rising edge on output signal. |
|           | This bitfield cannot be modified when one of the CHPx bits is set. |
|           | \( t_{\text{STPW}} = (\text{STRPW}[3:0]+1) \times 16 \times \frac{1}{f_{\text{HRTIM}}} \). |
|           | 0000: 94.1 ns (1/10.625 MHz) |
|           | 1111: 1.51 \( \mu \)s (16/10.625 MHz) |
| Bits 6:4  | \textbf{CARDTY}[2:0]: Timer x chopper duty cycle value |
|           | This register defines the duty cycle of the carrier signal. This bitfield cannot be modified when one of the CHPx bits is set. |
|           | 000: 0/8 (i.e. only 1st pulse is present) |
|           | 111: 7/8 |
| Bits 3:0  | \textbf{CARFRQ}[3:0]: Timer x carrier frequency value |
|           | This register defines the carrier frequency \( F_{\text{CHFRQ}} = \frac{f_{\text{HRTIM}}}{(16 \times (\text{CARFRQ}[3:0]+1))} \). |
|           | This bitfield cannot be modified when one of the CHPx bits is set. |
|           | 0000: 10.625 MHz (\( f_{\text{HRTIM}}/16 \)) |
|           | 1111: 664 kHz (\( f_{\text{HRTIM}}/256 \)) |
27.5.40  HRTIM timer A capture 1 control register (HRTIM_CPT1ACR)

Address offset: 0x0DC
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TECMP2: Timer E compare 2</td>
</tr>
<tr>
<td>30</td>
<td>TECMP1: Timer E compare 1</td>
</tr>
<tr>
<td>29</td>
<td>TE1RST: Timer E output 1 reset</td>
</tr>
<tr>
<td>28</td>
<td>TE1SET: Timer E output 1 set</td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2: Timer D compare 2</td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1: Timer D compare 1</td>
</tr>
<tr>
<td>25</td>
<td>TD1RST: Timer D output 1 reset</td>
</tr>
<tr>
<td>24</td>
<td>TD1SET: Timer D output 1 set</td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2: Timer C compare 2</td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1: Timer C compare 1</td>
</tr>
<tr>
<td>21</td>
<td>TC1RST: Timer C output 1 reset</td>
</tr>
<tr>
<td>20</td>
<td>TC1SET: Timer C output 1 set</td>
</tr>
<tr>
<td>19</td>
<td>TBCMP2: Timer B compare 2</td>
</tr>
<tr>
<td>18</td>
<td>TBCMP1: Timer B compare 1</td>
</tr>
<tr>
<td>17</td>
<td>TB1RST: Timer B output 1 reset</td>
</tr>
</tbody>
</table>

Bit 31  TECMP2: Timer E compare 2
Refer to TACMP2 description.

Bit 30  TECMP1: Timer E compare 1
Refer to TACMP1 description.

Bit 29  TE1RST: Timer E output 1 reset
Refer to TA1RST description.

Bit 28  TE1SET: Timer E output 1 set
Refer to TA1SET description.

Bit 27  TDCMP2: Timer D compare 2
Refer to TACMP2 description.

Bit 26  TDCMP1: Timer D compare 1
Refer to TACMP1 description.

Bit 25  TD1RST: Timer D output 1 reset
Refer to TA1RST description.

Bit 24  TD1SET: Timer D output 1 set
Refer to TA1SET description.

Bit 23  TCCMP2: Timer C compare 2
Refer to TACMP2 description.

Bit 22  TCCMP1: Timer C compare 1
Refer to TACMP1 description.

Bit 21  TC1RST: Timer C output 1 reset
Refer to TA1RST description.

Bit 20  TC1SET: Timer C output 1 set
Refer to TA1SET description.

Bit 19  TBCMP2: Timer B compare 2
Refer to TACMP2 description.

Bit 18  TBCMP1: Timer B compare 1
Refer to TACMP1 description.

Bit 17  TB1RST: Timer B output 1 reset
Refer to TA1RST description.
Bit 16 **TB1SET**: Timer B output 1 set  
Refer to TA1SET description.

Bit 15 **TFCMP2**: Timer E compare 2  
Refer to TACMP2 description.

Bit 14 **TFCMP1**: Timer F compare 1  
Refer to TACMP1 description.

Bit 13 **TF1RST**: Timer F output 1 reset  
Refer to TA1RST description.

Bit 12 **TF1SET**: Timer F output 1 set  
Refer to TA1SET description.

Bit 11 **EXEV10CPT**: External event 10 capture  
Refer to EXEV1CPT description.

Bit 10 **EXEV9CPT**: External event 9 capture  
Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture  
Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture  
Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture  
Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture  
Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture  
Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture  
Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture  
Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture  
0: No action  
1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture  
0: No action  
1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture  
0: No action  
1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
### 27.5.41 HRTIM timer B capture 1 control register (HRTIM_CPT1BCR)

Address offset: 0x15C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Read/Write</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TECMP2: Timer E compare 2</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>TECMP1: Timer E compare 1</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>TE1RST: Timer E output 1 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>TE1SET: Timer E output 1 set</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2: Timer D compare 2</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1: Timer D compare 1</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>TD1RST: Timer D output 1 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>TD1SET: Timer D output 1 set</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2: Timer C compare 2</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1: Timer C compare 1</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>TC1RST: Timer C output 1 reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>TC1SET: Timer C output 1 set</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>TFCMP2: Timer F compare 2</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>TFCMP1: Timer F compare 1</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>TF1RST: Timer F output 1 reset</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

- Bit 31 **TECMP2**: Timer E compare 2  
  Refer to TACMP2 description.
- Bit 30 **TECMP1**: Timer E compare 1  
  Refer to TACMP1 description.
- Bit 29 **TE1RST**: Timer E output 1 reset  
  Refer to TA1RST description.
- Bit 28 **TE1SET**: Timer E output 1 set  
  Refer to TA1SET description.
- Bit 27 **TDCMP2**: Timer D compare 2  
  Refer to TACMP2 description.
- Bit 26 **TDCMP1**: Timer D compare 1  
  Refer to TACMP1 description.
- Bit 25 **TD1RST**: Timer D output 1 reset  
  Refer to TA1RST description.
- Bit 24 **TD1SET**: Timer D output 1 set  
  Refer to TA1SET description.
- Bit 23 **TCCMP2**: Timer C compare 2  
  Refer to TACMP2 description.
- Bit 22 **TCCMP1**: Timer C compare 1  
  Refer to TACMP1 description.
- Bit 21 **TC1RST**: Timer C output 1 reset  
  Refer to TA1RST description.
- Bit 20 **TC1SET**: Timer C output 1 set  
  Refer to TA1SET description.
- Bit 19 **TFCMP2**: Timer F compare 2  
  Refer to TACMP2 description.
- Bit 18 **TFCMP1**: Timer F compare 1  
  Refer to TACMP1 description.
- Bit 17 **TF1RST**: Timer F output 1 reset  
  Refer to TA1RST description.
Bit 16 **TF1SET**: Timer F output 1 set
   Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2
   0: No action
   1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1
   0: No action
   1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset
   0: No action
   1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set
   0: No action
   1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture
   Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture
   Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture
   Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture
   Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture
   Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture
   Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture
   Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture
   Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture
   Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture
   0: No action
   1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture
   0: No action
   1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture
   0: No action
   1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
27.5.42 HRTIM timer C capture 1 control register (HRTIM_CPT1CCR)

Address offset: 0x1DC
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE_CMP2</td>
<td>TE_CMP1</td>
<td>TE1_RST</td>
<td>TE1_SET</td>
<td>TD_CMP2</td>
<td>TD_CMP1</td>
<td>TD1_RST</td>
<td>TD1_SET</td>
<td>TF_CMP2</td>
<td>TF_CMP1</td>
<td>TF1_RST</td>
<td>TF1_SET</td>
<td>TB_CMP2</td>
<td>TB_CMP1</td>
<td>TB1_RST</td>
<td>TB1_SET</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TA_CMP2</td>
<td>TA_CMP1</td>
<td>TA1_RST</td>
<td>TA1_SET</td>
<td>EXEV1_CPT</td>
<td>EXEV9_CPT</td>
<td>EXEV8_CPT</td>
<td>EXEV7_CPT</td>
<td>EXEV6_CPT</td>
<td>EXEV5_CPT</td>
<td>EXEV4_CPT</td>
<td>EXEV3_CPT</td>
<td>EXEV2_CPT</td>
<td>EXEV1_CPT</td>
<td>UPD_CPT</td>
<td>SW_CPT</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **TE_CMP2**: Timer E compare 2
   Refer to TACMP2 description.

Bit 30 **TE_CMP1**: Timer E compare 1
   Refer to TACMP1 description.

Bit 29 **TE1_RST**: Timer E output 1 reset
   Refer to TA1_RST description.

Bit 28 **TE1_SET**: Timer E output 1 set
   Refer to TA1_SET description.

Bit 27 **TD_CMP2**: Timer D compare 2
   Refer to TACMP2 description.

Bit 26 **TD_CMP1**: Timer D compare 1
   Refer to TACMP1 description.

Bit 25 **TD1_RST**: Timer D output 1 reset
   Refer to TA1_RST description.

Bit 24 **TD1_SET**: Timer D output 1 set
   Refer to TA1_SET description.

Bit 23 **TF_CMP2**: Timer F compare 2
   Refer to TACMP2 description.

Bit 22 **TF_CMP1**: Timer F compare 1
   Refer to TACMP1 description.

Bit 21 **TF1_RST**: Timer F output 1 reset
   Refer to TA1_RST description.

Bit 20 **TF1_SET**: Timer F output 1 set
   Refer to TA1_SET description.

Bit 19 **TB_CMP2**: Timer B compare 2
   Refer to TACMP2 description.

Bit 18 **TB_CMP1**: Timer B compare 1
   Refer to TACMP1 description.

Bit 17 **TB1_RST**: Timer B output 1 reset
   Refer to TA1_RST description.
Bit 16 **TB1SET**: Timer B output 1 set
   Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2
   0: No action
   1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1
   0: No action
   1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset
   0: No action
   1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set
   0: No action
   1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture
   Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture
   Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture
   Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture
   Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture
   Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture
   Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture
   Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture
   Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture
   Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture
   0: No action
   1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture
   0: No action
   1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture
   0: No action
   1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
27.5.43  HRTIM timer D capture 1 control register (HRTIM_CPT1DCR)

Address offset: 0x25C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TECMP2</td>
<td>Timer E compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>30</td>
<td>TECMP1</td>
<td>Timer E compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>29</td>
<td>TE1RST</td>
<td>Timer E output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
<tr>
<td>28</td>
<td>TE1SET</td>
<td>Timer E output 1 set</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1SET description.</td>
</tr>
<tr>
<td>27</td>
<td>TFCMP2</td>
<td>Timer F compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>26</td>
<td>TFCMP1</td>
<td>Timer F compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>25</td>
<td>TF1RST</td>
<td>Timer F output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
<tr>
<td>24</td>
<td>TF1SET</td>
<td>Timer F output 1 set</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1SET description.</td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2</td>
<td>Timer C compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1</td>
<td>Timer C compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>21</td>
<td>TC1RST</td>
<td>Timer C output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
<tr>
<td>20</td>
<td>TC1SET</td>
<td>Timer C output 1 set</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1SET description.</td>
</tr>
<tr>
<td>19</td>
<td>TBCMP2</td>
<td>Timer B compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>18</td>
<td>TBCMP1</td>
<td>Timer B compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>17</td>
<td>TB1RST</td>
<td>Timer B output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
</tbody>
</table>
Bit 16  **TB1SET**: Timer B output 1 set  
Refer to **TA1SET** description.

Bit 15  **TACMP2**: Timer A compare 2  
0: No action  
1: Timer A compare 2 triggers capture 2

Bit 14  **TACMP1**: Timer A compare 1  
0: No action  
1: Timer A compare 1 triggers capture 2

Bit 13  **TA1RST**: Timer B output 1 reset  
0: No action  
1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12  **TA1SET**: Timer B output 1 set  
0: No action  
1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11  **EXEV10CPT**: External event 10 capture  
Refer to **EXEV1CPT** description

Bit 10  **EXEV9CPT**: External event 9 capture  
Refer to **EXEV1CPT** description.

Bit 9  **EXEV8CPT**: External event 8 capture  
Refer to **EXEV1CPT** description.

Bit 8  **EXEV7CPT**: External event 7 capture  
Refer to **EXEV1CPT** description.

Bit 7  **EXEV6CPT**: External event 6 capture  
Refer to **EXEV1CPT** description.

Bit 6  **EXEV5CPT**: External event 5 capture  
Refer to **EXEV1CPT** description.

Bit 5  **EXEV4CPT**: External event 4 capture  
Refer to **EXEV1CPT** description.

Bit 4  **EXEV3CPT**: External event 3 capture  
Refer to **EXEV1CPT** description.

Bit 3  **EXEV2CPT**: External event 2 capture  
Refer to **EXEV1CPT** description.

Bit 2  **EXEV1CPT**: External event 1 capture  
0: No action  
1: The external event 1 triggers the capture 2

Bit 1  **UPDCPT**: Update capture  
0: No action  
1: The update event triggers the capture 2

Bit 0  **SWCPT**: Software capture  
0: No action  
1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
27.5.44  HRTIM timer E capture 1 control register (HRTIM_CPT1ECR)

Address offset: 0x2DC
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TFCMP2</td>
<td>Timer F compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>30</td>
<td>TFCMP1</td>
<td>Timer F compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>29</td>
<td>TF1RST</td>
<td>Timer F output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
<tr>
<td>28</td>
<td>TF1SET</td>
<td>Timer F output 1 set</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1SET description.</td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2</td>
<td>Timer D compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1</td>
<td>Timer D compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>25</td>
<td>TD1RST</td>
<td>Timer D output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
<tr>
<td>24</td>
<td>TD1SET</td>
<td>Timer D output 1 set</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1SET description.</td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2</td>
<td>Timer C compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1</td>
<td>Timer C compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>21</td>
<td>TC1RST</td>
<td>Timer C output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
<tr>
<td>20</td>
<td>TC1SET</td>
<td>Timer C output 1 set</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1SET description.</td>
</tr>
<tr>
<td>19</td>
<td>TBCMP2</td>
<td>Timer B compare 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP2 description.</td>
</tr>
<tr>
<td>18</td>
<td>TBCMP1</td>
<td>Timer B compare 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TACMP1 description.</td>
</tr>
<tr>
<td>17</td>
<td>TB1RST</td>
<td>Timer B output 1 reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Refer to TA1RST description.</td>
</tr>
<tr>
<td>Bit 16</td>
<td><strong>TB1SET</strong>: Timer B output 1 set</td>
<td></td>
</tr>
<tr>
<td>-------</td>
<td>---------------------------------</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>TA1SET</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 15</td>
<td><strong>TACMP2</strong>: Timer A compare 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Timer A compare 2 triggers capture 2</td>
<td></td>
</tr>
<tr>
<td>Bit 14</td>
<td><strong>TACMP1</strong>: Timer A compare 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Timer A compare 1 triggers capture 2</td>
<td></td>
</tr>
<tr>
<td>Bit 13</td>
<td><strong>TA1RST</strong>: Timer B output 1 reset</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Capture 2 is triggered by TA1 output active to inactive transition</td>
<td></td>
</tr>
<tr>
<td>Bit 12</td>
<td><strong>TA1SET</strong>: Timer B output 1 set</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Capture 2 is triggered by TA1 output inactive to active transition</td>
<td></td>
</tr>
<tr>
<td>Bit 11</td>
<td><strong>EXEV10CPT</strong>: External event 10 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description</td>
<td></td>
</tr>
<tr>
<td>Bit 10</td>
<td><strong>EXEV9CPT</strong>: External event 9 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 9</td>
<td><strong>EXEV8CPT</strong>: External event 8 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 8</td>
<td><strong>EXEV7CPT</strong>: External event 7 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 7</td>
<td><strong>EXEV6CPT</strong>: External event 6 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 6</td>
<td><strong>EXEV5CPT</strong>: External event 5 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 5</td>
<td><strong>EXEV4CPT</strong>: External event 4 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 4</td>
<td><strong>EXEV3CPT</strong>: External event 3 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 3</td>
<td><strong>EXEV2CPT</strong>: External event 2 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to <strong>EXEV1CPT</strong> description.</td>
<td></td>
</tr>
<tr>
<td>Bit 2</td>
<td><strong>EXEV1CPT</strong>: External event 1 capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: The external event 1 triggers the capture 2</td>
<td></td>
</tr>
<tr>
<td>Bit 1</td>
<td><strong>UPDCPT</strong>: Update capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: The update event triggers the capture 2</td>
<td></td>
</tr>
<tr>
<td>Bit 0</td>
<td><strong>SWCPT</strong>: Software capture</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.</td>
<td></td>
</tr>
</tbody>
</table>
27.5.45  HRTIM timer F capture 1 control register (HRTIM_CPT1FCR)

Address offset: 0x35C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE CMP2</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TE CMP1</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TE1 RST</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TE1 SET</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TD CMP2</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TD CMP1</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TD1 RST</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TD1 SET</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TC CMP2</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TC CMP1</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TC1 RST</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TC1 SET</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TB CMP2</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TB CMP1</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TB1 RST</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TB1 SET</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  **TECMP2**: Timer E compare 2
Refer to TACMP2 description.

Bit 30  **TECMP1**: Timer E compare 1
Refer to TACMP1 description.

Bit 29  **TE1RST**: Timer E output 1 reset
Refer to TA1RST description.

Bit 28  **TE1SET**: Timer E output 1 set
Refer to TA1SET description.

Bit 27  **TDCMP2**: Timer D compare 2
Refer to TACMP2 description.

Bit 26  **TDCMP1**: Timer D compare 1
Refer to TACMP1 description.

Bit 25  **TD1RST**: Timer D output 1 reset
Refer to TA1RST description.

Bit 24  **TD1SET**: Timer D output 1 set
Refer to TA1SET description.

Bit 23  **TCCMP2**: Timer C compare 2
Refer to TACMP2 description.

Bit 22  **TCCMP1**: Timer C compare 1
Refer to TACMP1 description.

Bit 21  **TC1RST**: Timer C output 1 reset
Refer to TA1RST description.

Bit 20  **TC1SET**: Timer C output 1 set
Refer to TA1SET description.

Bit 19  **TBCMP2**: Timer B compare 2
Refer to TACMP2 description.

Bit 18  **TBCMP1**: Timer B compare 1
Refer to TACMP1 description.

Bit 17  **TB1RST**: Timer B output 1 reset
Refer to TA1RST description.
Bit 16 **TB1SET**: Timer B output 1 set
Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2
0: No action
1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1
0: No action
1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset
0: No action
1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set
0: No action
1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture
Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture
Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture
Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture
Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture
Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture
Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture
Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture
Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture
Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture
0: No action
1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture
0: No action
1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture
0: No action
1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
27.5.46  HRTIM timer A capture 2 control register (HRTIM_CPT2ACR)

Address offset: 0x0E0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TECMP2</td>
<td>Timer E compare 2</td>
</tr>
<tr>
<td>30</td>
<td>TECMP1</td>
<td>Timer E compare 1</td>
</tr>
<tr>
<td>29</td>
<td>TE1RST</td>
<td>Timer E output 1 reset</td>
</tr>
<tr>
<td>28</td>
<td>TE1SET</td>
<td>Timer E output 1 set</td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2</td>
<td>Timer D compare 2</td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1</td>
<td>Timer D compare 1</td>
</tr>
<tr>
<td>25</td>
<td>TD1RST</td>
<td>Timer D output 1 reset</td>
</tr>
<tr>
<td>24</td>
<td>TD1SET</td>
<td>Timer D output 1 set</td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2</td>
<td>Timer C compare 2</td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1</td>
<td>Timer C compare 1</td>
</tr>
<tr>
<td>21</td>
<td>TC1RST</td>
<td>Timer C output 1 reset</td>
</tr>
<tr>
<td>20</td>
<td>TC1SET</td>
<td>Timer C output 1 set</td>
</tr>
<tr>
<td>19</td>
<td>TBCMP2</td>
<td>Timer B compare 2</td>
</tr>
<tr>
<td>18</td>
<td>TBCMP1</td>
<td>Timer B compare 1</td>
</tr>
<tr>
<td>17</td>
<td>TB1RST</td>
<td>Timer B output 1 reset</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31  **TECMP2**: Timer E compare 2
Refer to TACMP2 description.

Bit 30  **TECMP1**: Timer E compare 1
Refer to TACMP1 description.

Bit 29  **TE1RST**: Timer E output 1 reset
Refer to TA1RST description.

Bit 28  **TE1SET**: Timer E output 1 set
Refer to TA1SET description.

Bit 27  **TDCMP2**: Timer D compare 2
Refer to TACMP2 description.

Bit 26  **TDCMP1**: Timer D compare 1
Refer to TACMP1 description.

Bit 25  **TD1RST**: Timer D output 1 reset
Refer to TA1RST description.

Bit 24  **TD1SET**: Timer D output 1 set
Refer to TA1SET description.

Bit 23  **TCCMP2**: Timer C compare 2
Refer to TACMP2 description.

Bit 22  **TCCMP1**: Timer C compare 1
Refer to TACMP1 description.

Bit 21  **TC1RST**: Timer C output 1 reset
Refer to TA1RST description.

Bit 20  **TC1SET**: Timer C output 1 set
Refer to TA1SET description.

Bit 19  **TBCMP2**: Timer B compare 2
Refer to TACMP2 description.

Bit 18  **TBCMP1**: Timer B compare 1
Refer to TACMP1 description.

Bit 17  **TB1RST**: Timer B output 1 reset
Refer to TA1RST description.
Bit 16  **TB1SET**: Timer B output 1 set  
Refer to TA1SET description.

Bit 15  **TFCMP2**: Timer E compare 2  
Refer to TACMP2 description.

Bit 14  **TFCMP1**: Timer F compare 1  
Refer to TACMP1 description.

Bit 13  **TF1RST**: Timer F output 1 reset  
Refer to TA1RST description.

Bit 12  **TF1SET**: Timer F output 1 set  
Refer to TA1SET description.

Bit 11  **EXEV10CPT**: External event 10 capture  
Refer to EXEV1CPT description

Bit 10  **EXEV9CPT**: External event 9 capture  
Refer to EXEV1CPT description.

Bit 9  **EXEV8CPT**: External event 8 capture  
Refer to EXEV1CPT description.

Bit 8  **EXEV7CPT**: External event 7 capture  
Refer to EXEV1CPT description.

Bit 7  **EXEV6CPT**: External event 6 capture  
Refer to EXEV1CPT description.

Bit 6  **EXEV5CPT**: External event 5 capture  
Refer to EXEV1CPT description.

Bit 5  **EXEV4CPT**: External event 4 capture  
Refer to EXEV1CPT description.

Bit 4  **EXEV3CPT**: External event 3 capture  
Refer to EXEV1CPT description.

Bit 3  **EXEV2CPT**: External event 2 capture  
Refer to EXEV1CPT description.

Bit 2  **EXEV1CPT**: External event 1 capture  
0: No action  
1: The external event 1 triggers the capture 2

Bit 1  **UPDCPT**: Update capture  
0: No action  
1: The update event triggers the capture 2

Bit 0  **SWCPT**: Software capture  
0: No action  
1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
### 27.5.47 HRTIM timer B capture 2 control register (HRTIM_CPT2BCR)

Address offset: 0x160  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Reset Value</th>
<th>Address Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TECMP2: Timer E compare 2</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>30</td>
<td>TECMP1: Timer E compare 1</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>29</td>
<td>TE1RST: Timer E output 1 reset</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>28</td>
<td>TE1SET: Timer E output 1 set</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2: Timer D compare 2</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1: Timer D compare 1</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>25</td>
<td>TD1RST: Timer D output 1 reset</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>24</td>
<td>TD1SET: Timer D output 1 set</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2: Timer C compare 2</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1: Timer C compare 1</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>21</td>
<td>TC1RST: Timer C output 1 reset</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>20</td>
<td>TC1SET: Timer C output 1 set</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>19</td>
<td>TFCMP2: Timer F compare 2</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>18</td>
<td>TFCMP1: Timer F compare 1</td>
<td>rw</td>
<td>0x160</td>
</tr>
<tr>
<td>17</td>
<td>TF1RST: Timer F output 1 reset</td>
<td>rw</td>
<td>0x160</td>
</tr>
</tbody>
</table>
Bit 16 **TF1SET**: Timer F output 1 set
   Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2
   0: No action
   1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1
   0: No action
   1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset
   0: No action
   1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set
   0: No action
   1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture
   Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture
   Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture
   Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture
   Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture
   Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture
   Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture
   Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture
   Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture
   Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture
   0: No action
   1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture
   0: No action
   1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture
   0: No action
   1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
### 27.5.48 HRTIM timer C capture 2 control register (HRTIM_CPT2CCR)

Address offset: 0x1E0  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TECMP2: Timer E compare 2</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>TECMP1: Timer E compare 1</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>TE1RST: Timer E output 1 reset</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>TE1SET: Timer E output 1 set</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2: Timer D compare 2</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1: Timer D compare 1</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>TD1RST: Timer D output 1 reset</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>TD1SET: Timer D output 1 set</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>TFCMP2: Timer F compare 2</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>TFCMP1: Timer F compare 1</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>TF1RST: Timer F output 1 reset</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>TF1SET: Timer F output 1 set</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>TBCMP2: Timer B compare 2</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>TBCMP1: Timer B compare 1</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>TB1RST: Timer B output 1 reset</td>
<td></td>
</tr>
</tbody>
</table>

All other bits are reserved and must be written as 0.

**Bit 31:** TECMP2: Timer E compare 2  
Refer to TACMP2 description.

**Bit 30:** TECMP1: Timer E compare 1  
Refer to TACMP1 description.

**Bit 29:** TE1RST: Timer E output 1 reset  
Refer to TA1RST description.

**Bit 28:** TE1SET: Timer E output 1 set  
Refer to TA1SET description.

**Bit 27:** TDCMP2: Timer D compare 2  
Refer to TACMP2 description.

**Bit 26:** TDCMP1: Timer D compare 1  
Refer to TACMP1 description.

**Bit 25:** TD1RST: Timer D output 1 reset  
Refer to TA1RST description.

**Bit 24:** TD1SET: Timer D output 1 set  
Refer to TA1SET description.

**Bit 23:** TFCMP2: Timer F compare 2  
Refer to TACMP2 description.

**Bit 22:** TFCMP1: Timer F compare 1  
Refer to TACMP1 description.

**Bit 21:** TF1RST: Timer F output 1 reset  
Refer to TA1RST description.

**Bit 20:** TF1SET: Timer F output 1 set  
Refer to TA1SET description.

**Bit 19:** TBCMP2: Timer B compare 2  
Refer to TACMP2 description.

**Bit 18:** TBCMP1: Timer B compare 1  
Refer to TACMP1 description.

**Bit 17:** TB1RST: Timer B output 1 reset  
Refer to TA1RST description.
Bit 16 **TB1SET**: Timer B output 1 set  
Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2  
0: No action  
1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1  
0: No action  
1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset  
0: No action  
1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set  
0: No action  
1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture  
Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture  
Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture  
Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture  
Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture  
Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture  
Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture  
Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture  
Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture  
Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture  
0: No action  
1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture  
0: No action  
1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture  
0: No action  
1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
### 27.5.49 HRTIM timer D capture 2 control register (HRTIM_CPT2DCR)

Address offset: 0x260  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31 (TECMP2)</th>
<th>Bit 30 (TECMP1)</th>
<th>Bit 29 (TE1RST)</th>
<th>Bit 28 (TE1SET)</th>
<th>Bit 27 (TFCMP2)</th>
<th>Bit 26 (TFCMP1)</th>
<th>Bit 25 (TF1RST)</th>
<th>Bit 24 (TF1SET)</th>
<th>Bit 23 (TCCMP2)</th>
<th>Bit 22 (TCCMP1)</th>
<th>Bit 21 (TC1RST)</th>
<th>Bit 20 (TC1SET)</th>
<th>Bit 19 (TBCMP2)</th>
<th>Bit 18 (TBCMP1)</th>
<th>Bit 17 (TB1RST)</th>
<th>Bit 16 (TB1SET)</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 31 (TECMP2)</th>
<th>Bit 30 (TECMP1)</th>
<th>Bit 29 (TE1RST)</th>
<th>Bit 28 (TE1SET)</th>
<th>Bit 27 (TFCMP2)</th>
<th>Bit 26 (TFCMP1)</th>
<th>Bit 25 (TF1RST)</th>
<th>Bit 24 (TF1SET)</th>
<th>Bit 23 (TCCMP2)</th>
<th>Bit 22 (TCCMP1)</th>
<th>Bit 21 (TC1RST)</th>
<th>Bit 20 (TC1SET)</th>
<th>Bit 19 (TBCMP2)</th>
<th>Bit 18 (TBCMP1)</th>
<th>Bit 17 (TB1RST)</th>
<th>Bit 16 (TB1SET)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
<td>TA</td>
</tr>
<tr>
<td>CMP2</td>
<td>CMP1</td>
<td>RST</td>
<td>SET</td>
<td>CMP2</td>
<td>CMP1</td>
<td>RST</td>
<td>SET</td>
<td>CMP2</td>
<td>CMP1</td>
<td>RST</td>
<td>SET</td>
<td>CMP2</td>
<td>CMP1</td>
<td>RST</td>
<td>SET</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31 **TECMP2**: Timer E compare 2  
Refer to TACMP2 description.

Bit 30 **TECMP1**: Timer E compare 1  
Refer to TACMP1 description.

Bit 29 **TE1RST**: Timer E output 1 reset  
Refer to TA1RST description.

Bit 28 **TE1SET**: Timer E output 1 set  
Refer to TA1SET description.

Bit 27 **TFCMP2**: Timer F compare 2  
Refer to TACMP2 description.

Bit 26 **TFCMP1**: Timer F compare 1  
Refer to TACMP1 description.

Bit 25 **TF1RST**: Timer F output 1 reset  
Refer to TA1RST description.

Bit 24 **TF1SET**: Timer F output 1 set  
Refer to TA1SET description.

Bit 23 **TCCMP2**: Timer C compare 2  
Refer to TACMP2 description.

Bit 22 **TCCMP1**: Timer C compare 1  
Refer to TACMP1 description.

Bit 21 **TC1RST**: Timer C output 1 reset  
Refer to TA1RST description.

Bit 20 **TC1SET**: Timer C output 1 set  
Refer to TA1SET description.

Bit 19 **TBCMP2**: Timer B compare 2  
Refer to TACMP2 description.

Bit 18 **TBCMP1**: Timer B compare 1  
Refer to TACMP1 description.

Bit 17 **TB1RST**: Timer B output 1 reset  
Refer to TA1RST description.
Bit 16 **TB1SET**: Timer B output 1 set
   Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2
   0: No action
   1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1
   0: No action
   1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset
   0: No action
   1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set
   0: No action
   1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture
   Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture
   Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture
   Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture
   Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture
   Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture
   Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture
   Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture
   Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture
   Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture
   0: No action
   1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture
   0: No action
   1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture
   0: No action
   1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
### 27.5.50 HRTIM timer E capture 2 control register (HRTIM_CPT2ECR)

Address offset: 0x2E0  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TFCMP2: Timer F compare 2</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>TFCMP1: Timer F compare 1</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>TF1RST: Timer F output 1 reset</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>TF1SET: Timer F output 1 set</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2: Timer D compare 2</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1: Timer D compare 1</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>TD1RST: Timer D output 1 reset</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>TD1SET: Timer D output 1 set</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2: Timer C compare 2</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1: Timer C compare 1</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>TC1RST: Timer C output 1 reset</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>TC1SET: Timer C output 1 set</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>TBCMP2: Timer B compare 2</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>TBCMP1: Timer B compare 1</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>TB1RST: Timer B output 1 reset</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31  **TFCMP2**: Timer F compare 2  
Refer to **TACMP2** description.

Bit 30  **TFCMP1**: Timer F compare 1  
Refer to **TACMP1** description.

Bit 29  **TF1RST**: Timer F output 1 reset  
Refer to **TA1RST** description.

Bit 28  **TF1SET**: Timer F output 1 set  
Refer to **TA1SET** description.

Bit 27  **TDCMP2**: Timer D compare 2  
Refer to **TACMP2** description.

Bit 26  **TDCMP1**: Timer D compare 1  
Refer to **TACMP1** description.

Bit 25  **TD1RST**: Timer D output 1 reset  
Refer to **TA1RST** description.

Bit 24  **TD1SET**: Timer D output 1 set  
Refer to **TA1SET** description.

Bit 23  **TCCMP2**: Timer C compare 2  
Refer to **TACMP2** description.

Bit 22  **TCCMP1**: Timer C compare 1  
Refer to **TACMP1** description.

Bit 21  **TC1RST**: Timer C output 1 reset  
Refer to **TA1RST** description.

Bit 20  **TC1SET**: Timer C output 1 set  
Refer to **TA1SET** description.

Bit 19  **TBCMP2**: Timer B compare 2  
Refer to **TACMP2** description.

Bit 18  **TBCMP1**: Timer B compare 1  
Refer to **TACMP1** description.

Bit 17  **TB1RST**: Timer B output 1 reset  
Refer to **TA1RST** description.
Bit 16 **TB1SET**: Timer B output 1 set  
Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2  
0: No action  
1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1  
0: No action  
1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset  
0: No action  
1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set  
0: No action  
1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture  
Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture  
Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture  
Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture  
Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture  
Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture  
Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture  
Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture  
Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture  
Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture  
0: No action  
1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture  
0: No action  
1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture  
0: No action  
1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
27.5.51 HRTIM timer F capture 2 control register (HRTIM_CPT2FCR)

Address offset: 0x360
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TECMP2: Timer E compare 2</td>
<td>31</td>
</tr>
<tr>
<td>30</td>
<td>TECMP1: Timer E compare 1</td>
<td>30</td>
</tr>
<tr>
<td>29</td>
<td>TE1RST: Timer E output 1 reset</td>
<td>29</td>
</tr>
<tr>
<td>28</td>
<td>TE1SET: Timer E output 1 set</td>
<td>28</td>
</tr>
<tr>
<td>27</td>
<td>TDCMP2: Timer D compare 2</td>
<td>27</td>
</tr>
<tr>
<td>26</td>
<td>TDCMP1: Timer D compare 1</td>
<td>26</td>
</tr>
<tr>
<td>25</td>
<td>TD1RST: Timer D output 1 reset</td>
<td>25</td>
</tr>
<tr>
<td>24</td>
<td>TD1SET: Timer D output 1 set</td>
<td>24</td>
</tr>
<tr>
<td>23</td>
<td>TCCMP2: Timer C compare 2</td>
<td>23</td>
</tr>
<tr>
<td>22</td>
<td>TCCMP1: Timer C compare 1</td>
<td>22</td>
</tr>
<tr>
<td>21</td>
<td>TC1RST: Timer C output 1 reset</td>
<td>21</td>
</tr>
<tr>
<td>20</td>
<td>TC1SET: Timer C output 1 set</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>TBCMP2: Timer B compare 2</td>
<td>19</td>
</tr>
<tr>
<td>18</td>
<td>TBCMP1: Timer B compare 1</td>
<td>18</td>
</tr>
<tr>
<td>17</td>
<td>TB1RST: Timer B output 1 reset</td>
<td>17</td>
</tr>
</tbody>
</table>

Bit 31 TECMP2: Timer E compare 2
Refer to TACMP2 description.

Bit 30 TECMP1: Timer E compare 1
Refer to TACMP1 description.

Bit 29 TE1RST: Timer E output 1 reset
Refer to TA1RST description.

Bit 28 TE1SET: Timer E output 1 set
Refer to TA1SET description.

Bit 27 TDCMP2: Timer D compare 2
Refer to TACMP2 description.

Bit 26 TDCMP1: Timer D compare 1
Refer to TACMP1 description.

Bit 25 TD1RST: Timer D output 1 reset
Refer to TA1RST description.

Bit 24 TD1SET: Timer D output 1 set
Refer to TA1SET description.

Bit 23 TCCMP2: Timer C compare 2
Refer to TACMP2 description.

Bit 22 TCCMP1: Timer C compare 1
Refer to TACMP1 description.

Bit 21 TC1RST: Timer C output 1 reset
Refer to TA1RST description.

Bit 20 TC1SET: Timer C output 1 set
Refer to TA1SET description.

Bit 19 TBCMP2: Timer B compare 2
Refer to TACMP2 description.

Bit 18 TBCMP1: Timer B compare 1
Refer to TACMP1 description.

Bit 17 TB1RST: Timer B output 1 reset
Refer to TA1RST description.
Bit 16 **TB1SET**: Timer B output 1 set
Refer to TA1SET description.

Bit 15 **TACMP2**: Timer A compare 2
0: No action
1: Timer A compare 2 triggers capture 2

Bit 14 **TACMP1**: Timer A compare 1
0: No action
1: Timer A compare 1 triggers capture 2

Bit 13 **TA1RST**: Timer B output 1 reset
0: No action
1: Capture 2 is triggered by TA1 output active to inactive transition

Bit 12 **TA1SET**: Timer B output 1 set
0: No action
1: Capture 2 is triggered by TA1 output inactive to active transition

Bit 11 **EXEV10CPT**: External event 10 capture
Refer to EXEV1CPT description

Bit 10 **EXEV9CPT**: External event 9 capture
Refer to EXEV1CPT description.

Bit 9 **EXEV8CPT**: External event 8 capture
Refer to EXEV1CPT description.

Bit 8 **EXEV7CPT**: External event 7 capture
Refer to EXEV1CPT description.

Bit 7 **EXEV6CPT**: External event 6 capture
Refer to EXEV1CPT description.

Bit 6 **EXEV5CPT**: External event 5 capture
Refer to EXEV1CPT description.

Bit 5 **EXEV4CPT**: External event 4 capture
Refer to EXEV1CPT description.

Bit 4 **EXEV3CPT**: External event 3 capture
Refer to EXEV1CPT description.

Bit 3 **EXEV2CPT**: External event 2 capture
Refer to EXEV1CPT description.

Bit 2 **EXEV1CPT**: External event 1 capture
0: No action
1: The external event 1 triggers the capture 2

Bit 1 **UPDCPT**: Update capture
0: No action
1: The update event triggers the capture 2

Bit 0 **SWCPT**: Software capture
0: No action
1: This bit forces the capture 2 by software. This bit is set only, reset by hardware.
27.5.52 HRTIM timer x output register (HRTIM_OUTxR) (x = A to F)

Address offset: Block A: 0x0E4
Address offset: Block B: 0x164
Address offset: Block C: 0x1E4
Address offset: Block D: 0x264
Address offset: Block E: 0x2E4
Address offset: Block F: 0x364
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Res.</td>
<td>BIAR</td>
<td>Res.</td>
<td>DLYPR2[0:0]</td>
<td>DLYPR T2</td>
<td>DTEN</td>
<td>DIID1</td>
<td>CHP1</td>
<td>FAULT1[1:0]</td>
<td>IDLES1</td>
<td>IDLEM 1</td>
<td>POL1</td>
<td>Res.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 DIDL2: Output 2 deadtime upon burst mode Idle entry
This bit delays the idle mode entry by forcing a deadtime insertion before switching the outputs to their idle state. This setting only applies when entering in idle state during a burst mode operation.
0: The programmed Idle state is applied immediately to the output 2
1: Deadtime (inactive level) is inserted on output 2 before entering the idle mode. The deadtime value is set by DTFx[8:0].

Note: This parameter cannot be changed once the timer x is enabled.
DIDL=1 is set only if one of the outputs is active during the burst mode (IDLES=1), and with positive deadtimes (SDTR/SDTF set to 0).

Bit 22 CHP2: Output 2 chopper enable
This bit enables the chopper on output 2.
0: Output signal is not altered
1: Output signal is chopped by a carrier signal

Note: This parameter cannot be changed once the timer x is enabled.

Bits 21:20 FAULT2[1:0]: Output 2 fault state
These bits select the output 2 state after a fault event.
00: No action: the output is not affected by the fault input and stays in run mode.
01: Active
10: Inactive
11: High-Z

Note: This parameter cannot be changed once the timer x is enabled (TxCEN bit set), if FLTENx bit is set or if the output is in FAULT state.

Bit 19 IDLES2: Output 2 idle state
This bit selects the output 2 idle state.
0: Inactive
1: Active

Note: This parameter must be set prior to have the HRTIM controlling the outputs.
Bit 18 **IDLEM2**: Output 2 idle mode
This bit selects the output 2 idle mode.
0: No action: the output is not affected by the burst mode operation.
1: The output is in idle state when requested by the burst mode controller.
*Note: This bit is preloaded and is changed during run-time, but must not be changed while the burst mode is active.*

Bit 17 **POL2**: Output 2 polarity
This bit selects the output 2 polarity.
0: Positive polarity (output active high)
1: Negative polarity (output active low)
*Note: This parameter cannot be changed once the timer x is enabled.*

Bits 16:15 Reserved, must be kept at reset value.

Bit 14 **BIAR**: Balanced Idle Automatic Resume
This bit selects if the outputs are automatically re-enabled after a balanced idle event.
This bit is only significant if DLYPRT[2:0] = 011 or 111, it is ignored otherwise.
0: Disabled
1: Enabled
*Note: This parameter cannot be changed once the timer x is enabled.*

Bits 13 Reserved, must be kept at reset value.

Bits 12:10 **DLYPRT[2:0]**: Delayed protection
These bits define the source and outputs on which the delayed protection schemes are applied.

*In HRTIM_OUTAR, HRTIM_OUTBR, HRTIM_OUTCR:*
000: Output 1 delayed idle on external event 6
001: Output 2 delayed idle on external event 6
010: Output 1 and output 2 delayed idle on external event 6
011: Balanced idle on external event 6
100: Output 1 delayed idle on external event 7
101: Output 2 delayed idle on external event 7
110: Output 1 and output 2 delayed idle on external event 7
111: Balanced idle on external event 7

*In HRTIM_OUTDR, HRTIM_OUTER, HRTIM_OUTFR:*
000: Output 1 delayed idle on external event 8
001: Output 2 delayed idle on external event 8
010: Output 1 and output 2 delayed idle on external event 8
011: Balanced idle on external event 8
100: Output 1 delayed idle on external event 9
101: Output 2 delayed idle on external event 9
110: Output 1 and output 2 delayed idle on external event 9
111: Balanced idle on external event 9

*Note: This bitfield must not be modified once the delayed protection is enabled (DLYPRTEN bit set).*

Bit 9 **DLYPRTEN**: Delayed protection enable
This bit enables the delayed protection scheme.
0: No action
1: Delayed protection is enabled, as per DLYPRT[2:0] bits
*Note: This parameter cannot be changed once the timer x is enabled (TxEN bit set).*
Bit 8 **DTEN**: Deadtime enable
- This bit enables the deadtime insertion on output 1 and output 2.
  - 0: Output 1 and output 2 signals are independent.
  - 1: Deadtime is inserted between output 1 and output 2 (reference signal is output 1 signal generator)

  *Note: This parameter cannot be changed once the timer is operating (TxEN bit set) or if its outputs are enabled and set/reset by another timer.*

Bit 7 **DIDL1**: Output 1 deadtime upon burst mode idle entry
- This bit delays the idle mode entry by forcing a deadtime insertion before switching the outputs to their idle state. This setting only applies when entering the idle state during a burst mode operation.
  - 0: The programmed idle state is applied immediately to the output 1
  - 1: Deadtime (inactive level) is inserted on output 1 before entering the idle mode. The deadtime value is set by DTRx[8:0].

  *Note: This parameter cannot be changed once the timer x is enabled.*

  *DIDL=1 is set only if one of the outputs is active during the burst mode (IDLES=1), and with positive deadtimes (SDTR/SDTF set to 0).*

Bit 6 **CHP1**: Output 1 chopper enable
- This bit enables the chopper on output 1.
  - 0: Output signal is not altered
  - 1: Output signal is chopped by a carrier signal

  *Note: This parameter cannot be changed once the timer x is enabled.*

Bits 5:4 **FAULT[1:0]**: Output 1 fault state
- These bits select the output 1 state after a fault event
  - 00: No action: the output is not affected by the fault input and stays in run mode.
  - 01: Active
  - 10: Inactive
  - 11: High-Z

  *Note: This parameter cannot be changed once the timer x is enabled (TxCEN bit set), if FLTENx bit is set or if the output is in FAULT state.*

Bit 3 **IDLES1**: Output 1 Idle State
- This bit selects the output 1 idle state.
  - 0: Inactive
  - 1: Active

  *Note: This parameter must be set prior to HRTIM controlling the outputs.*

Bit 2 **IDLEM1**: Output 1 Idle mode
- This bit selects the output 1 idle mode.
  - 0: No action: the output is not affected by the burst mode operation.
  - 1: The output is in idle state when requested by the burst mode controller.

  *Note: This bit is preloaded and is changed during runtime, but must not be changed while burst mode is active.*

Bit 1 **POL1**: Output 1 polarity
- This bit selects the output 1 polarity.
  - 0: Positive polarity (output active high)
  - 1: Negative polarity (output active low)

  *Note: This parameter cannot be changed once the timer x is enabled.*

Bit 0 **Reserved**: must be kept at reset value.
## 27.5.53 HRTIM timer x fault register (HRTIM_FLTxR) (x = A to F)

Address offset: Block A: 0x0E8
Address offset: Block B: 0x168
Address offset: Block C: 0x1E8
Address offset: Block D: 0x268
Address offset: Block E: 0x2E8
Address offset: Block F: 0x368
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>reset value</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td><strong>FLTLCK</strong></td>
<td>Res</td>
<td>Fault sources lock</td>
</tr>
<tr>
<td></td>
<td>0: FLT1EN..FLT6EN bits are read/write</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: FLT1EN..FLT6EN bits are read only</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>The FLTLCK bit is write-once. Once it has been set, it cannot be modified till the next system reset.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>30:6</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td><strong>FLT6EN</strong></td>
<td>rw</td>
<td>Fault 6 enable</td>
</tr>
<tr>
<td></td>
<td>0: Fault 6 input ignored</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 6 input is active and disables HRTIM outputs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td><strong>FLT5EN</strong></td>
<td>rw</td>
<td>Fault 5 enable</td>
</tr>
<tr>
<td></td>
<td>0: Fault 5 input ignored</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 5 input is active and disables HRTIM outputs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td><strong>FLT4EN</strong></td>
<td>rw</td>
<td>Fault 4 enable</td>
</tr>
<tr>
<td></td>
<td>0: Fault 4 input ignored</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 4 input is active and disables HRTIM outputs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td><strong>FLT3EN</strong></td>
<td>rw</td>
<td>Fault 3 enable</td>
</tr>
<tr>
<td></td>
<td>0: Fault 3 input ignored</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 3 input is active and disables HRTIM outputs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td><strong>FLT2EN</strong></td>
<td>rw</td>
<td>Fault 2 enable</td>
</tr>
<tr>
<td></td>
<td>0: Fault 2 input ignored</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 2 input is active and disables HRTIM outputs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td><strong>FLT1EN</strong></td>
<td>rw</td>
<td>Fault 1 enable</td>
</tr>
<tr>
<td></td>
<td>0: Fault 1 input ignored</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 1 input is active and disables HRTIM outputs</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 27.5.54 HRTIM timer x control register 2 (HRTIM_TIMxCR2) (x = A to F)

- **Address offset:** Block A: 0x0EC
- **Address offset:** Block B: 0x16C
- **Address offset:** Block C: 0x1EC
- **Address offset:** Block D: 0x26C
- **Address offset:** Block E: 0x2EC
- **Address offset:** Block F: 0x36C
- **Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

**Bits 31:21** Reserved, must be kept at reset value.

**Bit 20 TRG HLF:** Triggered-half mode

This bitfield defines whether the compare 2 register is behaving in standard mode (compare match issued as soon as counter equal compare), or in triggered-half mode (see Section: Triggered-half mode).

- **0:** CMP2 register is written by the user only (standard compare mode)
- **1:** CMP2 value is set by hardware as soon as a capture 1 event occurs. It is loaded with the (capture 1 divided by 2) value. The initial value can be written by the user (as long as TRG HLF is reset), but is ignored once the first capture has been triggered (the preload mechanism is disabled for CMP2 when the TRG HLF bit is set).

*Note:* This bitfield must not be modified once the counter is enabled (TxCEN bit set).

**Bits 19:18** Reserved, must be kept at reset value.

**Bit 17 GT CMP3:** Greater than compare 3 PWM mode

This bit defines the compare 3 operating mode.

- **0:** The compare 3 event is generated when the counter is equal to the compare value (compare match mode)
- **1:** The compare 3 event is generated when the counter is greater than the compare value. If the compare value is changed on-the-fly, the new compare value is compared with the current counter value and an output SET or RESET can be generated.

**Bit 16 GT CMP1:** Greater than compare 1 PWM mode

This bit defines the compare 1 operating mode.

- **0:** The compare 1 event is generated when the counter is equal to the compare value (compare match mode)
- **1:** The compare 1 event is generated when the counter is greater than the compare value. If the compare value is changed on-the-fly, the new compare value is compared with the current counter value and an output SET or RESET can be generated.
Bits 15:14 **FEROM[1:0]:** Fault and event roll-over mode
This bit defines when the roll-over is generated, in up-down counting mode. It only concerns the Roll-over event used by the fault and event counters.
00: Event generated when the counter is equal to 0 or to HRTIM_PERxR value
01: Event generated when the counter is equal to 0
10: Event generated when the counter is equal to HRTIM_PERxR
11: Reserved

*Note: This setting only applies when the UDM bit is set. It is not significant otherwise.*

*Note: This bitfield cannot be changed once the timer is operating (TxEN bit set).*

Bits 13:12 **BMROM[1:0]:** Burst mode roll-over mode
This bit defines when the roll-over is generated, in up-down counting mode. It only concerns the roll-over event used in the burst mode controller, as clock as burst mode trigger.
00: Event generated when the counter is equal to 0 or to HRTIM_PERxR value
01: Event generated when the counter is equal to 0
10: Event generated when the counter is equal to HRTIM_PERxR
11: Reserved

*Note: This setting only applies when the UDM bit is set. It is not significant otherwise.*

*Note: This parameter cannot be changed once the timer is operating (TxEN bit set).*

Bits 11:10 **ADROM[1:0]:** ADC roll-over mode
This bit defines when the roll-over is generated, in up-down counting mode. It only concerns the roll-over event which triggers the ADC.
00: Event generated when the counter is equal to 0 or to HRTIM_PERxR value
01: Event generated when the counter is equal to 0
10: Event generated when the counter is equal to HRTIM_PERxR
11: Reserved

*Note: This setting only applies when the UDM bit is set. It is not significant otherwise.*

*Note: This bitfield cannot be changed once the timer is operating (TxEN bit set).*

Bits 9:8 **OUTROM[1:0]:** Output roll-over mode
This bit defines when the roll-over is generated, in up-down counting mode. It only concerns the roll-over event which sets and/or resets the outputs, as per HRTIM_SETxyR and HRTIM_RSTxyR settings.
00: Event generated when the counter is equal to 0 or to HRTIM_PERxR value
01: Event generated when the counter is equal to 0
10: Event generated when the counter is equal to HRTIM_PERxR
11: Reserved

*Note: This setting only applies when the UDM bit is set. It is not significant otherwise.*

*Note: This bitfield cannot be changed once the timer is operating (TxEN bit set).*

Bits 7:6 **ROM[1:0]:** Roll-over mode
This bit defines when the roll-over is generated, in up-down counting mode. It only concerns the roll-over event with the following destinations: update trigger (to transfer content from preload to active registers), IRQ and DMA requests, repetition counter decrement and external event filtering.
00: Event generated when the counter is equal to 0 or to HRTIM_PERxR value
01: Event generated when the counter is equal to 0
10: Event generated when the counter is equal to HRTIM_PERxR
11: Reserved

*Note: This setting only applies when the UDM bit is set. It is not significant otherwise.*

*Note: This bitfield cannot be changed once the timer is operating (TxEN bit set).*

Bit 5 Reserved, must be kept at reset value.
Bit 4 **UDM**: Up-Down mode
   This bit defines if the counter is operating in up or up-down counting mode.
   0: The counter is operating in up-counting mode
   1: The counter is operating in up-down counting mode
   Note: This bit cannot be changed once the timer is operating (TxEN bit set).

Bit 3 Reserved, must be kept at reset value.

Bit 2 **DCDR**: Dual channel DAC reset trigger
   This bit defines when the hrtim_dac_reset_trgx trigger is generated.
   0: The trigger is generated on counter reset or roll-over event
   1: The trigger is generated on output 1 set event
   Note: The DCSR bit is not significant when the DCDE bit is reset (Dual channel DAC trigger disabled).

Bit 1 **DCDS**: Dual channel DAC Step trigger
   This bit defines when the hrtim_dac_step_trgx trigger is generated.
   0: The trigger is generated on compare 2 event
   1: The trigger is generated on output 1 reset event
   Note: The DCSR bit is not significant when the DCDE bit is reset (Dual channel DAC trigger disabled).

Bit 0 **DCDE**: Dual channel DAC trigger enable
   This bit enables the dual channel DAC triggering mechanism.
   0: Dual channel DAC trigger disabled
   1: Dual channel DAC trigger enabled
   Note: This bit cannot be changed once the timer is operating (TxEN bit set).
### 27.5.55  HRTIM timer x external event filtering register 3 (HRTIM(TIMxEEFR3)) (x = A to F)

Address offset: Block A: 0x0F0
Address offset: Block B: 0x170
Address offset: Block C: 0x1F0
Address offset: Block D: 0x270
Address offset: Block E: 0x2F0
Address offset: Block F: 0x370
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

- **Bits 31:14**: Reserved, must be kept at reset value.
- **Bits 13:8** **EEVACNT[5:0]**: External event A counter
  
  This bitfield selects the external event A counter threshold. An event is considered valid when the number of events is equal to the \( \text{EEVACNT}[5:0]+1 \) value.

- **Bits 7:4** **EEVASEL[3:0]**: External event A Selection

  This bit selects the external event A source.
  
  0: External event 1 is used as external event A source
  1: External event 2 is used as external event A source
  ...
  9: External event 10 is used as external event A source
  Others: Reserved

- **Bit 3**: Reserved, must be kept at reset value.

- **Bit 2** **EEVARSTM**: External event A reset mode

  This bit selects the external event x counter reset mode.
  
  0: External event counter A is reset on each reset / roll-over event
  1: External event counter A is reset on each reset / roll-over event only if no event occurs during last counting period

- **Bit 1** **EEVACRES**: External event A counter reset

  This bit resets the external event A counter. It is set by software and reset by hardware.
  
  0: No action
  1: External event counter A is reset

- **Bit 0** **EEVACE**: External event A counter enable

  This bit enables the external event x counter.
  
  0: External event A counter disabled
  1: External event A counter enabled
27.5.56  **HRTIM control register 1 (HRTIM_CR1)**

Address offset: 0x380  
Reset value: 0x0000 0000

```
<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>27-25</td>
<td>AD4USRC[2:0]: ADC trigger 4 update source</td>
</tr>
<tr>
<td></td>
<td>Refer to AD1USRC[2:0] description.</td>
</tr>
<tr>
<td>24-22</td>
<td>AD3USRC[2:0]: ADC trigger 3 update source</td>
</tr>
<tr>
<td></td>
<td>Refer to AD1USRC[2:0] description.</td>
</tr>
<tr>
<td>21-19</td>
<td>AD2USRC[2:0]: ADC trigger 2 update source</td>
</tr>
<tr>
<td></td>
<td>Refer to AD1USRC[2:0] description.</td>
</tr>
<tr>
<td>18-16</td>
<td>AD1USRC[2:0]: ADC trigger 1 update source</td>
</tr>
<tr>
<td></td>
<td>These bits define the source which triggers the update of the HRTIM_ADC1R register (transfer from preload to active register). It only defines the source timer. The precise condition is defined within the timer itself, in HRTIM_MCR or HRTIM_TIMxCR.</td>
</tr>
<tr>
<td></td>
<td>000: Master timer</td>
</tr>
<tr>
<td></td>
<td>001: Timer A</td>
</tr>
<tr>
<td></td>
<td>010: Timer B</td>
</tr>
<tr>
<td></td>
<td>011: Timer C</td>
</tr>
<tr>
<td></td>
<td>100: Timer D</td>
</tr>
<tr>
<td></td>
<td>101: Timer E</td>
</tr>
<tr>
<td></td>
<td>110: Timer F</td>
</tr>
<tr>
<td></td>
<td>111: Reserved</td>
</tr>
<tr>
<td>15-12</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>11-8</td>
<td>TFUDIS: Timer F update disable</td>
</tr>
<tr>
<td></td>
<td>Refer to TAUDIS description.</td>
</tr>
<tr>
<td>7-4</td>
<td>TEUDIS: Timer E update disable</td>
</tr>
<tr>
<td></td>
<td>Refer to TAUDIS description.</td>
</tr>
<tr>
<td>3-0</td>
<td>TDUDIS: Timer D update disable</td>
</tr>
<tr>
<td></td>
<td>Refer to TAUDIS description.</td>
</tr>
<tr>
<td></td>
<td>TCUDIS: Timer C update disable</td>
</tr>
<tr>
<td></td>
<td>Refer to TAUDIS description.</td>
</tr>
</tbody>
</table>
Bit 2 **TBUDIS**: Timer B update disable
Refer to TAUDIS description.

Bit 1 **TAUDIS**: Timer A update disable
This bit is set and cleared by software to enable/disable an update event generation temporarily on timer A.
0: Update enabled. The update occurs upon generation of the selected source.
1: Update disabled. The updates are temporarily disabled to allow the software to write multiple registers that have to be simultaneously taken into account.

Bit 0 **MUDIS**: Master update disable
This bit is set and cleared by software to enable/disable an update event generation temporarily.
0: Update enabled.
1: Update disabled. The updates are temporarily disabled to allow the software to write multiple registers that have to be simultaneously taken into account.
### 27.5.57 HRTIM control register 2 (HRTIM_CR2)

Address offset: 0x384  
Reset value: 0x0000 0000

| Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 | Bit 23 | Bit 22 | Bit 21 | Bit 20 | Bit 19 | Bit 18 | Bit 17 | Bit 16 | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| 31     | 30     | 29     | 28     | 27     | 26     | 25     | 24     | 23     | 22     | 21     | 20     | 19     | 18     | 17     | 16     | 15     | 14     | 13     | 12     | 11     | 10     | 9      | 8      | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     | rw     |

Bits 31:22 Reserved, must be kept at reset value.

- **Bit 21 SWPF**: Swap timer F outputs  
  Refer to SWPA description.  
  *Note: This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1).*

- **Bit 20 SWPE**: Swap timer E outputs  
  Refer to SWPA description.  
  *Note: This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1).*

- **Bit 19 SWPD**: Swap timer D outputs  
  Refer to SWPA description.  
  *Note: This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1).*

- **Bit 18 SWPC**: Swap timer C outputs  
  Refer to SWPA description.  
  *Note: This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1).*

- **Bit 17 SWPB**: Swap timer B outputs  
  Refer to SWPA description.  
  *Note: This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1).*

- **Bit 16 SWPA**: Swap timer A outputs  
  This bit allows to swap the timer A outputs.  
  0: HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A1, HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A2  
  1: HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A2, HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A1  
  *Note: This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1).*

- **Bit 15 Reserved, must be kept at reset value.**

- **Bit 14 TFRST**: Timer F counter software reset  
  Refer to TARST description.

- **Bit 13 TERST**: Timer E counter software reset  
  Refer to TARST description.

- **Bit 12 TDRST**: Timer D counter software reset  
  Refer to TARST description.

- **Bit 11 TCRST**: Timer C counter software reset  
  Refer to TARST description.
Bit 10 **TBRST**: Timer B counter software reset  
Refer to TARST description.

Bit 9 **TARST**: Timer A counter software reset  
Setting this bit resets the timer A counter.  
The bit is automatically reset by hardware.

Bit 8 **MRST**: Master counter software reset  
Setting this bit resets the master timer counter.  
The bit is automatically reset by hardware.

Bit 7 Reserved, must be kept at reset value.

Bit 6 **TFSWU**: Timer F software update  
Refer to TASWU description.

Bit 5 **TESWU**: Timer E software update  
Refer to TASWU description.

Bit 4 **TDSWU**: Timer D software update  
Refer to TASWU description.

Bit 3 **TCSWU**: Timer C software update  
Refer to TASWU description.

Bit 2 **TBSWU**: Timer B software update  
Refer to TASWU description.

Bit 1 **TASWU**: Timer A software update  
This bit is set by software and automatically reset by hardware. It forces an immediate transfer from  
the preload to the active register and any pending update request is canceled.

Bit 0 **MSWU**: Master timer software update  
This bit is set by software and automatically reset by hardware. It forces an immediate transfer from  
the preload to the active register in the master timer and any pending update request is canceled.

### 27.5.58 HRTIM interrupt status register (HRTIM_ISR)

Address offset: 0x388  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
</table>

Notes:  
- Res. = Reserved, must be kept at reset value.
- BMPE = Bit Master Preload Enable
- DLL = Double Load
- TDY = Transfer Data Ready
- FLT6, FLT5, FLT4, FLT3, FLT2, FLT1: Flags for interrupt status.
Bits 31:18  Reserved, must be kept at reset value.

Bit 17  **BMPER**: Burst mode period interrupt flag
   This bit is set by hardware when a single-shot burst mode operation is completed or at the end of a burst mode period in continuous mode. It is cleared by software writing it at 1.
   0: No burst mode period interrupt occurred
   1: Burst mode period interrupt occurred

Bit 16  **DLLRDY**: DLL Ready Interrupt Flag
   This bit is set by hardware when the DLL calibration is completed. It is cleared by software writing it at 1.
   0: No DLL calibration ready interrupt occurred
   1: DLL calibration ready interrupt occurred

Bits 15:7  Reserved, must be kept at reset value.

Bit 6  **FLT6**: Fault 6 interrupt flag
   Refer to FLT1 description.

Bit 5  **SYSFLT**: System fault interrupt flag
   Refer to FLT1 description.

Bit 4  **FLT5**: Fault 5 interrupt flag
   Refer to FLT1 description.

Bit 3  **FLT4**: Fault 4 interrupt flag
   Refer to FLT1 description.

Bit 2  **FLT3**: Fault 3 interrupt flag
   Refer to FLT1 description.

Bit 1  **FLT2**: Fault 2 interrupt flag
   Refer to FLT1 description.

Bit 0  **FLT1**: Fault 1 interrupt flag
   This bit is set by hardware when fault 1 event occurs. It is cleared by software writing it at 1.
   0: No fault 1 interrupt occurred
   1: Fault 1 interrupt occurred
### 27.5.59 HRTIM interrupt clear register (HRTIM ICR)

**Address offset:** 0x38C  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:18</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>
| Bit 17    | **BMPERC**: Burst mode period flag clear  
            Writing 1 to this bit clears the BMPER flag in HRTIM_ISR register. |
| Bit 16    | **DLLRDYC**: DLL Ready Interrupt flag Clear  
            Writing 1 to this bit clears the DLLRDY flag in HRTIM_ISR register. |
| Bits 15:7 | Reserved, must be kept at reset value. |
| Bit 6     | **FLT6C**: Fault 6 interrupt flag clear  
            Writing 1 to this bit clears the FLT6 flag in HRTIM_ISR register. |
| Bit 5     | **SYSFLT**: System fault interrupt flag clear  
            Writing 1 to this bit clears the SYSFLT flag in HRTIM_ISR register. |
| Bit 4     | **FLT5C**: Fault 5 interrupt flag clear  
            Writing 1 to this bit clears the FLT5 flag in HRTIM_ISR register. |
| Bit 3     | **FLT4C**: Fault 4 interrupt flag clear  
            Writing 1 to this bit clears the FLT4 flag in HRTIM_ISR register. |
| Bit 2     | **FLT3C**: Fault 3 interrupt flag clear  
            Writing 1 to this bit clears the FLT3 flag in HRTIM_ISR register. |
| Bit 1     | **FLT2C**: Fault 2 interrupt flag clear  
            Writing 1 to this bit clears the FLT2 flag in HRTIM_ISR register. |
| Bit 0     | **FLT1C**: Fault 1 interrupt flag clear  
            Writing 1 to this bit clears the FLT1 flag in HRTIM_ISR register. |

<table>
<thead>
<tr>
<th>Bit</th>
<th><strong>BMPE RC</strong></th>
<th><strong>DLL RDYC</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

#### Table:

<table>
<thead>
<tr>
<th>Bit 31:18</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>
| Bit 17    | **BMPERC**: Burst mode period flag clear  
            Writing 1 to this bit clears the BMPER flag in HRTIM_ISR register. |
| Bit 16    | **DLLRDYC**: DLL Ready Interrupt flag Clear  
            Writing 1 to this bit clears the DLLRDY flag in HRTIM_ISR register. |
| Bits 15:7 | Reserved, must be kept at reset value. |
| Bit 6     | **FLT6C**: Fault 6 interrupt flag clear  
            Writing 1 to this bit clears the FLT6 flag in HRTIM_ISR register. |
| Bit 5     | **SYSFLT**: System fault interrupt flag clear  
            Writing 1 to this bit clears the SYSFLT flag in HRTIM_ISR register. |
| Bit 4     | **FLT5C**: Fault 5 interrupt flag clear  
            Writing 1 to this bit clears the FLT5 flag in HRTIM_ISR register. |
| Bit 3     | **FLT4C**: Fault 4 interrupt flag clear  
            Writing 1 to this bit clears the FLT4 flag in HRTIM_ISR register. |
| Bit 2     | **FLT3C**: Fault 3 interrupt flag clear  
            Writing 1 to this bit clears the FLT3 flag in HRTIM_ISR register. |
| Bit 1     | **FLT2C**: Fault 2 interrupt flag clear  
            Writing 1 to this bit clears the FLT2 flag in HRTIM_ISR register. |
| Bit 0     | **FLT1C**: Fault 1 interrupt flag clear  
            Writing 1 to this bit clears the FLT1 flag in HRTIM_ISR register. |
27.5.60  HRTIM interrupt enable register (HRTIM_IER)

Address offset: 0x390
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 31:18 Reserved, must be kept at reset value.

Bit 17 **BMPERIE**: Burst mode period interrupt enable
This bit is set and cleared by software to enable/disable the burst mode period interrupt.
0: Burst mode period interrupt disabled
1: Burst mode period interrupt enabled

Bit 16 **DLLRDYIE**: DLL Ready Interrupt Enable
This bit is set and cleared by software to enable/disable the DLL ready interrupt.
0: DLL ready interrupt disabled
1: DLL ready interrupt enabled

Bits 15:7 Reserved, must be kept at reset value.

Bit 6 **FLT6IE**: Fault 6 interrupt enable
Refer to FLT1IE description.

Bit 5 **SYSFLTIE**: System fault interrupt enable
Refer to FLT1IE description.

Bit 4 **FLT5IE**: Fault 5 interrupt enable
Refer to FLT1IE description.

Bit 3 **FLT4IE**: Fault 4 interrupt enable
Refer to FLT1IE description.

Bit 2 **FLT3IE**: Fault 3 interrupt enable
Refer to FLT1IE description.

Bit 1 **FLT2IE**: Fault 2 interrupt enable
Refer to FLT1IE description.

Bit 0 **FLT1IE**: Fault 1 interrupt enable
This bit is set and cleared by software to enable/disable the fault 1 interrupt.
0: Fault 1 interrupt disabled
1: Fault 1 interrupt enabled
## 27.5.61 HRTIM output enable register (HRTIM_OENR)

Address offset: 0x394

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>TF2O</td>
<td>EN</td>
<td>TF1O</td>
<td>EN</td>
<td>TE2O</td>
<td>EN</td>
<td>TE1O</td>
<td>EN</td>
<td>TD2O</td>
<td>EN</td>
<td>TD1O</td>
<td>EN</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31:12 Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 11 TF2OEN: Timer F output 2 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 10 TF1OEN: Timer F output 1 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 9 TE2OEN: Timer E output 2 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 8 TE1OEN: Timer E output 1 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 7 TD2OEN: Timer D output 2 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 6 TD1OEN: Timer D output 1 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 5 TC2OEN: Timer C output 2 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 4 TC1OEN: Timer C output 1 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 3 TB2OEN: Timer B output 2 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 2 TB1OEN: Timer B output 1 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 1 TA2OEN: Timer A output 2 enable</td>
</tr>
<tr>
<td>Refer to TA1OEN description.</td>
</tr>
<tr>
<td>Bit 0 TA1OEN: Timer A output 1 enable</td>
</tr>
<tr>
<td>Setting this bit enables the timer A output 1. Writing “0” has no effect.</td>
</tr>
<tr>
<td>Reading the bit returns the output enable/disable status.</td>
</tr>
<tr>
<td>This bit is cleared asynchronously by hardware as soon as the timer-related fault input(s) is (are) active.</td>
</tr>
<tr>
<td>0: output A1 disabled. The output is either in fault or Idle state.</td>
</tr>
<tr>
<td>1: output A1 enabled</td>
</tr>
</tbody>
</table>

*Note: The disable status corresponds to both idle and fault states. The output disable status is given by TA1ODS bit in the HRTIM_ODSR register.*
### 27.5.62 HRTIM output disable register (HRTIM_ODISR)

Address offset: 0x398

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TF2DIS</td>
<td>TF1DIS</td>
<td>TE2DIS</td>
<td>TE1DIS</td>
<td>TD2DIS</td>
<td>TD1DIS</td>
<td>TC2DIS</td>
<td>TC1DIS</td>
<td>TB2DIS</td>
<td>TB1DIS</td>
<td>TA2DIS</td>
<td>TA1DIS</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:12 Reserved, must be kept at reset value.

- **Bit 11 TF2DIS:** Timer F output 2 disable
  - Refer to TA1DIS description.

- **Bit 10 TF1DIS:** Timer F output 1 disable
  - Refer to TA1DIS description.

- **Bit 9 TE2DIS:** Timer E output 2 disable
  - Refer to TA1DIS description.

- **Bit 8 TE1DIS:** Timer E output 1 disable
  - Refer to TA1DIS description.

- **Bit 7 TD2DIS:** Timer D output 2 disable
  - Refer to TA1DIS description.

- **Bit 6 TD1DIS:** Timer D output 1 disable
  - Refer to TA1DIS description.

- **Bit 5 TC2DIS:** Timer C output 2 disable
  - Refer to TA1DIS description.

- **Bit 4 TC1DIS:** Timer C output 1 disable
  - Refer to TA1DIS description.

- **Bit 3 TB2DIS:** Timer B output 2 disable
  - Refer to TA1DIS description.

- **Bit 2 TB1DIS:** Timer B output 1 disable
  - Refer to TA1DIS description.

- **Bit 1 TA2DIS:** Timer A output 2 disable
  - Refer to TA1DIS description.

- **Bit 0 TA1DIS:** Timer A output 1 disable
  - Setting this bit disables the timer A output 1. The output enters the idle state, either from the run state or from the fault state.
  - Writing "0" has no effect.
### 27.5.63 HRTIM output disable status register (HRTIM_ODSR)

**Address offset:** 0x39C  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>Res</td>
<td>TF2 ODS</td>
<td>TF1 ODS</td>
<td>TE2 ODS</td>
<td>TE1 ODS</td>
<td>TD2 ODS</td>
<td>TD1 ODS</td>
<td>TC2 ODS</td>
<td>TC1 ODS</td>
<td>TB2 ODS</td>
<td>TB1 ODS</td>
<td>TA2 ODS</td>
<td>TA1 ODS</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31:12 Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>

- **Bit 11** `TF2ODS`: Timer F output 2 disable status  
  Refer to TA1ODS description.
- **Bit 10** `TF1ODS`: Timer F output 1 disable status  
  Refer to TA1ODS description.
- **Bit 9** `TE2ODS`: Timer E output 2 disable status  
  Refer to TA1ODS description.
- **Bit 8** `TE1ODS`: Timer E output 1 disable status  
  Refer to TA1ODS description.
- **Bit 7** `TD2ODS`: Timer D output 2 disable status  
  Refer to TA1ODS description.
- **Bit 6** `TD1ODS`: Timer D output 1 disable status  
  Refer to TA1ODS description.
- **Bit 5** `TC2ODS`: Timer C output 2 disable status  
  Refer to TA1ODS description.
- **Bit 4** `TC1ODS`: Timer C output 1 disable status  
  Refer to TA1ODS description.
- **Bit 3** `TB2ODS`: Timer B output 2 disable status  
  Refer to TA1ODS description.
- **Bit 2** `TB1ODS`: Timer B output 1 disable status  
  Refer to TA1ODS description.
- **Bit 1** `TA2ODS`: Timer A output 2 disable status  
  Refer to TA1ODS description.
- **Bit 0** `TA1ODS`: Timer A output 1 disable status  
  Reading the bit returns the output disable status. It is not significant when the output is active (Tx1OEN or Tx2OEN = 1).  
  0: Output A1 disabled, in Idle state.  
  1: Output A1 disabled, in fault state.
### 27.5.64  HRTIM burst mode control register (HRTIM_BMCR)

Address offset: 0x3A0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>BMSTAT</th>
<th>Burst mode status</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit gives the current operating state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Normal operation</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Burst operation on-going. Writing this bit to 0 causes a burst mode early termination.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 30:23</th>
<th>Reserved</th>
<th>Must be kept at reset value.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bit 22</th>
<th>TFBM</th>
<th>Timer F burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to TABM description.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 21</th>
<th>TEBM</th>
<th>Timer E burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to TABM description.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 20</th>
<th>TDBM</th>
<th>Timer D burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to TABM description.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 19</th>
<th>TCBM</th>
<th>Timer C burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to TABM description.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 18</th>
<th>TBBM</th>
<th>Timer B burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to TABM description.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 17</th>
<th>TABM</th>
<th>Timer A burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit defines how the timer behaves during a burst mode operation. This bitfield cannot be changed while the burst mode is enabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: TA counter clock is maintained and the timer operates normally</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: TA counter clock is stopped and the counter is reset</td>
<td></td>
</tr>
</tbody>
</table>

**Note:** This bit must not be set when the balanced idle mode is active (DLYPRT[2:0] = 0x11).

<table>
<thead>
<tr>
<th>Bit 16</th>
<th>MTBM</th>
<th>Master timer burst mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit defines how the timer behaves during a burst mode operation. This bitfield cannot be changed while the burst mode is enabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Master Timer counter clock is maintained and the timer operates normally</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Master Timer counter clock is stopped and the counter is reset</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 15:11</th>
<th>Reserved</th>
<th>Must be kept at reset value.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bit 10</th>
<th>BMPREN</th>
<th>Burst mode preload enable</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit enables the registers preload mechanism and defines whether a write access into a preloadable register (HRTIM_BMCMPR, HRTIM_BMPER) is done into the active or the preload register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Preload disabled: the write access is directly done into active registers</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Preload enabled: the write access is done into preload registers</td>
<td></td>
</tr>
</tbody>
</table>
Bits 9:6 **BMPRSC[3:0]**: Burst mode prescaler

Defines the prescaling ratio of the f\textsubscript{HRTIM} clock for the burst mode controller. This bitfield cannot be changed while the burst mode is enabled.

- 0000: Clock not divided
- 0001: Division by 2
- 0010: Division by 4
- 0011: Division by 8
- 0100: Division by 16
- 0101: Division by 32
- 0110: Division by 64
- 0111: Division by 128
- 1000: Division by 256
- 1001: Division by 512
- 1010: Division by 1024
- 1011: Division by 2048
- 1100: Division by 4096
- 1101: Division by 8192
- 1110: Division by 16384
- 1111: Division by 32768

Bits 5:2 **BMCLK[3:0]**: Burst mode clock source

This bitfield defines the clock source for the burst mode counter. It cannot be changed while the burst mode is enabled (refer to Table 211 for on-chip events 1..4 connections details).

- 0000: Master timer counter reset/roll-over
- 0001: Timer A counter reset/roll-over
- 0010: Timer B counter reset/roll-over
- 0011: Timer C counter reset/roll-over
- 0100: Timer D counter reset/roll-over
- 0101: Timer E counter reset/roll-over
- 0110: On-chip event 1 (hrtim\_bm\_ck1), acting as a burst mode counter clock
- 0111: On-chip event 2 (hrtim\_bm\_ck2) acting as a burst mode counter clock
- 1000: On-chip event 3 (hrtim\_bm\_ck3) acting as a burst mode counter clock
- 1001: On-chip event 4 (hrtim\_bm\_ck4) acting as a burst mode counter clock
- 1010: Prescaled f\textsubscript{HRTIM} clock (as per BMPRSC[3:0] setting)
- 1011: Timer F counter reset/roll-over
- Others: Reserved

Bit 1 **BMOM**: Burst mode operating mode

This bit defines if the burst mode is entered once or if it is continuously operating.

- 0: Single-shot mode
- 1: Continuous operation

Bit 0 **BME**: Burst mode enable

This bit starts the burst mode controller which becomes ready to receive the start trigger.

Writing this bit to 0 causes a burst mode early termination.

- 0: Burst mode disabled
- 1: Burst mode enabled
27.5.65  HRTIM burst mode trigger register (HRTIM_BMTRGR)

Address offset: 0x3A4
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value (hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>OCHPEV: On-chip event</td>
<td>rw</td>
</tr>
<tr>
<td>30</td>
<td>EEV8: External event 8 (TIMD filters applied)</td>
<td>rw</td>
</tr>
<tr>
<td>29</td>
<td>EEV7: External event 7 (TIMA filters applied)</td>
<td>rw</td>
</tr>
<tr>
<td>28</td>
<td>TDEEV8: Timer D period following external event 8</td>
<td>rw</td>
</tr>
<tr>
<td>27</td>
<td>TAEEV7: Timer A period following external event 7</td>
<td>rw</td>
</tr>
<tr>
<td>26</td>
<td>TECMP2: Timer E compare 2 event</td>
<td>rw</td>
</tr>
<tr>
<td>25</td>
<td>TECMP1: Timer E compare 1 event</td>
<td>rw</td>
</tr>
<tr>
<td>24</td>
<td>TEREP: Timer E repetition</td>
<td>rw</td>
</tr>
<tr>
<td>23</td>
<td>TFCMP1: Timer F compare 1 event</td>
<td>rw</td>
</tr>
<tr>
<td>22</td>
<td>TDCMP2: Timer D compare 2 event</td>
<td>rw</td>
</tr>
<tr>
<td>21</td>
<td>TFREP: Timer F repetition</td>
<td>rw</td>
</tr>
<tr>
<td>20</td>
<td>TDREP: Timer D repetition</td>
<td>rw</td>
</tr>
<tr>
<td>19</td>
<td>TDRST: Timer D reset or roll-over</td>
<td>rw</td>
</tr>
<tr>
<td>18</td>
<td>TFRST: Timer F reset</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  OCHPEV: On-chip event
A rising edge on the hrtim_bm_trg input (connected to general purpose timer TRGO output) triggers a burst mode entry (see Table 208 for details).

Bit 30  EEV8: External event 8 (TIMD filters applied)
The external event 8 conditioned by TIMD filters is starting the burst mode operation.

Bit 29  EEV7: External event 7 (TIMA filters applied)
The external event 7 conditioned by TIMA filters is starting the burst mode operation.

Bit 28  TDEEV8: Timer D period following external event 8
The timer D period following an external event 8 (conditioned by TIMD filters) is starting the burst mode operation.

Bit 27  TAEEV7: Timer A period following external event 7
The timer A period following an external event 7 (conditioned by TIMA filters) is starting the burst mode operation.

Bit 26  TECMP2: Timer E compare 2 event
Refer to TACMP1 description.

Bit 25  TECMP1: Timer E compare 1 event
Refer to TACMP1 description.

Bit 24  TEREP: Timer E repetition
Refer to TAREP description.

Bit 23  TFCMP1: Timer F compare 1 event
Refer to TACMP1 description.

Bit 22  TDCMP2: Timer D compare 2 event
Refer to TACMP1 description.

Bit 21  TFREP: Timer F repetition
Refer to TAREP description.

Bit 20  TDREP: Timer D repetition
Refer to TAREP description.

Bit 19  TDRST: Timer D reset or roll-over
Refer to TARST description.

Bit 18  TFRST: Timer F reset
Refer to TARST description.
Bit 17 **TCCMP1**: Timer C compare 1 event
Refer to TACMP1 description.

Bit 16 **TCREP**: Timer C repetition
Refer to TAREP description.

Bit 15 **TCRST**: Timer C reset or roll-over
Refer to TARST description.

Bit 14 **TBCMP2**: Timer B compare 2 event
Refer to TACMP1 description.

Bit 13 **TBCMP1**: Timer B compare 1 event
Refer to TACMP1 description.

Bit 12 **TBREP**: Timer B repetition
Refer to TAREP description.

Bit 11 **TBRST**: Timer B reset or roll-over
Refer to TARST description.

Bit 10 **TACMP2**: Timer A compare 2 event
Refer to TACMP1 description.

Bit 9 **TACMP1**: Timer A compare 1 event
The timer A compare 1 event is starting the burst mode operation.

Bit 8 **TAREP**: Timer A repetition
The Timer A repetition event is starting the burst mode operation.

Bit 7 **TARST**: Timer A reset or roll-over
The Timer A reset or roll-over event is starting the burst mode operation.

Bit 6 **MSTCMP4**: Master compare 4
Refer to MSTCMP1 description.

Bit 5 **MSTCMP3**: Master compare 3
Refer to MSTCMP1 description.

Bit 4 **MSTCMP2**: Master compare 2
Refer to MSTCMP1 description.

Bit 3 **MSTCMP1**: Master compare 1
The master timer compare 1 event is starting the burst mode operation.

Bit 2 **MSTREP**: Master repetition
The master timer repetition event is starting the burst mode operation.

Bit 1 **MSTRST**: Master reset or roll-over
The master timer reset and roll-over event is starting the burst mode operation.

Bit 0 **SW**: Software start
This bit is set by software and automatically reset by hardware.
When set, it starts the burst mode operation immediately.
This bit is not active if the burst mode is not enabled (BME bit is reset).
27.5.66  **HRTIM burst mode compare register (HRTIM_BMCMPR)**

Address offset: 0x3A8  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**BMCMP[15:0]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:16  **Reserved, must be kept at reset value.**

Bits 15:0  **BMCMP[15:0]: Burst mode compare value**

- Defines the number of periods during which the selected timers are in idle state.
- This register holds either the content of the preload register or the content of the active register if the preload is disabled.

**Note:**  **BMCMP[15:0] cannot be set to 0x0000 when using the \( f_{HRTIM} \) clock without a prescaler as the burst mode clock source (BMCLK[3:0] = 1010 and BMPRESC[3:0] = 0000).**

27.5.67  **HRTIM burst mode period register (HRTIM_BMPER)**

Address offset: 0x3AC  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**BMPER[15:0]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:16  **Reserved, must be kept at reset value.**

Bits 15:0  **BMPER[15:0]: Burst mode period**

- Defines the burst mode repetition period.
- This register holds either the content of the preload register or the content of the active register if preload is disabled.

**Note:**  **The BMPER[15:0] must not be null when the burst mode is enabled.**
27.5.68  HRTIM timer external event control register 1 (HRTIM_EECR1)

Address offset: 0x3B0
Reset value: 0x0000 0000

Bit 31:30 Reserved, must be kept at reset value.

Bit 29  **EE5FAST**: External event 5 fast mode
Refer to EE1FAST description.

Bits 28:27  **EE5SNS[1:0]**: External event 5 sensitivity
Refer to EE1SNS[1:0] description.

Bit 26  **EE5POL**: External event 5 polarity
Refer to EE1POL description.

Bits 25:24  **EE5SRC[1:0]**: External event 5 source
Refer to EE1SRC[1:0] description.

Bit 23  **EE4FAST**: External event 4 fast mode
Refer to EE1FAST description.

Bits 22:21  **EE4SNS[1:0]**: External event 4 sensitivity
Refer to EE1SNS[1:0] description.

Bit 20  **EE4POL**: External event 4 polarity
Refer to EE1POL description.

Bits 19:18  **EE4SRC[1:0]**: External event 4 source
Refer to EE1SRC[1:0] description.

Bit 17  **EE3FAST**: External event 3 fast mode
Refer to EE1FAST description.

Bits 16:15  **EE3SNS[1:0]**: External event 3 sensitivity
Refer to EE1SNS[1:0] description.

Bit 14  **EE3POL**: External event 3 polarity
Refer to EE1POL description.

Bits 13:12  **EE3SRC[1:0]**: External event 3 source
Refer to EE1SRC[1:0] description.

Bit 11  **EE2FAST**: External event 2 fast mode
Refer to EE1FAST description.

Bits 10:9  **EE2SNS[1:0]**: External event 2 sensitivity
Refer to EE1SNS[1:0] description.
Bit 8 **EE2POL**: External event 2 polarity
Refer to **EE1POL** description.

Bits 7:6 **EE2SRC[1:0]**: External event 2 source
Refer to **EE1SRC[1:0]** description.

Bit 5 **EE1FAST**: External event 1 fast mode
0: External event 1 is re-synchronized by the HRTIM logic before acting on outputs, which adds a
f_{HRTIM} clock-related latency
1: External event 1 is acting asynchronously on outputs (low latency mode)

*Note: This bit must not be modified once the counter in which the event is used is enabled (TxCEN bit set).*

Bits 4:3 **EE1SNS[1:0]**: External event 1 sensitivity
00: On active level defined by EE1POL bit
01: Rising edge, whatever EE1POL bit value
10: Falling edge, whatever EE1POL bit value
11: Both edges, whatever EE1POL bit value

Bit 2 **EE1POL**: External event 1 polarity
This bit is only significant if **EE1SNS[1:0]** = 00.
0: External event is active high
1: External event is active low

*Note: This parameter cannot be changed once the timer x is enabled. It must be configured prior to setting **EE1FAST** bit.*

Bits 1:0 **EE1SRC[1:0]**: External event 1 source
This bitfield selects the External event 1 source. See Table 209 for details.
00: hrtim_eev1_1
01: hrtim_eev1_2
10: hrtim_eev1_3
11: hrtim_eev1_4

*Note: This parameter cannot be changed once the timer x is enabled. It must be configured prior to setting **EE1FAST** bit.*
## 27.5.69  HRTIM Timer External Event Control Register 2 (HRTIM_EECR2)

Address offset: 0x3B4
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:29 Reserved, must be kept at reset value.

Bits 28:27  **EE10SNS[1:0]**: External event 10 sensitivity
Refer to EE1SNS[1:0] description.

Bit 26  **EE10POL**: External event 10 polarity
Refer to EE1POL description.

Bits 25:24  **EE10SRC[1:0]**: External event 10 source
Refer to EE1SRC[1:0] description.

Bit 23 Reserved, must be kept at reset value.

Bits 22:21  **EE9SNS[1:0]**: External event 9 sensitivity
Refer to EE1SNS[1:0] description.

Bit 20  **EE9POL**: External event 9 polarity
Refer to EE1POL description.

Bits 19:18  **EE9SRC[1:0]**: External event 9 source
Refer to EE1SRC[1:0] description.

Bit 17 Reserved, must be kept at reset value.

Bits 16:15  **EE8SNS[1:0]**: External event 8 sensitivity
Refer to EE1SNS[1:0] description.

Bit 14  **EE8POL**: External event 8 polarity
Refer to EE1POL description.

Bits 13:12  **EE8SRC[1:0]**: External event 8 source
Refer to EE1SRC[1:0] description.

Bit 11 Reserved, must be kept at reset value.

Bits 10:9  **EE7SNS[1:0]**: External event 7 sensitivity
Refer to EE1SNS[1:0] description.

Bit 8  **EE7POL**: External event 7 polarity
Refer to EE1POL description.

Bits 7:6  **EE7SRC[1:0]**: External event 7 source
Refer to EE1SRC[1:0] description.

Bit 5 Reserved, must be kept at reset value.
**RM0440**  
**High-resolution timer (HRTIM)**

Bits 4:3 **EE6NS[1:0]**: External event 6 sensitivity  
Refer to EE1NS[1:0] description.

Bit 2 **EE6POL**: External event 6 polarity  
Refer to EE1POL description.

Bits 1:0 **EE6SRC[1:0]**: External event 6 source  
Refer to EE1SRC[1:0] description.

### 27.5.70 HRTIM timer external event control register 3 (HRTIM_EECR3)

Address offset: 0x3B8  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

| rw | rw | rw | rw | rw | rw | rw | rw | rw |

Bits 31:30 **EEVSD[1:0]**: External event sampling clock division  
This bitfield indicates the division ratio between the timer clock frequency \((f_{HRTIM})\) and the external event signal sampling clock \((f_{EEVS})\) used by the digital filters.  
00: \(f_{EEVS}=f_{HRTIM}\)  
01: \(f_{EEVS}=f_{HRTIM}/2\)  
10: \(f_{EEVS}=f_{HRTIM}/4\)  
11: \(f_{EEVS}=f_{HRTIM}/8\)

Bits 29:28 Reserved, must be kept at reset value.

Bits 27:24 **EE10F[3:0]**: External event 10 filter  
Refer to EE6F[3:0] description.

Bits 23:22 Reserved, must be kept at reset value.

Bits 21:18 **EE9F[3:0]**: External event 9 filter  
Refer to EE6F[3:0] description.

Bits 17:16 Reserved, must be kept at reset value.

Bits 15:12 **EE8F[3:0]**: External event 8 filter  
Refer to EE6F[3:0] description.

Bits 11:10 Reserved, must be kept at reset value.
Bits 9:6  **EE7F[3:0]**: External event 7 filter
Refer to EE6F[3:0] description.

Bits 5:4  Reserved, must be kept at reset value.

Bits 3:0  **EE6F[3:0]**: External event 6 filter
This bitfield defines the frequency used to sample external event 6 input and the length of the digital filter applied to EEV6. The digital filter is made of a counter in which N valid samples are needed to validate a transition on the output.
0000: Filter disabled
0001: \( f_{\text{SAMPLING}} = f_{\text{HRTIM}}, N=2 \)
0010: \( f_{\text{SAMPLING}} = f_{\text{HRTIM}}, N=4 \)
0011: \( f_{\text{SAMPLING}} = f_{\text{HRTIM}}, N=8 \)
0100: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/2, N=6 \)
0101: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/2, N=8 \)
0110: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/4, N=6 \)
0111: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/4, N=8 \)
1000: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/8, N=6 \)
1001: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/8, N=8 \)
1010: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/16, N=5 \)
1011: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/16, N=6 \)
1100: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/32, N=6 \)
1101: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/32, N=8 \)
1110: \( f_{\text{SAMPLING}} = f_{\text{EEVS}}/32, N=8 \)

**27.5.71  HRTIM ADC trigger 1 register (HRTIM_ADC1R)**

Address offset: 0x3BC
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC1 TEPER</td>
<td>ADC1 TEC4</td>
<td>ADC1 TEC3</td>
<td>ADC1 TFRST</td>
<td>ADC1 TDPER</td>
<td>ADC1 TDC4</td>
<td>ADC1 TDC3</td>
<td>ADC1 TPFR</td>
<td>ADC1 TCFR</td>
<td>ADC1 TCC4</td>
<td>ADC1 TCC3</td>
<td>ADC1 TCFR</td>
<td>ADC1 TBFST</td>
<td>ADC1 TBPFR</td>
<td>ADC1 TBC4</td>
<td>ADC1 TBC3</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ADC1 TFC3</td>
<td>ADC1 TARST</td>
<td>ADC1 TAPFR</td>
<td>ADC1 TAC4</td>
<td>ADC1 TAC3</td>
<td>ADC1 TFC2</td>
<td>ADC1 EEV5</td>
<td>ADC1 EEV4</td>
<td>ADC1 EEV3</td>
<td>ADC1 EEV2</td>
<td>ADC1 EEV1</td>
<td>ADC1 MPFR</td>
<td>ADC1 MC4</td>
<td>ADC1 MC3</td>
<td>ADC1 MC2</td>
<td>ADC1 MC1</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  **ADC1TEPER**: ADC trigger 1 on timer E period
Refer to ADC1TAPFR description.

Bit 30  **ADC1TEC4**: ADC trigger 1 on timer E compare 4
Refer to ADC1TFCC2 description.

Bit 29  **ADC1TEC3**: ADC trigger 1 on timer E compare 3
Refer to ADC1TFCC2 description.

Bit 28  **ADC1TFRST**: ADC trigger 1 on timer F reset and counter roll-over(1)
Refer to ADC1TARST description.

Bit 27  **ADC1TDPER**: ADC trigger 1 on timer D period
Refer to ADC1TAPFR description.
Bit 26  **ADC1TDC4**: ADC trigger 1 on timer D compare 4  
Refer to ADC1TFC2 description.

Bit 25  **ADC1TDC3**: ADC trigger 1 on timer D compare 3  
Refer to ADC1TFC2 description.

Bit 24  **ADC1TFPER**: ADC trigger 1 on timer F period  
Refer to ADC1TAPER description.

Bit 23  **ADC1TCPER**: ADC trigger 1 on timer C period  
Refer to ADC1TAPER description.

Bit 22  **ADC1TCC4**: ADC trigger 1 on timer C compare 4  
Refer to ADC1TFC2 description.

Bit 21  **ADC1TCC3**: ADC trigger 1 on timer C compare 3  
Refer to ADC1TFC2 description.

Bit 20  **ADC1TFC4**: ADC trigger 1 on timer F compare 4  
Refer to ADC1TAC2 description.

Bit 19  **ADC1TBRST**: ADC trigger 1 on timer B reset and counter roll-over\(^{(1)}\)  
This bit enables the generation of an ADC trigger upon timer B reset and roll-over event, on ADC  
trigger 1 output.

Bit 18  **ADC1TBPER**: ADC trigger 1 on timer B period  
Refer to ADC1TAPER description.

Bit 17  **ADC1TBC4**: ADC trigger 1 on timer B compare 4  
Refer to ADC1TFC2 description.

Bit 16  **ADC1TBC3**: ADC trigger 1 on timer B compare 3  
Refer to ADC1TFC2 description.

Bit 15  **ADC1TFC3**: ADC trigger 1 on timer F compare 3  
Refer to ADC1TFC2 description.

Bit 14  **ADC1TARST**: ADC trigger 1 on timer A reset and counter roll-over\(^{(1)}\)  
This bit enables the generation of an ADC trigger upon timer A reset and roll-over event, on ADC  
trigger 1 output.

Bit 13  **ADC1TAPER**: ADC trigger 1 on timer A period  
This bit enables the generation of an ADC trigger upon timer A period event, on ADC trigger 1  
output.

Bit 12  **ADC1TAC4**: ADC trigger 1 on timer A compare 4  
Refer to ADC1TFC2 description.

Bit 11  **ADC1TAC3**: ADC trigger 1 on timer A compare 3  
Refer to ADC1TFC2 description.

Bit 10  **ADC1TFC2**: ADC trigger 1 on timer F compare 2  
This bit enables the generation of an ADC trigger upon timer F compare 2 event, on ADC trigger 1  
output.

Bit 9   **ADC1EEV5**: ADC trigger 1 on external event 5\(^{(1)}\)  
Refer to ADC1EEV1 description.

Bit 8   **ADC1EEV4**: ADC trigger 1 on external event 4\(^{(1)}\)  
Refer to ADC1EEV1 description.
Bit 7 **ADC1EEV3**: ADC trigger 1 on external event 3\(^{(1)}\)
Refer to ADC1EEV1 description.

Bit 6 **ADC1EEV2**: ADC trigger 1 on external event 2\(^{(1)}\)
Refer to ADC1EEV1 description.

Bit 5 **ADC1EEV1**: ADC trigger 1 on external event 1\(^{(1)}\)
This bit enables the generation of an ADC trigger upon external event 1, on ADC trigger 1 output.

Bit 4 **ADC1MPER**: ADC trigger 1 on master period
This bit enables the generation of an ADC trigger upon master timer period event, on ADC trigger 1 output.

Bit 3 **ADC1MC4**: ADC trigger 1 on master compare 4
Refer to ADC1MC1 description.

Bit 2 **ADC1MC3**: ADC trigger 1 on master compare 3
Refer to ADC1MC1 description.

Bit 1 **ADC1MC2**: ADC trigger 1 on master compare 2
Refer to ADC1MC1 description.

Bit 0 **ADC1MC1**: ADC trigger 1 on master compare 1
This bit enables the generation of an ADC trigger upon master compare 1 event, on ADC trigger 1 output.

1. These triggers are differing from HRTIM_ADC2R/HRTIM_ADC4R to HRTIM_ADC1R/HRTIM_ADC3R.
27.5.72  HRTIM ADC trigger 2 register (HRTIM_ADC2R)

Address offset: 0x3C0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>ADC2TERST: ADC trigger 2 on timer E reset and counter roll-over(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to ADC2TCRST description.</td>
</tr>
<tr>
<td>Bit 30</td>
<td>ADC2TEC4: ADC trigger 2 on timer E compare 4</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 29</td>
<td>ADC2TEC3: ADC trigger 2 on timer E compare 3</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 28</td>
<td>ADC2TEC2: ADC trigger 2 on timer E compare 2</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 27</td>
<td>ADC2TDRST: ADC trigger 2 on timer D reset and counter roll-over(1)</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TCRST description.</td>
</tr>
<tr>
<td>Bit 26</td>
<td>ADC2TDPER: ADC trigger 2 on timer D period</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAPER description.</td>
</tr>
<tr>
<td>Bit 25</td>
<td>ADC2TDC4: ADC trigger 2 on timer D compare 4</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 24</td>
<td>ADC2TFPER: ADC trigger 2 on timer F period</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAPER description.</td>
</tr>
<tr>
<td>Bit 23</td>
<td>ADC2TDC2: ADC trigger 2 on timer D compare 2</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 22</td>
<td>ADC2TCRST: ADC trigger 2 on timer C reset and counter roll-over(1)</td>
</tr>
<tr>
<td></td>
<td>This bit enables the generation of an ADC trigger upon timer C reset and roll-over event, on ADC trigger 1 output.</td>
</tr>
<tr>
<td>Bit 21</td>
<td>ADC2TCPER: ADC trigger 2 on timer C period</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAPER description.</td>
</tr>
<tr>
<td>Bit 20</td>
<td>ADC2TCC4: ADC trigger 2 on timer C compare 4</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 19</td>
<td>ADC2TFC4: ADC trigger 2 on timer F compare 4</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 18</td>
<td>ADC2TCC2: ADC trigger 2 on timer C compare 2</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAC2 description.</td>
</tr>
<tr>
<td>Bit 17</td>
<td>ADC2TBPER: ADC trigger 2 on timer B period</td>
</tr>
<tr>
<td></td>
<td>Refer to ADC2TAPER description.</td>
</tr>
</tbody>
</table>
Bit 16  **ADC2TBC4**: ADC trigger 2 on timer B compare 4  
Refer to ADC2TAC2 description.

Bit 15  **ADC2TFC3**: ADC trigger 2 on timer F compare 3  
Refer to ADC2TAC2 description.

Bit 14  **ADC2TBC2**: ADC trigger 2 on timer B compare 2  
Refer to ADC2TAC2 description.

Bit 13  **ADC2TAPER**: ADC trigger 2 on timer A period  
This bit enables the generation of an ADC trigger upon timer A event, on ADC trigger 2 output.

Bit 12  **ADC2TAC4**: ADC trigger 2 on timer A compare 4  
Refer to ADC2TAC2 description.

Bit 11  **ADC2TFC2**: ADC trigger 2 on timer F compare 2  
Refer to ADC2TAC2 description.

Bit 10  **ADC2TAC2**: ADC trigger 2 on timer A compare 2  
This bit enables the generation of an ADC trigger upon timer A event, on ADC trigger 2 output.

Bit 9  **ADC2EEV10**: ADC trigger 2 on external event 10(1)  
Refer to ADC2EEV6 description.

Bit 8  **ADC2EEV9**: ADC trigger 2 on external event 9(1)  
Refer to ADC2EEV6 description.

Bit 7  **ADC2EEV8**: ADC trigger 2 on external event 8(1)  
Refer to ADC2EEV6 description.

Bit 6  **ADC2EEV7**: ADC trigger 2 on external event 7(1)  
Refer to ADC2EEV6 description.

Bit 5  **ADC2EEV6**: ADC trigger 2 on external event 6(1)  
This bit enables the generation of an ADC trigger upon external event 6, on ADC trigger 2 output.

Bit 4  **ADC2MPER**: ADC trigger 2 on master period  
This bit enables the generation of an ADC trigger upon master period event, on ADC trigger 2 output.

Bit 3  **ADC2MC4**: ADC trigger 2 on master compare 4  
Refer to ADC2MC1 description.

Bit 2  **ADC2MC3**: ADC trigger 2 on master compare 3  
Refer to ADC2MC1 description.

Bit 1  **ADC2MC2**: ADC trigger 2 on master compare 2  
Refer to ADC2MC1 description.

Bit 0  **ADC2MC1**: ADC trigger 2 on master compare 1  
This bit enables the generation of an ADC trigger upon master compare 1 event, on ADC trigger 2 output.

---

1. These triggers are differing from HRTIM_ADC1R/HRTIM_ADC3R to HRTIM_ADC2R/HRTIM_ADC4R.
27.5.73  **HRTIM ADC trigger 3 register (HRTIM_ADC3R)**

Address offset: 0x3C4  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>ADC3 TPER</th>
<th>ADC3 TEC4</th>
<th>ADC3 TEC3</th>
<th>ADC3 TFIRST</th>
<th>ADC3 TDC4</th>
<th>ADC3 TDC3</th>
<th>ADC3 TFPER</th>
<th>ADC3 TCRST</th>
<th>ADC3 TCCR4</th>
<th>ADC3 TCCR3</th>
<th>ADC3 TFPER</th>
<th>ADC3 TCPER</th>
<th>ADC3 TCC4</th>
<th>ADC3 TCC3</th>
<th>ADC3 TBC3</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>ADC3 TC3</th>
<th>ADC3 TARST</th>
<th>ADC3 TAPER</th>
<th>ADC3 TAC4</th>
<th>ADC3 TAC3</th>
<th>ADC3 TFAC2</th>
<th>ADC3 EEV5</th>
<th>ADC3 EEV4</th>
<th>ADC3 EEV3</th>
<th>ADC3 EEV2</th>
<th>ADC3 EMER</th>
<th>ADC3 MC4</th>
<th>ADC3 MC3</th>
<th>ADC3 MC2</th>
<th>ADC3 MC1</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  **ADC3 TPER**: ADC trigger 3 on timer E period  
Refer to ADC3 TAPER description.

Bit 30  **ADC3 TEC4**: ADC trigger 3 on timer E compare 4  
Refer to ADC3 TFC2 description.

Bit 29  **ADC3 TEC3**: ADC trigger 3 on timer E compare 3  
Refer to ADC3 TFC2 description.

Bit 28  **ADC3 TFRST**: ADC trigger 3 on timer F reset and counter roll-over(1)  
Refer to ADC3 TARST description.

Bit 27  **ADC3 TDPER**: ADC trigger 3 on timer D period  
Refer to ADC3 TAPER description.

Bit 26  **ADC3 TDC4**: ADC trigger 3 on timer D compare 4  
Refer to ADC3 TFC2 description.

Bit 25  **ADC3 TDC3**: ADC trigger 3 on timer D compare 3  
Refer to ADC3 TFC2 description.

Bit 24  **ADC3 TFPER**: ADC trigger 3 on timer F period  
Refer to ADC3 TAPER description.

Bit 23  **ADC3 TCPER**: ADC trigger 3 on timer C period  
Refer to ADC3 TAPER description.

Bit 22  **ADC3 TCC4**: ADC trigger 3 on timer C compare 4  
Refer to ADC3 TFC2 description.

Bit 21  **ADC3 TCC3**: ADC trigger 3 on timer C compare 3  
Refer to ADC3 TFC2 description.

Bit 20  **ADC3 TFC4**: ADC trigger 3 on timer F compare 4  
Refer to ADC3 TFC2 description.

Bit 19  **ADC3 TBRST**: ADC trigger 3 on timer B reset and counter roll-over(1)  
This bit enables the generation of an ADC trigger upon timer B reset and roll-over event, on ADC trigger 1 output.

Bit 18  **ADC3 TBPER**: ADC trigger 3 on timer B period  
Refer to ADC3 TAPER description.

Bit 17  **ADC3 TBC4**: ADC trigger 3 on timer B compare 4  
Refer to ADC3 TFC2 description.
Bit 16  **ADC3TBC3**: ADC trigger 3 on timer B compare 3
Refer to ADC3TFC2 description.

Bit 15  **ADC3TFC3**: ADC trigger 3 on timer F compare 3
Refer to ADC3TFC2 description.

Bit 14  **ADC3TARST**: ADC trigger 3 on timer A reset and counter roll-over(1)
This bit enables the generation of an ADC trigger upon timer A reset and roll-over event, on ADC trigger 1 output.

Bit 13  **ADC3TAPER**: ADC trigger 3 on timer A period
This bit enables the generation of an ADC trigger upon timer A period event, on ADC trigger 1 output.

Bit 12  **ADC3TAC4**: ADC trigger 3 on timer A compare 4
Refer to ADC3TFC2 description.

Bit 11  **ADC3TAC3**: ADC trigger 3 on timer A compare 3
Refer to ADC3TFC2 description.

Bit 10  **ADC3TFC2**: ADC trigger 3 on timer F compare 2
This bit enables the generation of an ADC trigger upon timer F compare 2 event, on ADC trigger 3 output.

Bit 9  **ADC3EEV5**: ADC trigger 3 on external event 5(1)
Refer to ADC3EEV1 description.

Bit 8  **ADC3EEV4**: ADC trigger 3 on external event 4(1)
Refer to ADC3EEV1 description.

Bit 7  **ADC3EEV3**: ADC trigger 3 on external event 3(1)
Refer to ADC3EEV1 description.

Bit 6  **ADC3EEV2**: ADC trigger 3 on external event 2(1)
Refer to ADC3EEV1 description.

Bit 5  **ADC3EEV1**: ADC trigger 3 on external event 1(1)
This bit enables the generation of an ADC trigger upon external event 1, on ADC trigger 3 output.

Bit 4  **ADC3MPER**: ADC trigger 3 on master period
This bit enables the generation of an ADC trigger upon master timer period event, on ADC trigger 3 output.

Bit 3  **ADC3MC4**: ADC trigger 3 on master compare 4
Refer to ADC3MC1 description.

Bit 2  **ADC3MC3**: ADC trigger 3 on master compare 3
Refer to ADC3MC1 description.

Bit 1  **ADC3MC2**: ADC trigger 3 on master compare 2
Refer to ADC3MC1 description.

Bit 0  **ADC3MC1**: ADC trigger 3 on master compare 1
This bit enables the generation of an ADC trigger upon master compare 1 event, on ADC trigger 3 output.

1. These triggers are differing from HRTIM_ADC2R/HRTIM_ADC4R to HRTIM_ADC1R/HRTIM_ADC3R.
27.5.74  HRTIM ADC trigger 4 register (HRTIM_ADC4R)

Address offset: 0x3C8
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit  31</th>
<th>Bit  30</th>
<th>Bit  29</th>
<th>Bit  28</th>
<th>Bit  27</th>
<th>Bit  26</th>
<th>Bit  25</th>
<th>Bit  24</th>
<th>Bit  23</th>
<th>Bit  22</th>
<th>Bit  21</th>
<th>Bit  20</th>
<th>Bit  19</th>
<th>Bit  18</th>
<th>Bit  17</th>
<th>Bit  16</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC4TERST</td>
<td>ADC4TEC4</td>
<td>ADC4TEC3</td>
<td>ADC4TEC2</td>
<td>ADC4TDRST</td>
<td>ADC4TDPER</td>
<td>ADC4TDC4</td>
<td>ADC4TFPER</td>
<td>ADC4DC2</td>
<td>ADC4CRST</td>
<td>ADC4CPER</td>
<td>ADC4CC4</td>
<td>ADC4TFC4</td>
<td>ADC4TCC2</td>
<td>ADC4TPER</td>
<td>ADC4BC4</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ADC4TFC3</td>
<td>ADC4TBPER</td>
<td>ADC4TAC4</td>
<td>ADC4TFC2</td>
<td>ADC4TAC2</td>
<td>ADC4EEV10</td>
<td>ADC4EEV9</td>
<td>ADC4EEV8</td>
<td>ADC4EEV7</td>
<td>ADC4EEV6</td>
<td>ADC4MPER</td>
<td>ADC4MC4</td>
<td>ADC4MC3</td>
<td>ADC4MC2</td>
<td>ADC4MC1</td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31  **ADC4TERST**: ADC trigger 4 on timer E reset and counter roll-over(1)
Refer to ADC4TCRST description.

Bit 30  **ADC4TEC4**: ADC trigger 4 on timer E compare 4
Refer to ADC4TAC2 description.

Bit 29  **ADC4TEC3**: ADC trigger 4 on timer E compare 3
Refer to ADC4TAC2 description.

Bit 28  **ADC4TEC2**: ADC trigger 4 on timer E compare 2
Refer to ADC4TAC2 description.

Bit 27  **ADC4TDRST**: ADC trigger 4 on timer D reset and counter roll-over(1)
Refer to ADC4TCRST description.

Bit 26  **ADC4TDPER**: ADC trigger 4 on timer D period
Refer to ADC4TAPER description.

Bit 25  **ADC4TDC4**: ADC trigger 4 on timer D compare 4
Refer to ADC4TAC2 description.

Bit 24  **ADC4TFPER**: ADC trigger 4 on timer F period
Refer to ADC4TAPER description.

Bit 23  **ADC4TDC2**: ADC trigger 2 on timer D compare 2
Refer to ADC4TAC2 description.

Bit 22  **ADC4TCRST**: ADC trigger 4 on timer C reset and counter roll-over(1)
This bit enables the generation of an ADC trigger upon timer C reset and roll-over event, on ADC trigger 1 output.

Bit 21  **ADC4TCPER**: ADC trigger 4 on timer C period
Refer to ADC4TAPER description.

Bit 20  **ADC4TCC4**: ADC trigger 4 on timer C compare 4
Refer to ADC4TAC2 description.

Bit 19  **ADC4TFC4**: ADC trigger 4 on timer F compare 4
Refer to ADC4TAC2 description.

Bit 18  **ADC4TCC2**: ADC trigger 4 on timer C compare 2
Refer to ADC4TAC2 description.

Bit 17  **ADC4TBPER**: ADC trigger 4 on timer B period
Refer to ADC4TAPER description.
Bit 16 **ADC4TBC4**: ADC trigger 4 on timer B compare 4
Refer to ADC4TAC2 description.

Bit 15 **ADC4TFC3**: ADC trigger 4 on timer F compare 3
Refer to ADC4TAC2 description.

Bit 14 **ADC4TBC2**: ADC trigger 4 on timer B compare 2
Refer to ADC4TAC2 description.

Bit 13 **ADC4TAPER**: ADC trigger 4 on timer A period
This bit enables the generation of an ADC trigger upon timer A event, on ADC trigger 2 output.

Bit 12 **ADC4TAC4**: ADC trigger 4 on timer A compare 4
Refer to ADC4TAC2 description.

Bit 11 **ADC4TFC2**: ADC trigger 4 on timer F compare 2
Refer to ADC4TAC2 description.

Bit 10 **ADC4TAC2**: ADC trigger 4 on timer A compare 2
This bit enables the generation of an ADC trigger upon timer A compare 2, on ADC trigger 2 output.

Bit 9 **ADC4EEV10**: ADC trigger 4 on external event 10\(^{(1)}\)
Refer to ADC4EEV6 description.

Bit 8 **ADC4EEV9**: ADC trigger 4 on external event 9\(^{(1)}\)
Refer to ADC4EEV6 description.

Bit 7 **ADC4EEV8**: ADC trigger 4 on external event 8\(^{(1)}\)
Refer to ADC4EEV6 description.

Bit 6 **ADC4EEV7**: ADC trigger 4 on external event 7\(^{(1)}\)
Refer to ADC4EEV6 description.

Bit 5 **ADC4EEV6**: ADC trigger 4 on external event 6\(^{(1)}\)
This bit enables the generation of an ADC trigger upon external event 6, on ADC trigger 2 output.

Bit 4 **ADC4MPER**: ADC trigger 4 on master period
This bit enables the generation of an ADC trigger upon master period event, on ADC trigger 2 output.

Bit 3 **ADC4MC4**: ADC trigger 4 on master compare 4
Refer to ADC4MC1 description.

Bit 2 **ADC4MC3**: ADC trigger 4 on master compare 3
Refer to ADC4MC1 description.

Bit 1 **ADC4MC2**: ADC trigger 4 on master compare 2
Refer to ADC4MC1 description.

Bit 0 **ADC4MC1**: ADC trigger 4 on master compare 1
This bit enables the generation of an ADC trigger upon master compare 1 event, on ADC trigger 2 output.

1. These triggers are differing from HRTIM_ADC1R/HRTIM_ADC3R to HRTIM_ADC2R/HRTIM_ADC4R.
### 27.5.75  HRTIM DLL control register (HRTIM_DLLCR)

Address offset: 0x3CC  
Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

- **Bits 31:4** Res. Reserved, must be kept at reset value.
- **Bits 3:2** CALRTE[1:0]: DLL Calibration rate  
  This defines the DLL calibration periodicity.  
  00: 1048576 * t\textsubscript{HRTIM} (6.168 ms for f\textsubscript{HRTIM} = 170 MHz)  
  01: 131072 * t\textsubscript{HRTIM} (771 µs for f\textsubscript{HRTIM} = 170 MHz)  
  10: 16384 * t\textsubscript{HRTIM} (96 µs for f\textsubscript{HRTIM} = 170 MHz)  
  11: 2048 * t\textsubscript{HRTIM} (12 µs for f\textsubscript{HRTIM} = 170 MHz)
- **Bit 1** CALEN: DLL Calibration Enable  
  This bit enables the periodic DLL calibration, as per CALRTE[1:0] bit setting. When CALEN bit is reset, the calibration can be started in single-shot mode with CAL bit.  
  0: Periodic calibration disabled  
  1: Calibration is performed periodically, as per CALRTE[1:0] setting  
  *Note: CALEN must not be set simultaneously with CAL bit*
- **Bit 0** CAL: DLL Calibration Start  
  This bit starts the DLL calibration process. It is write-only.  
  0: No calibration request  
  1: Calibration start  
  *Note: CAL must not be set simultaneously with CALEN bit*
27.5.76 HRTIM fault input register 1 (HRTIM_FLTINR1)

Address offset: 0x3D0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30-27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22-19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
<th>Bit 15</th>
<th>Bit 14-11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>rwo</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rwo</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

Bit 31 **FLT4LCK**: Fault 4 lock
Refer to FLT5LCK description in HRTIM_FLTINR2 register.

Bits 30:27 **FLT4F[3:0]**: Fault 4 filter
Refer to FLT5F[3:0] description in HRTIM_FLTINR2 register.

Bit 26 **FLT4SRC[0]**: Fault 4 source bit 0
Refer to FLT5SRC[0] description in HRTIM_FLTINR2 register.

Bit 25 **FLT4P**: Fault 4 polarity
Refer to FLT5P description in HRTIM_FLTINR2 register.

Bit 24 **FLT4E**: Fault 4 enable
Refer to FLT5E description in HRTIM_FLTINR2 register.

Bit 23 **FLT3LCK**: Fault 3 lock
Refer to FLT5LCK description in HRTIM_FLTINR2 register.

Bits 22:19 **FLT3F[3:0]**: Fault 3 filter
Refer to FLT5F[3:0] description in HRTIM_FLTINR2 register.

Bit 18 **FLT3SRC[0]**: Fault 3 source bit 0
Refer to FLT5SRC[0] description in HRTIM_FLTINR2 register.

Bit 17 **FLT3P**: Fault 3 polarity
Refer to FLT5P description in HRTIM_FLTINR2 register.

Bit 16 **FLT3E**: Fault 3 enable
Refer to FLT5E description in HRTIM_FLTINR2 register.

Bit 15 **FLT2LCK**: Fault 2 lock
Refer to FLT5LCK description in HRTIM_FLTINR2 register.

Bits 14:11 **FLT2F[3:0]**: Fault 2 filter
Refer to FLT5F[3:0] description in HRTIM_FLTINR2 register.

Bit 10 **FLT2SRC[0]**: Fault 2 source bit 0
Refer to FLT5SRC[0] description in HRTIM_FLTINR2 register.

Bit 9 **FLT2P**: Fault 2 polarity
Refer to FLT2P description in HRTIM_FLTINR2 register.

Bit 8 **FLT2E**: Fault 2 enable
Refer to FLT5E description in HRTIM_FLTINR2 register.
Bit 7  **FLT1LCK**: Fault 1 lock
   Refer to FLT5LCK description in HRTIM_FLTINR2 register.

Bits 6:3  **FLT1F[3:0]**: Fault 1 filter
   Refer to FLT5F[3:0] description in HRTIM_FLTINR2 register.

Bit 2  **FLT1SRC[0]**: Fault 1 source bit 0
   Refer to FLT5SRC[0] description in HRTIM_FLTINR2 register.

Bit 1  **FLT1P**: Fault 1 polarity
   Refer to FLT5P description in HRTIM_FLTINR2 register.

Bit 0  **FLT1E**: Fault 1 enable
   Refer to FLT5E description in HRTIM_FLTINR2 register.
### 27.5.77 HRTIM fault input register 2 (HRTIM_FLTINR2)

Address offset: 0x3D4  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>FLTSD[1:0] Fault sampling clock division</td>
<td>00: f_{FLTS} = f_{HRTIM}</td>
</tr>
<tr>
<td>30</td>
<td>.ToLower FLT6[3:0] Filter</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>FLT6SRC[1]: Fault 6 source bit 1</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>FLT4SRC[1]: Fault 4 source bit 1</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>FLT3SRC[1]: Fault 3 source bit 1</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>FLT2SRC[1]: Fault 2 source bit 1</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>FLT1SRC[1]: Fault 1 source bit 1</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>FLT6LCK: Fault 6 lock</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>FLT6F[3:0]: Fault 6 filter</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>FLT6SRC[0]: Fault 6 source bit 0</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>FLT6P: Fault 6 polarity</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>FLT6SRC[1]: Fault 6 source bit 1</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>FLT5P: Fault 5 polarity</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>FLT5P: Fault 5 polarity</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>FLT5SRC[1]: Fault 5 source bit 1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>FLT5SRC[0]: Fault 5 source bit 0</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:26 Reserved, must be kept at reset value.

Bits 25:24 **FLTSD[1:0]:** Fault sampling clock division  
This bitfield indicates the division ratio between the timer clock frequency (f\_{HRTIM}) and the fault signal sampling clock (f\_{FLTS}) used by the digital filters.  
00: f\_{FLTS} = f\_{HRTIM}  
01: f\_{FLTS} = f\_{HRTIM} / 2  
10: f\_{FLTS} = f\_{HRTIM} / 4  
11: f\_{FLTS} = f\_{HRTIM} / 8  

*Note: This bitfield must be written prior to any of the FLTxE enable bits.*

Bits 23:22 Reserved, must be kept at reset value.

Bit 21 **FLT6SRC[1]:** Fault 6 source bit 1  
Refer to FLT5SRC[0] description.

Bit 20 **FLT5SRC[1]:** Fault 5 source bit 1  
Refer to FLT5SRC[0] description.

Bit 19 **FLT4SRC[1]:** Fault 4 source bit 1  
Refer to FLT5SRC[0] description.

Bit 18 **FLT3SRC[1]:** Fault 3 source bit 1  
Refer to FLT5SRC[0] description.

Bit 17 **FLT2SRC[1]:** Fault 2 source bit 1  
Refer to FLT5SRC[0] description.

Bit 16 **FLT1SRC[1]:** Fault 1 source bit 1  
Refer to FLT5SRC[0] description.

Bit 15 **FLT6LCK:** Fault 6 lock  
Refer to FLT5LCK description.

Bits 14:11 **FLT6F[3:0]:** Fault 6 filter  
Refer to FLT5F[3:0] description.

Bit 10 **FLT6SRC[0]:** Fault 6 source bit 0  
Refer to FLT5SRC[0] description.

Bit 9 **FLT6P:** Fault 6 polarity  
Refer to FLT5P description.
Bit 8  **FLT6E**: Fault 6 enable  
Refer to FLT5E description.

Bit 7  **FLT5LCK**: Fault 5 lock  
The FLT5LCK bit modifies the write attributes of the fault programming bit, so that they are protected against spurious write accesses.  
This bit is write-once. Once it has been set, it cannot be modified till the next system reset.  
0: FLT5E, FLT5P, FLT5SRC[1:0], FLT5F[3:0] and FLT5BLK bits are read/write.  
1: FLT5E, FLT5P, FLT5SRC[1:0], FLT5F[3:0] and FLT5BLK bits cannot be written (read-only mode)

Bits 6:3  **FLT5F[3:0]**: Fault 5 filter  
This bitfield defines the frequency used to sample FLT5 input and the length of the digital filter applied to FLT5. The digital filter is made of an event counter in which N events are needed to validate a transition on the output.  
0000: No filter, FLT5 acts asynchronously  
0001: \( f_{\text{sampling}} = f_{\text{HRTIM}} \cdot N = 2 \)  
0010: \( f_{\text{sampling}} = f_{\text{HRTIM}} \cdot N = 4 \)  
0011: \( f_{\text{sampling}} = f_{\text{HRTIM}} \cdot N = 8 \)  
0100: \( f_{\text{sampling}} = f_{\text{FLTS}}/2, N = 6 \)  
0101: \( f_{\text{sampling}} = f_{\text{FLTS}}/2, N = 8 \)  
0110: \( f_{\text{sampling}} = f_{\text{FLTS}}/4, N = 6 \)  
0111: \( f_{\text{sampling}} = f_{\text{FLTS}}/4, N = 8 \)  
1000: \( f_{\text{sampling}} = f_{\text{FLTS}}/8, N = 6 \)  
1001: \( f_{\text{sampling}} = f_{\text{FLTS}}/8, N = 8 \)  
1010: \( f_{\text{sampling}} = f_{\text{FLTS}}/16, N = 5 \)  
1011: \( f_{\text{sampling}} = f_{\text{FLTS}}/16, N = 6 \)  
1100: \( f_{\text{sampling}} = f_{\text{FLTS}}/16, N = 8 \)  
1101: \( f_{\text{sampling}} = f_{\text{FLTS}}/32, N = 5 \)  
1110: \( f_{\text{sampling}} = f_{\text{FLTS}}/32, N = 6 \)  
1111: \( f_{\text{sampling}} = f_{\text{FLTS}}/32, N = 8 \)  

*Note:* This bitfield is written only when FLT5E enable bit is reset.  
This bitfield is modified when FLT5LOCK has been programmed.

Bit 2  **FLT5SRC[0]**: Fault 5 source bit 0  
The FLT5SRC[1:0] bitfield selects the FAULT5 input source (refer to *Table 208* for connection details).  
00: Fault 5 input is HRTIM_FLT5 input pin  
01: Fault 5 input is connected to a COMPx output  
10: Fault 5 input is EEV5_muxout input pin  
01: Reserved  

*Note:* This bitfield is written only when FLT5E enable bit is reset.

Bit 1  **FLT5P**: Fault 5 polarity  
This bit selects the FAULT5 input polarity.  
0: Fault 5 input is active low  
1: Fault 5 input is active high  

*Note:* This bitfield is written only when FLT5E enable bit is reset.

Bit 0  **FLT5E**: Fault 5 enable  
This bit enables the global FAULT5 input circuitry.  
0: Fault 5 input disabled  
1: Fault 5 input enabled
27.5.78 HRTIM burst DMA master timer update register (HRTIM_BDMUPR)

Address offset: 0x3D8
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:10 Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 9 <strong>MCMP4</strong>: MCMP4R register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 8 <strong>MCMP3</strong>: MCMP3R register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 7 <strong>MCMP2</strong>: MCMP2R register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 6 <strong>MCMP1</strong>: MCMP1R register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 5 <strong>MREP</strong>: MREP register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 4 <strong>MPER</strong>: MPER register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 3 <strong>MCNT</strong>: MCNTR register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 2 <strong>MDIER</strong>: MDIER register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 1 <strong>MICR</strong>: MICR register update enable</td>
</tr>
<tr>
<td>Refer to MCR description.</td>
</tr>
<tr>
<td>Bit 0 <strong>MCR</strong>: MCR register update enable</td>
</tr>
<tr>
<td>This bit defines if the master timer MCR register is part of the list of registers to be updated by the burst DMA.</td>
</tr>
<tr>
<td>0: MCR register is not updated by burst DMA accesses</td>
</tr>
<tr>
<td>1: MCR register is updated by burst DMA accesses</td>
</tr>
</tbody>
</table>
27.5.79 HRTIM burst DMA timer x update register (HRTIM_BDTxUPR)  
(x = A to F)

Address offset: Block A: 0x3DC  
Address offset: Block B: 0x3E0  
Address offset: Block C: 0x3E4  
Address offset: Block D: 0x3E8  
Address offset: Block E: 0x3EC  
Address offset: Block F: 0x3F4  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:23</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>
| Bit 22    | TIMxEEFR3: HRTIM_EEFxR3 register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 21    | TIMxCR2: HRTIM_TIMxCR2 register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 20    | TIMxFLTR: HRTIM_FLTxR register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 19    | TIMxOUTR: HRTIM_OUTxR register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 18    | TIMxCHPR: HRTIM_CHPxR register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 17    | TIMxRSTR: HRTIM_RSTxR register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 16    | TIMxEEFR2: HRTIM_EEFxR2 register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 15    | TIMxEEFR1: HRTIM_EEFxR1 register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 14    | TIMxRST2R: HRTIM_RST2xR register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 13    | TIMxSET2R: HRTIM_SET2xR register update enable timer x  
|           | Refer to TIMxCR description. |
| Bit 12    | TIMxRST1R: HRTIM_RST1xR register update enable timer x  
|           | Refer to TIMxCR description. |
Bit 11 `TIMxSET1R`: HRTIM_SET1xR register update enable timer x
   Refer to `TIMxCR` description.

Bit 10 `TIMxDTR`: HRTIM_DTxR register update enable timer x
   Refer to `TIMxCR` description.

Bit 9 `TIMxCMP4`: HRTIM_CMP4xR register update enable timer x
   Refer to `TIMxCR` description.

Bit 8 `TIMxCMP3`: HRTIM_CMP3xR register update enable timer x
   Refer to `TIMxCR` description.

Bit 7 `TIMxCMP2`: HRTIM_CMP2xR register update enable timer x
   Refer to `TIMxCR` description.

Bit 6 `TIMxCMP1`: HRTIM_CMP1xR register update enable timer x
   Refer to `TIMxCR` description.

Bit 5 `TIMxREP`: HRTIM_REPxR register update enable timer x
   Refer to `TIMxCR` description.

Bit 4 `TIMxPER`: HRTIM_PERxR register update enable timer x
   Refer to `TIMxCR` description.

Bit 3 `TIMxCNT`: HRTIM_CNTxR register update enable timer x
   Refer to `TIMxCR` description.

Bit 2 `TIMxDIER`: HRTIM_TIMxDIER register update enable timer x
   Refer to `TIMxCR` description.

Bit 1 `TIMxICR`: HRTIM_TIMxICR register update enable timer x
   Refer to `TIMxCR` description.

Bit 0 `TIMxCR`: HRTIM_TIMxCR register update enable timer x
   This bit defines if the master timer MCR register is part of the list of registers to be updated by the burst DMA.
   0: HRTIM_TIMxCR register is not updated by burst DMA accesses
   1: HRTIM_TIMxCR register is updated by burst DMA accesses

### 27.5.80 HRTIM burst DMA data register (HRTIM_BDMADR)

Address offset: 0x3F0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit 0</th>
<th>Bit 1</th>
<th>Bit 2</th>
<th>Bit 3</th>
<th>Bit 4</th>
<th>Bit 5</th>
<th>Bit 6</th>
<th>Bit 7</th>
<th>Bit 8</th>
<th>Bit 9</th>
<th>Bit 10</th>
<th>Bit 11</th>
</tr>
</thead>
<tbody>
<tr>
<td>BDMADR[31:16]</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>BDMADR[15:0]</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:0 **BDMADR[31:0]**: Burst DMA data register
Write accesses to this register triggers:
- the copy of the data value into the registers enabled in BDTxUPR and BDMUPR register bits
- the increment of the register pointer to the next location to be filled
27.5.81 HRTIM ADC extended trigger register (HRTIM_ADCER)

Address offset: 0x3F8
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th>ADC10TRG[4:0]</th>
<th>ADC9TRG[4:0]</th>
<th>ADC8TRG[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>30</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>29</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>28</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>27</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>26</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>25</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>24</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>23</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>22</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>21</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>20</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>19</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>18</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>17</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>16</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31 Reserved, must be kept at reset value.

Bits 30:26 **ADC10TRG[4:0]**: ADC trigger 10 selection
This bit selects the ADC trigger 10 source.
Refer to **ADC6TRG[4:0]** description.

Bits 25:21 **ADC9TRG[4:0]**: ADC trigger 9 selection
This bit selects the ADC trigger 9 source.
Refer to **ADC5TRG[4:0]** description.

Bits 20:16 **ADC8TRG[4:0]**: ADC trigger 8 selection
This bit selects the ADC trigger 8 source.
Refer to **ADC6TRG[4:0]** description.

Bit 15 Reserved, must be kept at reset value.
Bits 14:10 \textbf{ADC7TRG}[4:0]: ADC trigger 7 selection
This bit selects the ADC trigger 7 source.
Refer to ADC5TRG[4:0] description.

Bits 9:5 \textbf{ADC6TRG}[4:0]: ADC trigger 6 selection
This bit selects the ADC trigger 6 source.
0: Trigger on master compare 1
1: Trigger on master compare 2
2: Trigger on master compare 3
3: Trigger on master compare 4
4: Trigger on master period
5: Trigger on external event 6
6: Trigger on external event 7
7: Trigger on external event 8
8: Trigger on external event 9
9: Trigger on external event 10
10: Trigger on timer A compare 2
11: Trigger on timer A compare 4
12: Trigger on timer A period
13: Trigger on timer B compare 2
14: Trigger on timer B compare 4
15: Trigger on timer B period
16: Trigger on timer C compare 2
17: Trigger on timer C compare 4
18: Trigger on timer C period
19: Trigger on timer C reset and counter roll-over
20: Trigger on timer D compare 2
21: Trigger on timer D compare 4
22: Trigger on timer D period
23: Trigger on timer D reset and counter roll-over
24: Trigger on timer E compare 2
25: Trigger on timer E compare 3
26: Trigger on timer E compare 4
27: Trigger on timer E reset and counter roll-over
28: Trigger on timer F compare 2
29: Trigger on timer F compare 3
30: Trigger on timer F compare 4
31: Trigger on timer F period
Bits 4:0  **ADC5TRG[4:0]:** ADC trigger 5 selection

This bit selects the ADC trigger 5 source.

0:  Trigger on master compare 1
1:  Trigger on master compare 2
2:  Trigger on master compare 3
3:  Trigger on master compare 4
4:  Trigger on master period
5:  Trigger on external event 1
6:  Trigger on external event 2
7:  Trigger on external event 3
8:  Trigger on external event 4
9:  Trigger on external event 5
10: Trigger on timer A compare 3
11: Trigger on timer A compare 4
12: Trigger on timer A period
13: Trigger on timer A reset and counter roll-over
14: Trigger on timer B compare 3
15: Trigger on timer B compare 4
16: Trigger on timer B period
17: Trigger on timer B reset and counter roll-over
18: Trigger on timer C compare 3
19: Trigger on timer C compare 4
20: Trigger on timer C period
21: Trigger on timer D compare 3
22: Trigger on timer D compare 4
23: Trigger on timer D period
24: Trigger on timer E compare 3
25: Trigger on timer E compare 4
26: Trigger on timer E period
27: Trigger on timer F compare 2
28: Trigger on timer F compare 3
29: Trigger on timer F compare 4
30: Trigger on timer F period
31: Trigger on timer F reset and counter roll-over
### 27.5.82 HRTIM ADC trigger update register (HRTIM_ADCUR)

Address offset: 0x3FC  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

- **Bits 31:23**: Reserved, must be kept at reset value.
- **Bits 22:20**: **AD10USRC[2:0]**: ADC trigger 10 update source  
  Refer to **AD5USRC[2:0]** description.
- **Bit 19**: Reserved, must be kept at reset value.
- **Bits 18:16**: **AD9USRC[2:0]**: ADC trigger 9 update source  
  Refer to **AD5USRC[2:0]** description.
- **Bit 15**: Reserved, must be kept at reset value.
- **Bits 14:12**: **AD8USRC[2:0]**: ADC trigger 8 update source  
  Refer to **AD5USRC[2:0]** description.
- **Bit 11**: Reserved, must be kept at reset value.
- **Bits 10:8**: **AD7USRC[2:0]**: ADC trigger 7 update source  
  Refer to **AD5USRC[2:0]** description.
- **Bit 7**: Reserved, must be kept at reset value.
- **Bits 6:4**: **AD6USRC[2:0]**: ADC trigger 6 update source  
  Refer to **AD5USRC[2:0]** description.
- **Bit 3**: Reserved, must be kept at reset value.
- **Bits 2:0**: **AD5USRC[2:0]**: ADC trigger 5 update source  
  These bits define the source which triggers the update of the ADC5TRG[4:0] bitfield in the 
  HRTIM_ADCER register (transfer from preload to active register). It only defines the source timer. 
  The precise condition is defined within the timer itself, with the BRSTDMA[1:0] bitfield in 
  HRTIM_MCR or the UPDGAT[3:0] bitfield in HRTIM_TIMxCR register.

  - 000: Master timer  
  - 001: Timer A  
  - 010: Timer B  
  - 011: Timer C  
  - 100: Timer D  
  - 101: Timer E  
  - 110: Timer F  
  - 111: Reserved
27.5.83  HRTIM ADC post scaler register 1 (HRTIM_ADCPS1)

Address offset: 0x400
Reset value: 0x0000 0000

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:29  Reserved, must be kept at reset value.

Bits 28:24  ADC5PSC[4:0]: ADC 5 post scaler
            Refer to ADC1PSC[4:0] description.
            Bit 23  Reserved, must be kept at reset value.

Bits 22:18  ADC4PSC[4:0]: ADC 4 post scaler
            Refer to ADC1PSC[4:0] description.
            Bit 17  Reserved, must be kept at reset value.

Bits 16:12  ADC3PSC[4:0]: ADC 3 post scaler
            Refer to ADC1PSC[4:0] description.
            Bit 11  Reserved, must be kept at reset value.

Bits 10:6   ADC2PSC[4:0]: ADC 2 post scaler
            Refer to ADC1PSC[4:0] description.
            Bit 5   Reserved, must be kept at reset value.

Bits 4:0    ADC1PSC[4:0]: ADC 1 post scaler
            This bit selects the ADC 1 Post scaler ratio.
```
### 27.5.84 HRTIM ADC post scaler register 2 (HRTIM_ADCPS2)

Address offset: 0x404  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:29 Reserved, must be kept at reset value.

Bits 28:24 **ADC10PSC[4:0]**: ADC 10 post scaler  
Refer to ADC1PSC[4:0] description.

Bit 23 Reserved, must be kept at reset value.

Bits 22:18 **ADC9PSC[4:0]**: ADC 9 post scaler  
Refer to ADC1PSC[4:0] description.

Bit 17 Reserved, must be kept at reset value.

Bits 16:12 **ADC8PSC[4:0]**: ADC 8 post scaler  
Refer to ADC1PSC[4:0] description.

Bit 11 Reserved, must be kept at reset value.

Bits 10:6 **ADC7PSC[4:0]**: ADC 7 post scaler  
Refer to ADC1PSC[4:0] description.

Bit 5 Reserved, must be kept at reset value.

Bits 4:0 **ADC6PSC[4:0]**: ADC 6 post scaler  
Refer to ADC1PSC[4:0] description.
## 27.5.85 HRTIM fault input register 3 (HRTIM_FLTINR3)

Address offset: 0x408  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29:26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23:18</th>
<th>Bit 17</th>
<th>Bit 16</th>
<th>Bit 15</th>
<th>Bit 14:10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
</tbody>
</table>

Bit 31 **FLT4RSTM**: Fault 4 reset mode  
Refer to FLT5RSTM description.

Bit 30 **FLT4CRES**: Fault 4 counter reset  
Refer to FLT5CRES description.

Bits 29:26 **FLT4CNT[3:0]**: Fault 4 counter  
Refer to FLT5CNT description.

Bit 25 **FLT4BLKS**: Fault 4 blanking source  
Refer to FLT5BLKS description.

Bit 24 **FLT4BLKE**: Fault 4 blanking enable  
Refer to FLT5BLKE description.

Bit 23 **FLT3RSTM**: Fault 3 reset mode  
Refer to FLT5RSTM description.

Bit 22 **FLT3CRES**: Fault 3 counter reset  
Refer to FLT5CRES description.

Bits 21:18 **FLT3CNT[3:0]**: Fault 3 counter  
Refer to FLT5CNT description.

Bit 17 **FLT3BLKS**: Fault 3 blanking source  
Refer to FLT5BLKS description.

Bit 16 **FLT3BLKE**: Fault 3 blanking enable  
Refer to FLT5BLKE description.

Bit 15 **FLT2RSTM**: Fault 2 reset mode  
Refer to FLT5RSTM description.

Bit 14 **FLT2CRES**: Fault 2 counter reset  
Refer to FLT5CRES description.

Bits 13:10 **FLT2CNT[3:0]**: Fault 2 counter  
Refer to FLT5CNT description.

Bit 9 **FLT2BLKS**: Fault 2 blanking source  
Refer to FLT5BLKS description.

Bit 8 **FLT2BLKE**: Fault 2 blanking enable  
Refer to FLT5BLKE description.
Bit 7  **FLT1RSTM**: Fault 1 reset mode  
   Refer to FLT5RSTM description.

Bit 6  **FLT1CRES**: Fault 1 counter reset  
   Refer to FLT5CRES description.

Bits 5:2  **FLT1CNT[3:0]**: Fault 1 counter  
   Refer to FLT5CNT description.

Bit 1  **FLT1BLKS**: Fault 1 blanking source  
   Refer to FLT5BLKS description.

Bit 0  **FLT1BLKE**: Fault 1 blanking enable  
   Refer to FLT5BLKE description.
## 27.5.86 HRTIM fault input register 4 (HRTIM_FLTINR4)

Address offset: 0x40C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31-16</th>
<th>Description</th>
<th>Access</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-16</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>FLT6RSTM: Fault 6 reset mode</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to FLT5RSTM description.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>FLT6CRES: Fault 6 counter reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to FLT5CRES description.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13-10</td>
<td>FLT6CNT[3:0]: Fault 6 counter</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to FLT5CNT description.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>FLT6BLKS: Fault 6 blanking source</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to FLT5BLKS description.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>FLT6BLKE: Fault 6 blanking enable</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to FLT5BLKE description.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>FLT5RSTM: Fault 5 reset mode</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bit selects the FAULT5 counter reset mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: Fault 5 counter is reset on each reset / roll-over event</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 5 counter is reset on each reset / roll-over event only if no fault occurred during last counting period.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Note: This bitfield is written only when FLT5E enable bit is reset.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>FLT5CRES: Fault 5 counter reset</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bit resets the FAULT5 counter. It is set by software and reset by hardware.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: No action</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: Fault 5 counter is reset</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bits 5:2  **FLT5CNT[3:0]**: Fault 5 counter

This bitfield selects the FAULT5 counter threshold. A fault is considered valid when the number of events is equal to the (FLT5CNT[3:0]+1) value.

Bit 1  **FLT5BLKS**: Fault 5 blanking source

The FLT5BLKS bit selects the FAULT5 blanking source (refer to Table 237 for details).

0: Fault 5 reset-aligned blanking window
1: Fault 5 Moving blanking window

*Note:* This bitfield is written only when FLT5E enable bit is reset.

Bit 0  **FLT5BLKE**: Fault 5 blanking enable

The FLT5BLKE bit selects the FAULT5 blanking mode. The blanking source is defined by the FLT5BLKS bit.

0: No blanking on fault 5
1: Fault 5 blanking mode

*Note:* This bitfield is written only when FLT5E enable bit is reset
## 27.5.87 HRTIM register map

The tables below summarize the HRTIM registers mapping.

**Table 243. HRTIM Register map and reset values – master timer**

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>HRTIM_MCR</td>
<td>0x004</td>
<td>HRTIM_MISR</td>
<td>0x008</td>
<td>HRTIM_MICR</td>
<td>0x00C</td>
<td>HRTIM_MDIER</td>
<td>0x010</td>
<td>HRTIM_MCNTR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x014</td>
<td>HRTIM_MPER</td>
<td>0x018</td>
<td>HRTIM_MREP</td>
<td>0x01C</td>
<td>HRTIM_MCMPCR</td>
<td>0x020</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x024</td>
<td>HRTIM_MCMPCR</td>
<td>0x028</td>
<td>HRTIM_MCMPCR</td>
<td>0x02C</td>
<td>HRTIM_MCMPCR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>HRTIM_MCR</td>
<td>0x004</td>
<td>HRTIM_MISR</td>
<td>0x008</td>
<td>HRTIM_MICR</td>
<td>0x00C</td>
<td>HRTIM_MDIER</td>
<td>0x010</td>
<td>HRTIM_MCNTR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x014</td>
<td>HRTIM_MPER</td>
<td>0x018</td>
<td>HRTIM_MREP</td>
<td>0x01C</td>
<td>HRTIM_MCMPCR</td>
<td>0x020</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x024</td>
<td>HRTIM_MCMPCR</td>
<td>0x028</td>
<td>HRTIM_MCMPCR</td>
<td>0x02C</td>
<td>HRTIM_MCMPCR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Reset values

- **HRTIM_MCR**: Reset value 0x000
- **HRTIM_MISR**: Reset value 0x000
- **HRTIM_MICR**: Reset value 0x000
- **HRTIM_MDIER**: Reset value 0x000
- **HRTIM_MCNTR**: Reset value 0x000
- **HRTIM_MPER**: Reset value 0x000
- **HRTIM_MREP**: Reset value 0x000
- **HRTIM_MCMPCR**: Reset value 0x000

---

1. This register can be preloaded (see Table 229 on page 892).
### Table 244. HRTIM register map and reset values – TIMx (x=A..F)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x080 (x=A)</td>
<td>HRTIM_TIMxCR</td>
<td>UPDGAT [3:0]</td>
<td>0x00000000</td>
</tr>
<tr>
<td>0x084 (x=A)</td>
<td>HRTIM_TIMxISR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x088 (x=A)</td>
<td>HRTIM_TIMxICR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x08C (x=A)</td>
<td>HRTIM_TIMxIER(1)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x090 (x=A)</td>
<td>HRTIM_CNTxR</td>
<td>CNTx[15:0]</td>
<td>0x00000000</td>
</tr>
<tr>
<td>0x114 (x=B)</td>
<td>HRTIM_PERxR(1)</td>
<td>PERx[15:0]</td>
<td></td>
</tr>
<tr>
<td>0x118 (x=B)</td>
<td>HRTIM_REPxR(1)</td>
<td>REPx[7:0]</td>
<td></td>
</tr>
<tr>
<td>0x194 (x=C)</td>
<td>HRTIM_CMP1xR(1)</td>
<td>CMP1x[15:0]</td>
<td></td>
</tr>
<tr>
<td>0x198 (x=C)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x294 (x=E)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x298 (x=E)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x318 (x=F)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x09C (x=A)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0A0 (x=A)</td>
<td>HRTIM_CMP1CxR(1)</td>
<td>REPx[7:0]</td>
<td></td>
</tr>
<tr>
<td>0x0A4 (x=A)</td>
<td></td>
<td>CMP1x[15:0]</td>
<td></td>
</tr>
<tr>
<td>0x1A4 (x=C)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x2A0 (x=E)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x320 (x=F)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) Indicates reset value.
<p>| Offset   | Register                      | 31  | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|----------|-------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0x0A0 (x=A) | HRTIM_CMP3xR(1)              |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x128 (x=B) | Reset value                  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x1A0 (x=C) | HRTIM_CMP4xR(1)              |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x1AC (x=D) | Reset value                  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x228 (x=E) | HRTIM_setx1R(1)              |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x22C (x=F) | Reset value                  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x3A0 (x=G) | HRTIM_setx2R(1)              |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x3A4 (x=H) | Reset value                  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x3CC (x=I) | HRTIM_EEFxR1                 |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 0x3C4 (x=J) | Reset value                  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |</p>
<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0D0</td>
<td>HRTIM_EEFxR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| 0x154
| HRTIM_RSTBR(T) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x1D4
| HRTIM_RSTCR(T) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x254
| HRTIM_RSTDR(T) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x2D4
| HRTIM_RSTER(T) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x354
| HRTIM_RSTFR(T) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0D8    | HRTIM_CHPxR   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0DC
| HRTIM_CPT1ACR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Table 244. HRTIM register map and reset values – TIMx (x= A..F) (continued)
Table 244. HRTIM register map and reset values – TIMx (x= A..F) (continued)

| Offset   | Register       | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----------|----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x15C    | HRTIM_CPT1BCR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x1DC    | HRTIM_CPT1CCR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x25C    | HRTIM_CPT1DCR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x2DC    | HRTIM_CPT1ECR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x35C    | HRTIM_CPT1FCR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x0E0    | HRTIM_CPT2ACR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x160    | HRTIM_CPT2BCR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x1E0    | HRTIM_CPT2CCR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
| 0x260    | HRTIM_CPT2DCR  |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|          | Reset value    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |    |
### Table 244. HRTIM register map and reset values – TIMx (x= A..F) (continued)

| Offset  | Register                  | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|---------|---------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x2E0   | HRTIM_CPT2ECR             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         |                           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x360   | HRTIM_CPT2FCR             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         |                           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0E4   | HRTIM_OUTxR               |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         |                           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0E8   | HRTIM_FLTxR               |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         |                           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0EC   | HRTIM_TIMxCR2             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         |                           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0F0   | HRTIM_TIMxEEFR3           |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|         |                           | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

1. This register can be preloaded (see Table 229 on page 892).
### Table 245. HRTIM register map and reset values – common functions

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Address (Hex)</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x380</td>
<td>HRTIM_CR1</td>
<td>0x3A0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x384</td>
<td>HRTIM_CR2</td>
<td>0x388</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x388</td>
<td>HRTIM_ISR</td>
<td>0x38C</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x390</td>
<td>HRTIM_IER</td>
<td>0x390</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x394</td>
<td>HRTIM_OENR</td>
<td>0x394</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x398</td>
<td>HRTIM_ODISR</td>
<td>0x398</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x39C</td>
<td>HRTIM_ODSR</td>
<td>0x39C</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x3A0</td>
<td>HRTIM_BMCR</td>
<td>0x3A0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x3A4</td>
<td>HRTIM_BMTRG</td>
<td>0x3A4</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>0x3A8</td>
<td>HRTIM_BMCMPR</td>
<td>0x3A8</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reset value 000000000000</td>
</tr>
<tr>
<td>Offset</td>
<td>Register</td>
<td>Offset Register</td>
<td>Reset value</td>
<td>BMPER[15:0]</td>
</tr>
<tr>
<td>--------</td>
<td>------------------</td>
<td>-----------------</td>
<td>-------------</td>
<td>-------------</td>
</tr>
<tr>
<td>0x3AC</td>
<td>HRTIM_BMPER[1]</td>
<td>31</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3B0</td>
<td>HRTIM_EECR1</td>
<td>30</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3B4</td>
<td>HRTIM_EECR2</td>
<td>29</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3B8</td>
<td>HRTIM_EECR3</td>
<td>28</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3BC</td>
<td>HRTIM_ADC1R[1]</td>
<td>27</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3C0</td>
<td>HRTIM_ADC2R[1]</td>
<td>26</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3C4</td>
<td>HRTIM_ADC3R[1]</td>
<td>25</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3C8</td>
<td>HRTIM_ADC4R[1]</td>
<td>24</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x3CC</td>
<td>HRTIM_DLLCR</td>
<td>23</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Offset</td>
<td>Register</td>
<td>Bits</td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>------</td>
<td>------------------------------</td>
<td></td>
</tr>
<tr>
<td>0x3D0</td>
<td>HRTIM_FLTINR1</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3D4</td>
<td>HRTIM_FLTINR2</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3D8</td>
<td>HRTIM_BDMUPDR</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3DC</td>
<td>HRTIM_BDTAUPR</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3E0</td>
<td>HRTIM_BDTBUPR</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3E4</td>
<td>HRTIM_BDTCUPR</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3E8</td>
<td>HRTIM_BDTDUPR</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3EC</td>
<td>HRTIM_BDTEUPR</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td>0x3F0</td>
<td>HRTIM_BDMADR</td>
<td>31</td>
<td>BDMADR[31:0]</td>
<td></td>
</tr>
<tr>
<td>0x3F4</td>
<td>HRTIM_BDTFUPR</td>
<td>31</td>
<td>Reset value</td>
<td></td>
</tr>
</tbody>
</table>

Table 245. HRTIM register map and reset values – common functions (continued)
Refer to Section 2.2 on page 81 for the register boundary addresses.
28 Advanced-control timers (TIM1/TIM8/TIM20)

28.1 TIM1/TIM8/TIM20 introduction

The advanced-control timers (TIM1/TIM8/TIM20) consist of a 16-bit auto-reload counter driven by a programmable prescaler.

It may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare, PWM, complementary PWM with dead-time insertion).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The advanced-control (TIM1/TIM8/TIM20) and general-purpose (TIMy) timers are completely independent, and do not share any resources. They can be synchronized together as described in Section 28.3.30: Timer synchronization.

28.2 TIM1/TIM8/TIM20 main features

TIM1/TIM8/TIM20 timer features include:

- 16-bit up, down, up/down auto-reload counter.
- 16-bit programmable prescaler allowing dividing (also “on the fly”) the counter clock frequency either by any factor between 1 and 65536.
- Up to 6 independent channels for:
  - Input capture (but channels 5 and 6)
  - Output compare
  - PWM generation (Edge and Center-aligned mode)
  - One-pulse mode output
- Complementary outputs with programmable dead-time
- Synchronization circuit to control the timer with external signals and to interconnect several timers together.
- Repetition counter to update the timer registers only after a given number of cycles of the counter.
- 2 break inputs to put the timer’s output signals in a safe user selectable configuration.
- Interrupt/DMA generation on the following events:
  - Update: counter overflow/underflow, counter initialization (by software or internal/external trigger)
  - Trigger event (counter start, stop, initialization or count by internal/external trigger)
  - Input capture
  - Output compare
- Supports incremental (quadrature) encoder and Hall-sensor circuitry for positioning purposes
- Trigger input for external clock or cycle-by-cycle current management
28.3 TIM1/TIM8/TIM20 functional description

28.3.1 Block diagram

Figure 269. Advanced-control timer block diagram

1. This feature is not available on all timers, refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals.
2. See Figure 316: Break and Break2 circuitry overview for details.
28.3.2 TIM1/TIM8/TIM20 pins and internal signals

The tables in this section summarize the TIM inputs and outputs.

### Table 246. TIM input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_CH1</td>
<td>Input/Output</td>
<td>Timer multi-purpose channels. Each channel can be used for capture, compare or PWM. TIM_CH1 and TIM_CH2 can also be used as external clock (below 1/4 of the tim_ker_ck clock), external trigger and quadrature encoder inputs. TIM_CH1, TIM_CH2 and TIM_CH3 can be used to interface with digital hall effect sensors.</td>
</tr>
<tr>
<td>TIM_CH2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_CH3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_CH4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_CH1N</td>
<td>Output</td>
<td>Timer complementary outputs, derived from TIM_CHx outputs with the possibility to have deadtime insertion.</td>
</tr>
<tr>
<td>TIM_CH2N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_CH3N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_CH4N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_ETR</td>
<td>Input</td>
<td>External trigger input. This input can be used as external trigger or as external clock source. This input can receive a clock with a frequency higher than the tim_ker_ck if the tim_etr_in prescaler is used.</td>
</tr>
<tr>
<td>TIM_BKIN</td>
<td>Input / Output</td>
<td>Break and Break2 inputs. These inputs can also be configured in bidirectional mode.</td>
</tr>
<tr>
<td>TIM_BKIN2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 247. TIM internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_ti1_in[15:0]</td>
<td>Input</td>
<td>Internal timer inputs bus. The tim_ti1_in[15:0] and tim_ti2_in[15:0] inputs can be used for capture or as external clock (below 1/4 of the tim_ker_ck clock) and for quadrature encoder signals.</td>
</tr>
<tr>
<td>tim_ti2_in[15:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_ti3_in[15:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_ti4_in[15:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_etr[15:0]</td>
<td>Input</td>
<td>External trigger internal input bus. These inputs can be used as trigger, external clock or for hardware cycle-by-cycle pulsewidth control. These inputs can receive clock with a frequency higher than the tim_ker_ck if the tim_etr_in prescaler is used.</td>
</tr>
<tr>
<td>tim_itr[15:0]</td>
<td>Input</td>
<td>Internal trigger input bus. These inputs can be used for the slave mode controller or as an input clock (below 1/4 of the tim_ker_ck clock).</td>
</tr>
<tr>
<td>tim_trgo/tim_trgo2</td>
<td>Output</td>
<td>Internal trigger outputs. These triggers are used by other timers and /or other peripherals.</td>
</tr>
</tbody>
</table>
### Table 247. TIM internal input/output signals (continued)

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_ocref_clr[7:0]</td>
<td>Input</td>
<td>Timer tim_ocref_clr input bus. These inputs can be used to clear the tim ocxref signals, typically for hardware cycle-by-cycle pulsewidth control.</td>
</tr>
<tr>
<td>tim_brk_cmp[8:1]</td>
<td>Input</td>
<td>Break input for internal signals</td>
</tr>
<tr>
<td>tim_brk2_cmp[8:1]</td>
<td>Input</td>
<td>Break2 input for internal signals</td>
</tr>
<tr>
<td>tim_sys_brk[n:0]</td>
<td>Input</td>
<td>System break input. This input gathers the MCU’s system level errors.</td>
</tr>
<tr>
<td>tim_pclk</td>
<td>Input</td>
<td>Timer APB clock</td>
</tr>
<tr>
<td>tim_ker_ck</td>
<td>Input</td>
<td>Timer kernel clock</td>
</tr>
<tr>
<td>tim_cc_it</td>
<td>Output</td>
<td>Timer capture/compare interrupt</td>
</tr>
<tr>
<td>tim_upd_it</td>
<td>Output</td>
<td>Timer update event interrupt</td>
</tr>
<tr>
<td>tim_brk_term ierr it</td>
<td>Output</td>
<td>Timer break, break2, transition error and index error interrupt</td>
</tr>
<tr>
<td>tim_trg com_dir idx it</td>
<td>Output</td>
<td>Timer trigger, commutation, direction and index interrupt</td>
</tr>
<tr>
<td>tim_cc1_dma</td>
<td>Output</td>
<td>Timer capture / compare 1..4 dma requests</td>
</tr>
<tr>
<td>tim_cc2_dma</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_cc3_dma</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_cc4_dma</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_upd_dma</td>
<td>Output</td>
<td>Timer update dma request</td>
</tr>
<tr>
<td>tim_trg_dma</td>
<td>Output</td>
<td>Timer trigger dma request</td>
</tr>
<tr>
<td>tim_com_dma</td>
<td>Output</td>
<td>Timer commutation dma request</td>
</tr>
</tbody>
</table>

Table 248, Table 249, Table 250 and Table 251 list the sources connected to the tim_ti[4:1] input multiplexers.

### Table 248. Interconnect to the tim_ti[4:1] input multiplexer

<table>
<thead>
<tr>
<th>tim_ti[4:1] inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM1</td>
</tr>
<tr>
<td>tim_ti[4:1] in0</td>
<td>TIM1.CH1</td>
</tr>
<tr>
<td>tim_ti[4:1] in1</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_ti[4:1] in2</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_ti[4:1] in3</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_ti[4:1] in4</td>
<td>comp4_out</td>
</tr>
</tbody>
</table>
Table 249. Interconnect to the tim_ti2 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti2 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM1</td>
</tr>
<tr>
<td>tim_ti2_in0</td>
<td>TIM1_CH2</td>
</tr>
<tr>
<td>tim_ti2_in[15:1]</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 250. Interconnect to the tim_ti3 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti3 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM1</td>
</tr>
<tr>
<td>tim_ti3_in0</td>
<td>TIM1_CH3</td>
</tr>
<tr>
<td>tim_ti2_in[15:1]</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 251. Interconnect to the tim_ti4 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti4 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM1</td>
</tr>
<tr>
<td>tim_ti4_in0</td>
<td>TIM1_CH4</td>
</tr>
<tr>
<td>tim_ti4_in[15:1]</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 252 lists the internal sources connected to the tim_itr input multiplexer.

Table 252. Internal trigger connection

<table>
<thead>
<tr>
<th>Timer internal trigger input signal</th>
<th>TIM1</th>
<th>TIM8</th>
<th>TIM20</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_itr0</td>
<td>Reserved</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
</tr>
<tr>
<td>tim_itr1</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
</tr>
<tr>
<td>tim_itr2</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
</tr>
<tr>
<td>tim_itr3</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
</tr>
<tr>
<td>tim_itr4</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
</tr>
<tr>
<td>tim_itr5</td>
<td>tim8_trgo</td>
<td>Reserved</td>
<td>tim8_trgo</td>
</tr>
<tr>
<td>tim_itr6</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
</tr>
<tr>
<td>tim_itr7</td>
<td>tim16_oc1</td>
<td>tim16_oc1</td>
<td>tim16_oc1</td>
</tr>
<tr>
<td>tim_itr8</td>
<td>tim17_oc1</td>
<td>tim17_oc1</td>
<td>tim17_oc1</td>
</tr>
<tr>
<td>tim_itr9</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_itr10</td>
<td>hrtim_out_sync2</td>
<td>hrtim_out_sync2</td>
<td>hrtim_out_sync2</td>
</tr>
<tr>
<td>tim_itr[15:11]</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 253 lists the internal sources connected to the tim_etr input multiplexer.

Table 253. Interconnect to the tim_etr input multiplexer

<table>
<thead>
<tr>
<th>Timer external trigger input signal</th>
<th>TIM1</th>
<th>TIM8</th>
<th>TIM20</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_etr0</td>
<td>TIM1_ETR</td>
<td>TIM8_ETR</td>
<td>TIM20_ETR</td>
</tr>
<tr>
<td>tim_etr1</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_etr2</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_etr3</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_etr4</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_etr5</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_etr6</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_etr7</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_etr8</td>
<td>adc1_awd1</td>
<td>adc2_awd1</td>
<td>adc3_awd1</td>
</tr>
<tr>
<td>tim_etr9</td>
<td>adc1_awd2</td>
<td>adc2_awd2</td>
<td>adc3_awd2</td>
</tr>
<tr>
<td>tim_etr10</td>
<td>adc1_awd3</td>
<td>adc2_awd3</td>
<td>adc3_awd3</td>
</tr>
<tr>
<td>tim_etr11</td>
<td>adc4_awd1</td>
<td>adc3_awd1</td>
<td>adc5_awd1</td>
</tr>
<tr>
<td>tim_etr12</td>
<td>adc4_awd2</td>
<td>adc3_awd2</td>
<td>adc5_awd2</td>
</tr>
<tr>
<td>tim_etr13</td>
<td>adc4_awd3</td>
<td>adc3_awd3</td>
<td>adc5_awd3</td>
</tr>
<tr>
<td>tim_etr[15:14]</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 254, Table 255 and Table 256 list the sources connected to the tim_brk and tim_brk2 inputs.

Table 254. Timer break interconnect

<table>
<thead>
<tr>
<th>tim_brk inputs</th>
<th>TIM1</th>
<th>TIM8</th>
<th>TIM20</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_BKIN</td>
<td>TIM1_BKIN pin</td>
<td>TIM8_BKIN pin</td>
<td>TIM20_BKIN pin</td>
</tr>
<tr>
<td>tim_brk_cmp1</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_brk_cmp2</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_brk_cmp3</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_brk_cmp4</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_brk_cmp5</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_brk_cmp6</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_brk_cmp7</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_brk_cmp8</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 255. Timer break2 interconnect

<table>
<thead>
<tr>
<th>tim_brk2 inputs</th>
<th>TIM1</th>
<th>TIM8</th>
<th>TIM20</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_BKIN2</td>
<td>TIM1_BKIN2 pin</td>
<td>TIM8_BKIN2 pin</td>
<td>TIM20_BKIN2 pin</td>
</tr>
<tr>
<td>tim_brk2_cmp1</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_brk2_cmp2</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_brk2_cmp3</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_brk2_cmp4</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_brk2_cmp5</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_brk2_cmp6</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_brk2_cmp7</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_brk2_cmp8</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 256. System break interconnect

<table>
<thead>
<tr>
<th>tim_sys_brk inputs</th>
<th>TIM1 / TIM8 / TIM20</th>
<th>Enable bit in SYSCFG_CFGR2 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_sys_brk0</td>
<td>Cortex®-M4 with FPU LOCKUP</td>
<td>CLL</td>
</tr>
<tr>
<td>tim_sys_brk1</td>
<td>Programmable Voltage Detector (PVD)</td>
<td>PVDL</td>
</tr>
<tr>
<td>tim_sys_brk2</td>
<td>SRAM parity error</td>
<td>SPL</td>
</tr>
<tr>
<td>tim_sys_brk3</td>
<td>Flash double ECC error</td>
<td>ECCL</td>
</tr>
<tr>
<td>tim_sys_brk4</td>
<td>Clock Security System (CSS)</td>
<td>None (always enabled)</td>
</tr>
</tbody>
</table>

Table 257 lists the internal sources connected to the tim_ocref_clr input multiplexer.

### Table 257. Interconnect to the ocref_clr input multiplexer

<table>
<thead>
<tr>
<th>Timer OCREF clear signal</th>
<th>TIM1</th>
<th>TIM8</th>
<th>TIM20</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_ocref_clr0</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_ocref_clr1</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_ocref_clr2</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_ocref_clr3</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_ocref_clr4</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_ocref_clr5</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_ocref_clr6</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_ocref_clr7</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
28.3.3 Time-base unit

The main block of the programmable advanced-control timer is a 16-bit counter with its related auto-reload register. The counter can count up, down or both up and down. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software, even when the counter is running.

The time-base unit includes:
- Counter register (TIMx_CNT)
- Prescaler register (TIMx_PSC)
- Auto-reload register (TIMx_ARR)
- Repetition counter register (TIMx_RCR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter reaches the overflow (or underflow when downcounting) and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detailed for each configuration.

The counter is clocked by the prescaler output tim_cnt_ck, which is enabled only when the counter enable bit (CEN) in TIMx_CR1 register is set (refer also to the slave mode controller description to get more details on counter enabling).

*Note:* *The counter starts counting 1 clock cycle after setting the CEN bit in the TIMx_CR1 register.*

Prescaler description

The prescaler divides the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register). It can be changed on the fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.

*Figure 270* and *Figure 271* give some examples of the counter behavior when the prescaler ratio is changed on the fly.
Figure 270. Counter timing diagram with prescaler division change from 1 to 2

Figure 271. Counter timing diagram with prescaler division change from 1 to 4
28.3.4 Counter modes

Upcounting mode

In upcounting mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register), then restarts from 0 and generates a counter overflow event.

If the repetition counter is used, the update event (UEV) is generated after upcounting is repeated for the number of times programmed in the repetition counter register (TIMx_RCR) + 1. Else the update event is generated at each counter overflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

The UEV event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register,
- The auto-reload shadow register is updated with the preload value (TIMx_ARR),
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR = 0x36.
Figure 272. Counter timing diagram, internal clock divided by 1

Figure 273. Counter timing diagram, internal clock divided by 2
**Figure 274. Counter timing diagram, internal clock divided by 4**

- **tim_psc_ck**
- **tim_cnt_ck**
- **Counter register**: 0035 0036 0000 0001
- **Counter overflow**
- **Update event (UEV)**
- **Update interrupt flag (UIF)**

**Figure 275. Counter timing diagram, internal clock divided by N**

- **tim_psc_ck**
- **tim_cnt_ck**
- **Counter register**: 1F 20 00
- **Counter overflow**
- **Update event (UEV)**
- **Update interrupt flag (UIF)**
Figure 276. Counter timing diagram, update event when ARPE = 0
(TIMx_ARR not preloaded)
Downcounting mode

In downcounting mode, the counter counts from the auto-reload value (content of the TIMx_ARR register) down to 0, then restarts from the auto-reload value and generates a counter underflow event.

If the repetition counter is used, the update event (UEV) is generated after downcounting is repeated for the number of times programmed in the repetition counter register (TIMx_RCR) + 1. Else the update event is generated at each counter underflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter restarts from the current auto-reload value, whereas the counter of the prescaler restarts from 0 (but the prescale rate doesn’t change).

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.
When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register.
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that the auto-reload is updated before the counter is reloaded, so that the next period is the expected one.

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR = 0x36.

**Figure 278. Counter timing diagram, internal clock divided by 1**
Figure 279. Counter timing diagram, internal clock divided by 2

Figure 280. Counter timing diagram, internal clock divided by 4
Center-aligned mode (up/down counting)

In center-aligned mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register) – 1, generates a counter overflow event, then counts from the auto-
reload value down to 1 and generates a counter underflow event. Then it restarts counting from 0.

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are not equal to 00. The Output compare interrupt flag of channels configured in output is set when: the counter counts down (Center aligned mode 1, CMS = 01), the counter counts up (Center aligned mode 2, CMS = 10) the counter counts up and down (Center aligned mode 3, CMS = 11).

In this mode, the DIR direction bit in the TIMx_CR1 register cannot be written. It is updated by hardware and gives the current direction of the counter.

The update event can be generated at each counter overflow and at each counter underflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event. In this case, the counter restarts counting from 0, as well as the counter of the prescaler.

The UEV update event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter continues counting up and down, based on the current auto-reload value.

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an UEV update event but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register)
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that if the update source is a counter overflow, the auto-reload is updated before the counter is reloaded, so that the next period is the expected one (the counter is loaded with the new value).

The following figures show some examples of the counter behavior for different clock frequencies.
Figure 283. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6

Here, center-aligned mode 1 is used (for more details refer to Section 28.6: TIM1/TIM8/TIM20 registers).

Figure 284. Counter timing diagram, internal clock divided by 2
Figure 285. Counter timing diagram, internal clock divided by 4, TIMx_ARR = 0x36

Figure 286. Counter timing diagram, internal clock divided by N

Note: Here, center_aligned mode 2 or 3 is updated with an UIF on overflow
**Figure 287. Counter timing diagram, update event = with ARPE = 1 (counter underflow)**

<table>
<thead>
<tr>
<th>tim_psc_ck</th>
<th>Counter register</th>
<th>Counter underflow</th>
<th>Update event (UEV)</th>
<th>Update interrupt flag (UIF)</th>
<th>Auto-reload preload register</th>
<th>Write a new value in TIMx_ARR</th>
<th>Auto-reload active register</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_cnt_ck</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CEN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 02 03 04 05 06 07</td>
<td></td>
<td>08 05 04 03 02 01</td>
<td>00 01 02 03 04 05 06 07</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
- **FD 36**
- **TIMx_ARR**
28.3.5 Repetition counter

Section 28.3.3: Time-base unit describes how the update event (UEV) is generated with respect to the counter overflows/underflows. It is actually generated only when the repetition counter has reached zero. This can be useful when generating PWM signals.

This means that data are transferred from the preload registers to the shadow registers (TIMx_ARR auto-reload register, TIMx_PSC prescaler register, but also TIMx_CCRx capture/compare registers in compare mode) every N+1 counter overflows or underflows, where N is the value in the TIMx_RCR repetition counter register.

The repetition counter is decremented:
- At each counter overflow in upcounting mode,
- At each counter underflow in downcounting mode,
- At each counter overflow and at each counter underflow in center-aligned mode.

Although this limits the maximum number of repetition to 32768 PWM cycles, it makes it possible to update the duty cycle twice per PWM period. When refreshing compare registers only once per PWM period in center-aligned mode, maximum resolution is 2xTck, due to the symmetry of the pattern.

The repetition counter is an auto-reload type; the repetition rate is maintained as defined by the TIMx_RCR register value (refer to Figure 289). When the update event is generated by software (by setting the UG bit in TIMx_EGR register) or by hardware through the slave mode controller, it occurs immediately whatever the value of the repetition counter is and the repetition counter is reloaded with the content of the TIMx_RCR register.
In Center aligned mode, for odd values of RCR, the update event occurs either on the overflow or on the underflow depending on when the RCR register was written and when the counter was launched: if the RCR was written before launching the counter, the UEV occurs on the underflow. If the RCR was written after launching the counter, the UEV occurs on the overflow.

For example, for RCR = 3, the UEV is generated each 4th overflow or underflow event depending on when the RCR was written.

**Figure 289. Update rate examples depending on mode and TIMx_RCR register settings**

<table>
<thead>
<tr>
<th>TIMx_RCR</th>
<th>Counter-aligned mode</th>
<th>Edge-aligned mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td><img src="image" alt="Counter-aligned mode" /></td>
<td><img src="image" alt="Edge-aligned mode" /></td>
</tr>
<tr>
<td>1</td>
<td><img src="image" alt="Counter-aligned mode" /></td>
<td><img src="image" alt="Edge-aligned mode" /></td>
</tr>
<tr>
<td>2</td>
<td><img src="image" alt="Counter-aligned mode" /></td>
<td><img src="image" alt="Edge-aligned mode" /></td>
</tr>
<tr>
<td>3</td>
<td><img src="image" alt="Counter-aligned mode" /></td>
<td><img src="image" alt="Edge-aligned mode" /></td>
</tr>
</tbody>
</table>

**UEV**: Update event
- Preload registers transferred to active registers and update interrupt generated
- **Update Event** if the repetition counter underflow occurs when the counter is equal to the auto-reload value

---

### 28.3.6 External trigger input

The timer features an external trigger input tim_etr_in. It can be used as:
- external clock (external clock mode 2, see Section 28.3.7)
- trigger for the slave mode (see Section 28.3.30)
- PWM reset input for cycle-by-cycle current regulation (see Section 28.3.9)

**Figure 290** below describes the tim_etr_in input conditioning. The input polarity is defined with the ETP bit in TIMxSMCR register. The trigger can be prescaled with the divider programmed by the ETPS[1:0] bitfield and digitally filtered with the ETF[3:0] bitfield. The resulting signal (tim_etrf) is available for three purposes: as an external clock, to condition...
the output (typically to reset a PWM output for a current limitation), and as a trigger for the Slave mode controller.

**Figure 290. External trigger input block**

The `tim_eti_in` input comes from multiple sources: input pins (default configuration), or internal sources. The selection is done with the ETRSEL[3:0] bitfield in the TIMx_AF1 register.

Refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for the list of sources connected to the etr_in input in the product.

### 28.3.7 Clock selection

The counter clock can be provided by the following clock sources:

- Internal clock (`tim_ker_ck`)
- External clock mode1: external input pin (`tim_ti1` or `tim_ti2`)
- External clock mode2: external trigger input (`tim_eti_in`)
- Encoder mode

**Internal clock source (tim_ker_ck)**

If the slave mode controller is disabled (SMS = 000), then the CEN, DIR (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software (except UG which remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock `tim_ker_ck`.

**Figure 291** shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.
External clock source mode 1

This mode is selected when SMS = 111 in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input.

1. Codes ranging from 0100 to 1111 are reserved.
For example, to configure the upcounter to count in response to a rising edge on the tim_ti2 input, use the following procedure:

1. Configure channel 2 to detect rising edges on the tim_ti2 input by writing CC2S = 01 in the TIMx_CCMR1 register.
2. Configure the input filter duration by writing the IC2F[3:0] bits in the TIMx_CCMR1 register (if no filter is needed, keep IC2F = 0000).
3. Select rising edge polarity by writing CC2P = 0 and CC2NP = 0 in the TIMx_CCER register.
4. Configure the timer in external clock mode 1 by writing SMS = 111 in the TIMx_SMCR register.
5. Select tim_ti2 as the trigger input source by writing TS = 00110 in the TIMx_SMCR register.
6. Enable the counter by writing CEN = 1 in the TIMx_CR1 register.

Note: The capture prescaler is not used for triggering, it is not necessary to configure it.

When a rising edge occurs on tim_ti2, the counter counts once and the TIF flag is set. The delay between the rising edge on tim_ti2 and the actual clock of the counter is due to the resynchronization circuit on tim_ti2 input.

**Figure 293. Control circuit in external clock mode 1**

External clock source mode 2

This mode is selected by writing ECE = 1 in the TIMx_SMCR register. The counter counts at each rising or falling edge on the external trigger input tim_etr_in. The **Figure 294** gives an overview of the external trigger input block.
For example, to configure the upcounter to count each 2 rising edges on tim\_etr\_in, use the following procedure:

1. As no filter is needed in this example, write ETF[3:0] = 0000 in the TIMx\_SMCR register.
2. Set the prescaler by writing ETPS[1:0] = 01 in the TIMx\_SMCR register.
3. Select rising edge detection on the tim\_etr\_in input by writing ETP = 0 in the TIMx\_SMCR register.
4. Enable external clock mode 2 by writing ECE = 1 in the TIMx\_SMCR register.
5. Enable the counter by writing CEN = 1 in the TIMx\_CR1 register.

The counter counts once each 2 tim\_etr\_in rising edges.

The delay between the rising edge on tim\_etr\_in and the actual clock of the counter is due to the resynchronization circuit on the tim\_etrp signal. As a consequence, the maximum frequency which can be correctly captured by the counter is at most ¼ of tim\_ker\_ck frequency. When the ETRP signal is faster, the user must apply a division of the external signal by a proper ETPS prescaler setting.
28.3.8 Capture/compare channels

Each capture/compare channel is built around a capture/compare register (including a shadow register), an input stage for capture (with digital filter, multiplexing, and prescaler, except for channels 5 and 6) and an output stage (with comparator and output control).

Figure 296 to Figure 299 give an overview of one capture/compare channel.

The input stage samples the corresponding tim_tix input to generate a filtered signal tim_tixf. Then, an edge detector with polarity selection generates a signal (tim_tixfpy) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICxPS).

Figure 296. Capture/compare channel (example: channel 1 input stage)
The output stage generates an intermediate waveform which is then used for reference: `tim_ocxref` (active high). The polarity acts at the end of the chain.

**Figure 297. Capture/compare channel 1 main circuit**
The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.
In capture mode, captures are actually done in the shadow register, which is copied into the preload register.

In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

### 28.3.9 Input capture mode

In Input capture mode, the capture/compare registers (TIMx_CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be cleared by software by writing it to 0 or by reading the captured data stored in the TIMx_CCRx register. CCxOF is cleared when it is written with 0.

The following example shows how to capture the counter value in TIMx_CCR1 when tim_ti1 input rises. To do this, use the following procedure:

- Select the active input: TIMx_CCR1 must be linked to the tim_ti1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1 register becomes read-only.
- Program the appropriate input filter duration in relation with the signal connected to the timer (when the input is one of the tim_tix (ICxF bits in the TIMx_CCMRx register). Let’s imagine that, when toggling, the input signal is not stable during at most 5 internal clock cycles. We must program a filter duration longer than these 5 clock cycles. We can validate a transition on tim_ti1 when 8 consecutive samples with the new level have been detected (sampled at fDTS frequency). Then write IC1F bits to 0011 in the TIMx_CCMR1 register.
- Select the edge of the active transition on the tim_ti1 channel by writing CC1P and CC1NP bits to 0 in the TIMx_CCER register (rising edge in this case).
- Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to 00 in the TIMx_CCMR1 register).
- Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx_CCER register.
- If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the TIMx_DIER register.

When an input capture occurs:

- The TIMx_CCR1 register gets the value of the counter on the active transition.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.
- A DMA request is generated depending on the CC1DE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which may happen after reading the flag and before reading the data.
Note: IC interrupt and/or DMA requests can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.

28.3.10 PWM input mode

This mode is used to measure both the period and the duty cycle of a PWM signal connected to single tim_tix input:

- The TIMx_CCR1 register holds the period value (interval between two consecutive rising edges).
- The TIM_CCR2 register holds the pulsewidth (interval between two consecutive rising and falling edges).

This mode is a particular case of input capture mode. The set-up procedure is similar with the following differences:

- Two ICx signals are mapped on the same tim_tixfp1 input.
- These 2 ICx signals are active on edges with opposite polarity.
- One of the two tim_tixfp signals is selected as trigger input and the slave mode controller is configured in reset mode.

The period and the pulsewidth of a PWM signal applied on tim_t1 can be measured using the following procedure:

- Select the active input for TIMx_CCR1: write the CC1S bits to 01 in the TIMx_CCMR1 register (tim_t1 selected).
- Select the active polarity for tim_t1fp1 (used both for capture in TIMx_CCR1 and counter clear): write the CC1P and CC1NP bits to 0 (active on rising edge).
- Select the active input for TIMx_CCR2: write the CC2S bits to 10 in the TIMx_CCMR1 register (tim_t1 selected).
- Select the active polarity for tim_t1fp2 (used for capture in TIMx_CCR2): write the CC2P and CC2NP bits to CC2P/CC2NP = 10 (active on falling edge).
- Select the valid trigger input: write the TS bits to 00101 in the TIMx_SMCR register (tim_t1fp1 selected).
- Configure the slave mode controller in reset mode: write the SMS bits to 0100 in the TIMx_SMCR register.
- Enable the captures: write the CC1E and CC2E bits to 1 in the TIMx_CCER register.
28.3.11 Forced output mode

In output mode (CCxS bits = 00 in the TIMx_CCMRx register), each output compare signal (tim_ocxref and then tim_ocx/tim_ocxn) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal (tim_ocxref/tim_ocx) to its active level, user just needs to write 0101 in the OCxM bits in the corresponding TIMx_CCMRx register. Thus tim_ocxref is forced high (tim_ocxref is always active high) and tim_ocx get opposite value to CCxP polarity bit.

For example: CCxP = 0 (tim_ocx active high) => tim_ocx is forced to high level.

The tim_ocxref signal can be forced low by writing the OCxM bits to 0100 in the TIMx_CCMRx register.

Anyway, the comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt and DMA requests can be sent accordingly. This is described in the output compare mode section below.

28.3.12 Output compare mode

This function is used to control an output waveform or indicate when a period of time has elapsed. Channels 1 to 4 can be output, while channel 5 and 6 are only available inside the microcontroller (for instance, for compound waveform generation or for ADC triggering).

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP bit in the TIMx_CCER register). The output pin can keep its level (OCXM = 0000), be
set active (OCxM = 0001), be set inactive (OCxM = 0010) or can toggle (OCxM = 0011) on match.
- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- Generates an interrupt if the corresponding interrupt mask is set (CCxIE bit in the TIMx_DIER register).
- Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request selection).

The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register.

In output compare mode, the update event UEV has no effect on tim_ocxref and tim_ocx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One-pulse mode).

**Procedure**

1. Select the counter clock (internal, external, prescaler).
2. Write the desired data in the TIMx_ARR and TIMx_CCRx registers.
3. Set the CCxIE bit if an interrupt request is to be generated.
4. Select the output mode. For example:
   - Write OCxM = 0011 to toggle tim_ocx output pin when CNT matches CCRx
   - Write OCxPE = 0 to disable preload register
   - Write CCxP = 0 to select active high polarity
   - Write CCxE = 1 to enable the output
5. Enable the counter by setting the CEN bit in the TIMx_CR1 register.

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE = 0, else TIMx_CCRx shadow register is updated only at the next update event UEV). An example is given in Figure 301.
28.3.13 PWM mode

Pulse width modulation mode is used to generate a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register.

The PWM mode can be selected independently on each channel (one PWM per tim_ocx output) by writing 0110 (PWM mode 1) or 0111 (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register (in upcounting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, all registers must be initialized by setting the UG bit in the TIMx_EGR register.

tim_ocx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. tim_ocx output is enabled by a combination of the CCxE, CCxNE, MOE, OSSI and OSSR bits (TIMx_CCER and TIMx_BDTR registers). Refer to the TIMx_CCER register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether TIMx_CCRx ≤ TIMx_CNT or TIMx_CNT ≤ TIMx_CCRx (depending on the direction of the counter).

The timer is able to generate PWM in edge-aligned mode or center-aligned mode depending on the CMS bits in the TIMx_CR1 register.
PWM edge-aligned mode

- Upcounting configuration

Upcounting is active when the DIR bit in the TIMx_CR1 register is low. Refer to Upcounting mode.

In the following example, the mode is PWM mode 1. The reference PWM signal tim_ocxref is high as long as TIMx_CNT < TIMx_CCRx else it becomes low. If the compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then tim_ocxref is held at 1. If the compare value is 0 then tim_ocxref is held at 0. Figure 302 shows some edge-aligned PWM waveforms in an example where TIMx_ARR = 8.

Figure 302. Edge-aligned PWM waveforms (ARR = 8)

- Downcounting configuration

Downcounting is active when DIR bit in TIMx_CR1 register is high. Refer to the Downcounting mode.

In PWM mode 1, the reference signal tim_ocxref is low as long as TIMx_CNT > TIMx_CCRx else it becomes high. If the compare value in TIMx_CCRx is greater than the auto-reload value in TIMx_ARR, then tim_ocxref is held at 1. 0% PWM is not possible in this mode.

PWM center-aligned mode

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are different from 00 (all the remaining configurations having the same effect on the tim_ocxref/tim_ocx signals). The compare flag is set when the counter counts up, when it counts down or both when it counts up and down depending on the CMS bits configuration. The direction bit
(DIR) in the TIMx_CR1 register is updated by hardware and must not be changed by software. Refer to Center-aligned mode (up/down counting).

Figure 303 shows some center-aligned PWM waveforms in an example where:

- TIMx_ARR = 8
- PWM mode is the PWM mode 1
- The flag is set when the counter counts down corresponding to the center-aligned mode 1 selected for CMS = 01 in TIMx_CR1 register.

Hints on using center-aligned mode:
- When starting in center-aligned mode, the current up-down configuration is used. It means that the counter counts up or down depending on the value written in the DIR bit
in the TIMx_CR1 register. Moreover, the DIR and CMS bits must not be changed at the same time by the software.

- Writing to the counter while running in center-aligned mode is not recommended as it can lead to unexpected results. In particular:
  - The direction is not updated if a value greater than the auto-reload value is written in the counter (TIMx_CNT > TIMx_ARR). For example, if the counter was counting up, it continues to count up.
  - The direction is updated if 0 or the TIMx_ARR value is written in the counter but no Update Event UEV is generated.

- The safest way to use center-aligned mode is to generate an update by software (setting the UG bit in the TIMx_EGR register) just before starting the counter and not to write the counter while it is running.

Dithering mode

The PWM mode effective resolution can be increased by enabling the dithering mode, using the DITHEN bit in the TIMx_CR1 register. This applies to both the CCR (for duty cycle resolution increase) and ARR (for PWM frequency resolution increase).

The operating principle is to have the actual CCR (or ARR) value slightly changed (adding or not one timer clock period) over 16 consecutive PWM periods, with predefined patterns. This allows a 16-fold resolution increase, considering the average duty cycle or PWM period. Figure 304 presents the dithering principle applied to 4 consecutive PWM cycles.

**Figure 304. Dithering principle**

When the dithering mode is enabled, the register coding is changed as follows (see Figure 305 for example):

- The 4 LSBs are coding for the enhanced resolution part (fractional part).
- The MSBs are left-shifted to the bits 19:4 and are coding for the base value.

**Note:** The ARR and CCR values will be updated automatically if the DITHEN bit is set / reset (for instance, if ARR= 0x05 with DITHEN = 0, it will be updated to ARR = 0x50 with DITHEN =
The following sequence must be followed when resetting the DITHEN bit:
1. CEN and ARPE bits must be reset.
2. The ARR[3:0] bits must be reset.
3. The DITTHEN bit must be reset.
4. The CCIF flags must be cleared.
5. The CEN bit can be set (eventually with ARPE = 1).

### Figure 305. Data format and register coding in dithering mode

<table>
<thead>
<tr>
<th>b19</th>
<th>b0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>MSB: 16-bits, integer part</td>
<td>LSB: 4-bits fractional part</td>
</tr>
</tbody>
</table>

#### Example

<table>
<thead>
<tr>
<th>b19</th>
<th>b0</th>
</tr>
</thead>
<tbody>
<tr>
<td>326</td>
<td>20</td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>

Base compare value is 20 during 16 periods Additional 6 cycles are spread over the 16 periods

The minimum frequency is given by the following formula:

$$\text{Resolution} = \frac{F_{\text{Tim}}}{F_{\text{pwm}}} \Rightarrow F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{\text{MaxResolution}}$$

Dithering mode disabled: $$F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{65536}$$

Dithering mode enabled: $$F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{65535 + \frac{15}{16}}$$

**Note:** The maximum TIMx_ARR and TIMxCCRy values are limited to 0xFFFFF in dithering mode (corresponds to 65534 for the integer part and 15 for the dithered part).

As shown on Figure 306, the dithering mode is used to increase the PWM resolution whatever the PWM frequency.
The duty cycle and/or period changes are spread over 16 consecutive periods, as described in Figure 307.
The auto-reload and compare values increments are spread following specific patterns described in Table 258. The dithering sequence is done to have increments distributed as evenly as possible and minimize the overall ripple.

**Table 258. CCR and ARR register change dithering pattern**

<table>
<thead>
<tr>
<th>LSB value</th>
<th>0000</th>
<th>0001</th>
<th>0010</th>
<th>0011</th>
<th>0100</th>
<th>0101</th>
<th>0110</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
</tbody>
</table>

**Figure 307. PWM dithering pattern**
The dithering mode is also available in center-aligned PWM mode (CMS bits in TIMx_CR1 register are not equal to 00). In this case, the dithering pattern is applied over 8 consecutive PWM periods, considering the up and down counting phases as shown in Figure 308.

Table 259 shows how the dithering pattern is added in center-aligned PWM mode.

<table>
<thead>
<tr>
<th>LSB value</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0100</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>0101</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>0110</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>0111</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
</tbody>
</table>

Table 258. CCR and ARR register change dithering pattern (continued)

<table>
<thead>
<tr>
<th>LSB value</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0011</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Figure 308. Dithering effect on duty cycle in center-aligned PWM mode

No dithering  Dithering up  Dithering down
28.3.14 Asymmetric PWM mode

Asymmetric mode allows two center-aligned PWM signals to be generated with a programmable phase shift. While the frequency is determined by the value of the TIMx_ARR register, the duty cycle and the phase-shift are determined by a pair of TIMx_CCRx register. One register controls the PWM during up-counting, the second during down counting, so that PWM is adjusted every half PWM cycle:

- `tim_oc1refc (or tim_oc2refc)` is controlled by TIMx_CCR1 and TIMx_CCR2
- `tim_oc3refc (or tim_oc4refc)` is controlled by TIMx_CCR3 and TIMx_CCR4

Asymmetric PWM mode can be selected independently on two channel (one `tim_ocx` output per pair of CCR registers) by writing 1110 (Asymmetric PWM mode 1) or 1111 (Asymmetric PWM mode 2) in the OCxM bits in the TIMx_CCMRx register.

**Note:** The OCxM[3:0] bitfield is split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

When a given channel is used as asymmetric PWM channel, its complementary channel can also be used. For instance, if an `tim_oc1refc` signal is generated on channel 1 (Asymmetric PWM mode 1), it is possible to output either the `tim_oc2ref` signal on channel 2, or an `tim_oc2refc` signal resulting from asymmetric PWM mode 1.

*Figure 309* represents an example of signals that can be generated using Asymmetric PWM mode (channels 1 to 4 are configured in Asymmetric PWM mode 2). Together with the deadtime generator, this allows a full-bridge phase-shifted DC to DC converter to be controlled.

<table>
<thead>
<tr>
<th>LSB value</th>
<th>PWM period</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Up</td>
</tr>
<tr>
<td>1000</td>
<td>+1</td>
</tr>
<tr>
<td>1001</td>
<td>+1</td>
</tr>
<tr>
<td>1010</td>
<td>+1</td>
</tr>
<tr>
<td>1011</td>
<td>+1</td>
</tr>
<tr>
<td>1100</td>
<td>+1</td>
</tr>
<tr>
<td>1101</td>
<td>+1</td>
</tr>
<tr>
<td>1110</td>
<td>+1</td>
</tr>
<tr>
<td>1111</td>
<td>+1</td>
</tr>
</tbody>
</table>

Table 259. CCR register change dithering pattern in center-aligned PWM mode (continued)
28.3.15 Combined PWM mode

Combined PWM mode allows two edge or center-aligned PWM signals to be generated with programmable delay and phase shift between respective pulses. While the frequency is determined by the value of the TIMx_ARR register, the duty cycle and delay are determined by the two TIMx_CCRx registers. The resulting signals, tim_ocxrefc, are made of an OR or AND logical combination of two reference PWMs:

- tim_oc1refc (or tim_oc2refc) is controlled by TIMx_CCR1 and TIMx_CCR2
- tim_oc3refc (or tim_oc4refc) is controlled by TIMx_CCR3 and TIMx_CCR4

Combined PWM mode can be selected independently on two channels (one tim_ocx output per pair of CCR registers) by writing 1100 (Combined PWM mode 1) or 1101 (Combined PWM mode 2) in the OCxM bits in the TIMx_CCMRx register.

When a given channel is used as combined PWM channel, its complementary channel must be configured in the opposite PWM mode (for instance, one in Combined PWM mode 1 and the other in Combined PWM mode 2).

**Note:** The OCxM[3:0] bitfield is split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

**Figure 310** represents an example of signals that can be generated using combined PWM mode, obtained with the following configuration:

- Channel 1 is configured in Combined PWM mode 2.
- Channel 2 is configured in PWM mode 1.
- Channel 3 is configured in Combined PWM mode 2.
- Channel 4 is configured in PWM mode 1.
28.3.16 Combined 3-phase PWM mode

Combined 3-phase PWM mode allows one to three center-aligned PWM signals to be generated with a single programmable signal ANDed in the middle of the pulses. The \text{tim\_oc5\_ref} signal is used to define the resulting combined signal. The 3-bits GC5C[3:1] in the TIMx\_CCR5 allow selection on which reference signal the \text{tim\_oc5\_ref} is combined. The resulting signals, \text{tim\_oc\_x\_refc}, are made of an AND logical combination of two reference PWMs:

- If GC5C1 is set, \text{tim\_oc1\_refc} is controlled by TIMx\_CCR1 and TIMx\_CCR5.
- If GC5C2 is set, \text{tim\_oc2\_refc} is controlled by TIMx\_CCR2 and TIMx\_CCR5.
- If GC5C3 is set, \text{tim\_oc3\_refc} is controlled by TIMx\_CCR3 and TIMx\_CCR5.

Combined 3-phase PWM mode can be selected independently on channels 1 to 3 by setting at least one of the 3-bits GC5C[3:1].
The tim_trgo2 waveform shows how the ADC can be synchronized on given 3-phase PWM signals. Refer to Section 28.3.31: ADC triggers for more details.

28.3.17 Complementary outputs and dead-time insertion

The advanced-control timers (TIM1/TIM8/TIM20) can output two complementary signals and manage the switching-off and the switching-on instants of the outputs.

This time is generally known as dead-time and it has to be adjusted depending on the devices that are connected to the outputs and their characteristics (such as intrinsic delays of level-shifters, or delays due to power switches).

The polarity of the outputs (main output tim_ocx or complementary tim_ocxn) can be selected independently for each output. This is done by writing to the CCxP and CCxNP bits in the TIMx_CCER register.

The complementary signals tim_ocx and tim_ocxn are activated by a combination of several control bits: the CCxE and CCxNE bits in the TIMx_CCER register and the MOE, OISx, OISxN, OSSI and OSSR bits in the TIMx_BDTR and TIMx_CR2 registers. Refer to Table 267: Output control bits for complementary tim_ocx and tim_ocxn channels with break feature for more details. In particular, the dead-time is activated when switching to the idle state (MOE falling down to 0).

Dead-time insertion is enabled by setting both CCxE and CCxNE bits, and the MOE bit if the break circuit is present. There is one 10-bit dead-time generator for each channel. From a
reference waveform tim_ocxref, it generates 2 outputs tim_ocx and tim_ocxn. If tim_ocx and tim_ocxn are active high:

- The tim_ocx output signal is the same as the reference signal except for the rising edge, which is delayed relative to the reference rising edge.
- The tim_ocxn output signal is the opposite of the reference signal except for the rising edge, which is delayed relative to the reference falling edge.

If the delay is greater than the width of the active output (tim_ocx or tim_ocxn) then the corresponding pulse is not generated.

The following figures show the relationships between the output signals of the dead-time generator and the reference signal tim_ocxref considering CCxP = 0, CCxNP = 0, MOE = 1, CCxE = 1 and CCxNE = 1 in these examples.

**Figure 312. Complementary output with symmetrical dead-time insertion**

The DTAE bit in the TIMx_DTR2 is used to differentiate the deadtime values for rising and falling edges of the reference signal, as shown on **Figure 313**.

In asymmetrical mode (DTAE = 1), the rising edge-referred deadtime is defined by the DTG[7:0] bitfield in the TIMx_BDTR register, while the falling edge-referred is defined by the DTGF[7:0] bitfield in the TIMx_DTR2 register. The DTAE bit must be written before enabling the counter and must not be modified while CEN = 1.

It is possible to have the deadtime value updated on-the-fly during pwm operation, using a preload mechanism. The deadtime bitfield DTG[7:0] and DTGF[7:0] are preloaded when the DTPE bit is set, in the TIMx_DTR2 register. The preload value is loaded in the active register on the next update event.

**Note:** If the DTPE bit is enabled while the counter is enabled, any new value written since last update is discarded and previous value is used.
The dead-time delay is the same for each of the channels and is programmable with the DTG bits in the TIMx_BDTR register. Refer to Section 28.6.20: TIMx break and dead-time register (TIMx_BDTR)(x = 1, 8, 20) for delay calculation.
Re-directing tim_ocxref to tim_ocx or tim_ocxn

In output mode (forced, output compare or PWM), tim_ocxref can be re-directed to the tim_ocx output or to tim_ocxn output by configuring the CCxE and CCxNE bits in the TIMx_CCER register.

This is used to send a specific waveform (such as PWM or static active level) on one output while the complementary remains at its inactive level. Other alternative possibilities are to have both outputs at inactive level or both outputs active and complementary with dead-time.

Note: When only tim_ocxn is enabled (CCxE = 0, CCxNE = 1), it is not complemented and becomes active as soon as tim_ocxref is high. For example, if CCxNP = 0 then tim_ocxn = tim_ocxref. On the other hand, when both tim_ocx and tim_ocxn are enabled (CCxE = CCxNE = 1) tim_ocx becomes active when tim_ocxref is high whereas tim_ocxn is complemented and becomes active when tim_ocxref is low.

28.3.18 Using the break function

The purpose of the break function is to protect power switches driven by PWM signals generated with the timers. The two break inputs are usually connected to fault outputs of power stages and 3-phase inverters. When activated, the break circuitry shuts down the PWM outputs and forces them to a predefined safe state. A number of internal MCU events can also be selected to trigger an output shut-down.

The break features two channels. A break channel which gathers both system-level fault (clock failure, ECC / parity errors,...) and application fault (from input pins and built-in comparator), and can force the outputs to a predefined level (either active or inactive) after a deadtime duration. A break2 channel which only includes application faults and is able to force the outputs to an inactive state.

The output enable signal and output levels during break are depending on several control bits:

- The MOE bit in TIMx_BDTR register is used to enable /disable the outputs by software and is reset in case of break or break2 event.
- The OSSI bit in the TIMx_BDTR register defines whether the timer controls the output in inactive state or releases the control to the GPIO controller (typically to have it in Hi-Z mode)
- The OISx and OISxN bits in the TIMx_CR2 register which are setting the output shutdown level, either active or inactive. The tim_ocx and tim_ocxn outputs cannot be set both to active level at a given time, whatever the OISx and OISxN values. Refer to Table 267: Output control bits for complementary tim_ocx and tim_ocxn channels with break feature for more details.

When exiting from reset, the break circuit is disabled and the MOE bit is low. The break functions can be enabled by setting the BKE and BK2E bits in the TIMx_BDTR register. The break input polarities can be selected by configuring the BKP and BK2P bits in the same register. BKEx and BKPx can be modified at the same time. When the BKEx and BKPx bits are written, a delay of 1 APB clock cycle is applied before the writing is effective. Consequently, it is necessary to wait 1 APB clock period to correctly read back the bit after the write operation.

Because MOE falling edge can be asynchronous, a resynchronization circuit has been inserted between the actual signal (acting on the outputs) and the synchronous control bit (accessed in the TIMx_BDTR register). It results in some delays between the asynchronous
and the synchronous signals. In particular, if MOE is set to 1 whereas it was low, a delay must be inserted (dummy instruction) before reading it correctly. This is because the write acts on the asynchronous signal whereas the read reflects the synchronous signal.

The sources for break (tim_brk) channel are:

- External sources connected to one of the TIMx_BKIN pin (as per selection done in the GPIO alternate function selection registers), with polarity selection and optional digital filtering
- Internal sources:
  - coming from a tim_brk_cmpx input (refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for product specific implementation)
  - coming from a system break request (refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for product specific implementation)

The sources for break2 (tim_brk2) are:

- External sources connected to one of the TIMx_BKIN2 pin (as per selection done in the GPIO alternate function selection registers), with polarity selection and optional digital filtering
- Internal sources coming from a tim_brk2_cmpx input (refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for product specific implementation)

Break events can also be generated by software using BG and B2G bits in the TIMx_EGR register.

All sources are ORed before entering the timer tim_brk or tim_brk2 inputs, as per Figure 316 below.
Figure 316. Break and Break2 circuitry overview

Note: An asynchronous (clockless) operation is only guaranteed when the programmable filter is disabled. If it is enabled, a fail safe clock mode (for example by using the internal PLL and/or the CSS) must be used to guarantee that break events are handled.

When one of the breaks occurs (selected level on one of the break inputs):

- The MOE bit is cleared asynchronously, putting the outputs in inactive state, idle state or even releasing the control to the GPIO controller (selected by the OSSI bit). This feature is enabled even if the MCU oscillator is off.
- Each output channel is driven with the level programmed in the OISx bit in the TIMx_CR2 register as soon as MOE = 0. If OSSI = 0, the timer releases the output control (taken over by the GPIO controller), otherwise the enable output remains high.
- When complementary outputs are used:
  - The outputs are first put in inactive state (depending on the polarity). This is done asynchronously so that it works even if no clock is provided to the timer.
  - If the timer clock is still present, then the dead-time generator is reactivated in order to drive the outputs with the level programmed in the OISx and OISxN bits after a dead-time. Even in this case, tim_ocx and tim_ocxn cannot be driven to
their active level together. Note that because of the resynchronization on MOE, the dead-time duration is slightly longer than usual (around 2 \( \text{tim\_ker\_ck} \) clock cycles).

- If OSSI = 0, the timer releases the output control (taken over by the GPIO controller which forces a Hi-Z state), otherwise the enable outputs remain or become high as soon as one of the CCxE or CCxNE bits is high.

- The break status flag (SBIF, BIF and B2IF bits in the TIMx_SR register) is set. An interrupt is generated if the BIE bit in the TIMx_DIER register is set. A DMA request can be sent if the BDE bit in the TIMx_DIER register is set.

- If the AOE bit in the TIMx_BDTR register is set, the MOE bit is automatically set again at the next update event (UEV). As an example, this can be used to perform a regulation. Otherwise, MOE remains low until the application sets it to 1 again. In this case, it can be used for security and the break input can be connected to an alarm from power drivers, thermal sensors or any security components.

Note: If the MOE is reset by the CPU while the AOE bit is set, the outputs are in idle state and forced to inactive level or Hi-Z depending on OSSI value. If both the MOE and AOE bits are reset by the CPU, the outputs are in disabled state and driven with the level programmed in the OISx bit in the TIMx_CR2 register.

The break inputs are active on level. Thus, the MOE cannot be set while the break input is active (neither automatically nor by software). In the meantime, the status flag BIF and B2IF cannot be cleared.

In addition to the break input and the output management, a write protection has been implemented inside the break circuit to safeguard the application. It is used to freeze the configuration of several parameters (dead-time duration, \( \text{tim\_ocx}/\text{tim\_ocxn} \) polarities and state when disabled, OCxM configurations, break enable and polarity). The application can choose from 3 levels of protection selected by the LOCK bits in the TIMx_BDTR register. Refer to Section 28.6.20: TIMx break and dead-time register (TIMx_BDTR)\((x = 1, 8, 20)\). The LOCK bits can be written only once after an MCU reset.

Figure 317 shows an example of behavior of the outputs in response to a break.
Figure 317. Various output behavior in response to a break event on tim_brk (OSSI = 1)

The two break inputs have different behaviors on timer outputs:

- The tim_brk input can either disable (inactive state) or force the PWM outputs to a predefined safe state.
- tim_brk2 can only disable (inactive state) the PWM outputs.
The tim_brk has a higher priority than tim_brk2 input, as described in Table 260.

Note: *tim_brk2 must only be used with OSSR = OSSI = 1.*

### Table 260. Behavior of timer outputs versus tim_brk/tim_brk2 inputs

<table>
<thead>
<tr>
<th>tim_brk</th>
<th>tim_brk2</th>
<th>Timer outputs state</th>
<th>Typical use case</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active</td>
<td>X</td>
<td>– Inactive then forced output state (after a deadtime)</td>
<td>ON after deadtime insertion</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Outputs disabled if OSSI = 0 (control taken over by GPIO logic)</td>
<td>OFF</td>
</tr>
<tr>
<td>Inactive</td>
<td>Active</td>
<td>Inactive</td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 318** gives an example of tim_ocx and tim_ocxn output behavior in case of active signals on tim_brk and tim_brk2 inputs. In this case, both outputs have active high polarities (CCxP = CCxNP = 0 in TIMx_CCER register).

**Figure 318. PWM output state following tim_brk and tim_brk2 assertion (OSSI = 1)**
28.3.19 Bidirectional break inputs

The TIM1/TIM8/TIM20 feature bidirectional break I/Os, as represented on Figure 320.

This provides support for:

- A board-level global break signal available for signaling faults to external MCUs or gate drivers, with a unique pin being both an input and an output status pin.
- Internal break sources and multiple external open drain sources ORed together to trigger a unique break event, when multiple internal and external break sources must be merged.

The tim_brk and tim_brk2 inputs are configured in bidirectional mode using the BKBID and BK2BID bits in the TIMxBDTR register. The BKBID programming bits can be locked in read-only mode using the LOCK bits in the TIMxBDTR register (in LOCK level 1 or above).

The bidirectional mode is available for both the tim_brk and tim_brk2 inputs, and require the I/O to be configured in open-drain mode with active low polarity (using BKINP, BKP, BK2INP and BK2P bits). Any break request coming either from system (for example CSS), from on-chip peripherals or from break inputs forces a low level on the break input to signal the fault event. The bidirectional mode is inhibited if the polarity bits are not correctly set (active high polarity), for safety purposes.

The break software events (BG and B2G) also cause the break I/O to be forced to 0 to indicate to the external components that the timer is entered in break state. However, this is valid only if the break is enabled (BKE or B2KE = 1). When a software break event is generated with BKE or B2KE = 0), the outputs are put in safe state and the break flag is set, but there is no effect on the TIMx_BKIN and TIMx_BKIN2 I/Os.

A safe disarming mechanism prevents the system to be definitively locked-up (a low level on the break input triggers a break which enforces a low level on the same input).

When the BKDSRM (BK2DSRM) bit is set to 1, this releases the break output to clear a fault signal and to give the possibility to re-arm the system.

At no point the break protection circuitry can be disabled:

- The break input path is always active: a break event is active even if the BKDSRM (BK2DSRM) bit is set and the open drain control is released. This prevents the PWM output to be re-started as long as the break condition is present.
- The BKDSRM (BK2DSRM) bit cannot disarm the break protection as long as the outputs are enabled (MOE bit is set) (see Table 261).
## Arming and re-arming break circuitry

The break circuitry (in input or bidirectional mode) is armed by default (peripheral reset configuration).

The following procedure must be followed to re-arm the protection after a break (break2) event:

- The BKDSRM (BK2DSRM) bit must be set to release the output control.
- The software must wait until the system break condition disappears (if any) and clear the SBIF status flag (or clear it systematically before re-arming).
- The software must poll the BKDSRM (BK2DSRM) bit until it is cleared by hardware (when the application break condition disappears).

From this point, the break circuitry is armed and active, and the MOE bit can be set to re-enable the PWM outputs.

### Table 261. Break protection disarming conditions

<table>
<thead>
<tr>
<th>MOE</th>
<th>BKBID (BK2BID)</th>
<th>BKDSRM (BK2DSRM)</th>
<th>Break protection state</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>Armed</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Armed</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Disarmed</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>Armed</td>
</tr>
</tbody>
</table>

### 28.3.20 Clearing the tim_ocxref signal on an external event

The tim_ocxref signal of a given channel can be cleared when a high level is applied on the tim_ocxref_clr_int input (OCxCE enable bit in the corresponding TIMx_CCMRx register set to 1). tim_ocxref remains low until the next transition to the active state, on the following PWM
This function can only be used in Output compare and PWM modes. It does not work in Forced mode. `tim_ocref_clr_int` input can be selected between the `tim_ocref_clr` input and `tim_etrf (tim_etrf_in after the filter)` by configuring the OCCS bit in the TIMx_SMCR register.

The `tim_ocref_clr` input can be selected among several inputs, using the OCRSEL[2:0] bitfield in the TIMx_AF2 register, as shown on the Figure 321 below. Refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for a list of sources available in the product.

**Figure 321. tim_ocref_clr input selection multiplexer**

When `tim_etrf` is chosen, `tim_etrf_in` must be configured as follows:

1. The external trigger prescaler must be kept off: bits ETPS[1:0] of the TIMx_SMCR register set to 00.
2. The external clock mode 2 must be disabled: bit ECE of the TIMx_SMCR register set to 0.
3. The external trigger polarity (ETP) and the external trigger filter (ETF) can be configured according to application needs (as per polarity of the source connected to the trigger and eventual need to remove noise using the filter).

**Figure 322** shows the behavior of the `tim_ocxref` signal when the `tim_etrf Input` becomes High, for both values of the enable bit OCxCE. In this example, the timer TIMx is programmed in PWM mode.
**28.3.21 6-step PWM generation**

When complementary outputs are used on a channel, preload bits are available on the OCxM, CCxE and CCxNE bits. The preload bits are transferred to the shadow bits at the COM commutation event. Thus one can program in advance the configuration for the next step and change the configuration of all the channels at the same time. COM can be generated by software by setting the COM bit in the TIMx_EGR register or by hardware (on \texttt{tim\_trgi} rising edge).

A flag is set when the COM event occurs (COMIF bit in the TIMx_SR register), which can generate an interrupt (if the COMIE bit is set in the TIMx_DIER register) or a DMA request (if the COMDE bit is set in the TIMx_DIER register).

*Figure 323* describes the behavior of the tim\_ocx and tim\_ocxn outputs when a COM event occurs, in three different examples of programmed configurations.
28.3.22 One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. One-pulse mode is selected by setting the OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

- In upcounting: \( CNT < CCRx \leq ARR \) (in particular, \( 0 < CCRx \))
- In downcounting: \( CNT > CCRx \)
In the following example, the user wants to generate a positive pulse on \texttt{tim\_oc1} with a length of \(t_{\text{PULSE}}\) and after a delay of \(t_{\text{DELAY}}\) as soon as a positive edge is detected on the \texttt{tim\_ti2} input pin.

Use \texttt{tim\_ti2fp2} as trigger 1:

- Map \texttt{tim\_ti2fp2} to \texttt{tim\_ti2} by writing \texttt{CC2S = 01} in the TIMx\_CCMR1 register.
- \texttt{tim\_ti2fp2} must detect a rising edge, write \texttt{CC2P = 0} and \texttt{CC2NP = 0} in the TIMx\_CCER register.
- Configure \texttt{tim\_ti2fp2} as trigger for the slave mode controller (\texttt{tim\_trgi}) by writing \texttt{TS = 00110} in the TIMx\_SMCR register.
- \texttt{tim\_ti2fp2} is used to start the counter by writing \texttt{SMS to 110} in the TIMx\_SMCR register (trigger mode).

The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The \(t_{\text{DELAY}}\) is defined by the value written in the TIMx\_CCR1 register.
- The \(t_{\text{PULSE}}\) is defined by the difference between the auto-reload value and the compare value (TIMx\_ARR - TIMx\_CCR1).

Suppose the user wants to build a waveform with a transition from 0 to 1 when a compare match occurs and a transition from 1 to 0 when the counter reaches the auto-reload value. This is achieved by enabling PWM mode 2 (OC1M = 111 in TIMx\_CCMR1). Optionally the preload registers can be enabled by writing OC1PE = 1 in the TIMx\_CCMR1 register and ARPE in the TIMx\_CR1 register. In this case one has to write the compare value in the TIMx\_CCR1 register, the auto-reload value in the TIMx\_ARR register, generate an update by setting the UG bit and wait for external trigger event on \texttt{tim\_ti2}. CC1P is written to 0 in this example.

In this example, the DIR and CMS bits in the TIMx\_CR1 register must be low.

Since only 1 pulse (Single mode) is needed, a 1 must be written in the OPM bit in the TIMx\_CR1 register to stop the counter at the next update event (when the counter rolls over.
from the auto-reload value back to 0). When OPM bit in the TIMx_CR1 register is set to 0, so the Repetitive mode is selected.

Particular case: tim_ocx fast enable:

In One-pulse mode, the edge detection on tim_tix input set the CEN bit which enables the counter. Then the comparison between the counter and the compare value makes the output toggle. But several clock cycles are needed for these operations and it limits the minimum delay $t_{\text{DELAY \min}}$ that can be achieved.

To output a waveform with the minimum delay, the OCxFE bit can be set in the TIMx_CCMRx register. Then tim_ocxref (and tim_ocx) are forced in response to the stimulus, without taking in account the comparison. Its new level is the same as if a compare match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.

### 28.3.23 Retriggerable One-pulse mode

This mode allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length, but with the following differences with Non-retriggerable one-pulse mode described in Section 28.3.22:

- The pulse starts as soon as the trigger occurs (no programmable delay).
- The pulse is extended if a new trigger occurs before the previous one is completed.

The timer must be in Slave mode, with the bits SMS[3:0] = 1000 (Combined Reset + trigger mode) in the TIMx_SMCR register, and the OCxM[3:0] bits set to 1000 or 1001 for retriggerable OPM mode 1 or 2.

If the timer is configured in Up-counting mode, the corresponding CCRx must be set to 0 (the ARR register sets the pulse length). If the timer is configured in Down-counting mode, CCRx must be above or equal to ARR.

**Note:** The OCxM[3:0] and SMS[3:0] bitfields are split into two parts for compatibility reasons, the most significant bit are not contiguous with the 3 least significant ones.

This mode must not be used with center-aligned PWM modes. It is mandatory to have CMS[1:0] = 00 in TIMx_CR1.

![Figure 325. Retriggerable one-pulse mode](image-url)
### 28.3.24 Pulse on compare mode

A pulse can be generated upon compare match event. A signal with a programmable pulsewidth generated when the counter value equals a given compare value, for debugging or synchronization purposes.

This mode is available for any slave mode selection, including encoder modes, in edge and center aligned counting modes. It is solely available for channel 3 and channel 4. The pulse generator is unique and is shared by the two channels, as shown on Figure 326.

**Figure 326. Pulse generator circuitry**

*Figure 327* shows how the pulse is generated for edge-aligned and encoder operating modes.
This output compare mode is selected using the OC3M[3:0] and OC4M[3:0] bitfields in TIMx_CCMR2 register.

The pulsewidth is programmed using the PW[7:0] bitfield in the register, using a specific clock prescaled according to PWPRSC[2:0] bits, as follows:

\[ t_{PW} = PW[7:0] \times t_{PWG} \]

where \( t_{PWG} = (2^{(2 \times PWPRSC[2:0])}) \times t_{tim\_ker\_ck} \)

gives the resolution and maximum values depending on the prescaler value.

The pulse is retriggerable: a new trigger while the pulse is ongoing, causes the pulse to be extended.

**Note:** If the two channels are enabled simultaneously, the pulses are issued independently as long as the trigger on one channel is not overlapping the pulse generated on the concurrent output. On the opposite, if the two triggers are overlapping, the pulse width related to the 1st arriving trigger is extended (because of the re-trigger), while the pulse width of the last arriving trigger is correct (as shown on Figure 328).
28.3.25 Encoder interface mode

**Quadrature encoder**

To select Encoder Interface mode write SMS = 0001 in the TIMx_SMCR register if the counter is counting on tim_t1 edges only, SMS = 0010 if it is counting on tim_t2 edges only and SMS = 0011 if it is counting on both tim_t1 and tim_t2 edges.

Select the tim_t1 and tim_t2 polarity by programming the CC1P and CC2P bits in the TIMx_CCER register. When needed, the input filter can be programmed as well. CC1NP and CC2NP must be kept low.

The two inputs tim_t1 and tim_t2 are used to interface to an quadrature encoder. Refer to *Table 262*. The counter is clocked by each valid transition on tim_t1fp1 or tim_t2fp2 (tim_t1 and tim_t2 after input filter and polarity selection, tim_t1fp1 = tim_t1 if not filtered and not inverted, tim_t2fp2 = tim_t2 if not filtered and not inverted) assuming that it is enabled (CEN bit in TIMx_CR1 register written to 1). The sequence of transitions of the two inputs is evaluated and generates count pulses as well as the direction signal. Depending on the sequence the counter counts up or down, the DIR bit in the TIMx_CR1 register is modified by hardware accordingly. The DIR bit is calculated at each transition on any input (tim_t1 or tim_t2), whatever the counter is counting on tim_t1 only, tim_t2 only or both tim_t1 and tim_t2.

Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value in the TIMx_ARR register (0 to ARR or ARR down to 0 depending on the direction). So the TIMx_ARR must be configured before starting. In the same way, the capture, compare, prescaler, repetition counter, trigger output features continue to work as normal. Encoder mode and External clock mode 2 are not compatible and must not be selected together.

In this mode, the counter is modified automatically following the speed and the direction of the quadrature encoder and its content, therefore, always represents the encoder’s position. The count direction correspond to the rotation direction of the connected sensor. The table summarizes the possible combinations, assuming tim_t1 and tim_t2 do not switch at the same time.
A quadrature encoder can be connected directly to the MCU without external interface logic. However, comparators are normally be used to convert the encoder’s differential outputs to digital signals. This greatly increases noise immunity. The third encoder output which indicate the mechanical zero position, may be connected to the external trigger input and trigger a counter reset.

Figure 329 gives an example of counter operation, showing count signal generation and direction control. It also shows how input jitter is compensated where both edges are selected. This might occur if the sensor is positioned near to one of the switching points. For this example the configuration is the following:

- CC1S = 01 (TIMx_CCMR1 register, tim_ti1fp1 mapped on tim_ti1).
- CC2S = 01 (TIMx_CCMR1 register, tim_ti2fp2 mapped on tim_ti2).
- CC1P = 0 and CC1NP = 0 (TIMx_CCER register, tim_ti1fp1 non-inverted, tim_ti1fp1 = tim_ti1).
- CC2P = 0 and CC2NP = 0 (TIMx_CCER register, tim_ti1fp2 non-inverted, tim_ti1fp2= tim_ti2).
- SMS = 0011 (TIMx_SMCR register, both inputs are active on both rising and falling edges).
- CEN = 1 (TIMx_CR1 register, Counter enabled).
**Figure 329.** Example of counter operation in encoder interface mode.

**Figure 330** gives an example of counter behavior when `tim_ti1fp1` polarity is inverted (same configuration as above except `CC1P = 1`).

**Figure 330.** Example of encoder interface mode with `tim_ti1fp1` polarity inverted.

**Figure 331** shows the timer counter value during a speed reversal, for various counting modes.
The timer, when configured in Encoder Interface mode provides information on the sensor's current position. Dynamic information can be obtained (speed, acceleration, deceleration) by measuring the period between two encoder events using a second timer configured in capture mode. The output of the encoder which indicates the mechanical zero can be used for this purpose. Depending on the time between two events, the counter can also be read at regular times. This can be done by latching the counter value into a third input capture register if available (then the capture signal must be periodic and can be generated by another timer). When available, it is also possible to read its value through a DMA request.

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the update interrupt flag (UIF) into the timer counter register's bit 31 (TIMxCNT[31]). This allows both the counter value and a potential roll-over condition signaled by the UIFCPY flag to be read in an atomic way. It eases the calculation of angular speed by avoiding race conditions caused, for instance, by a processing shared between a background task (counter reading) and an interrupt (update interrupt).

There is no latency between the UIF and UIFCPY flag assertions.

In 32-bit timer implementations, when the IUFREMAP bit is set, bit 31 of the counter is overwritten by the UIFCPY flag upon read access (the counter's most significant bit is only accessible in write mode).

**Clock plus direction encoder mode**

In addition to the quadrature encoder mode, the timer offers support other types of encoders.

In the clock plus direction mode shown on Figure 332, the clock is provided on a single line, on tim_t2, while the direction is forced using the tim_t1 input.

This mode is enabled with the SMS[3:0] bitfield in the TIMx_SMCR register, as following:

- 1010: x2 mode, the counter is updated on both rising and falling edges of the clock
- 1011: x1 mode, the counter is updated on a single clock edge, as per CC2P bit value: CC2P = 0 corresponds to rising edge sensitivity and CC2P = 1 corresponds to falling edge sensitivity
The polarity of the direction signal on `tim_ti1` is set with the CC1P bit: 0 corresponds to positive polarity (up-counting when `tim_ti1` is high and down-counting when `tim_ti1` is low) and CC1P = 1 corresponds to negative polarity (up-counting when `tim_ti1` is low).

**Figure 332. Direction plus clock encoder mode**

![Directional clock encoder mode](MSv62352V1)

**Directional clock encoder mode**

In the directional clock mode on **Figure 333**, the clocks are provided on two lines, with a single one at once, depending on the direction, so as to have one up-counting clock line and one down-counting clock line.

This mode is enabled with the SMS[3:0] bitfield in the TIMx_SMCR register, as following:

- **1100**: x2 mode, the counter is updated on both rising and falling edges of any of the two clock line. The CC1P and CC2P bits are coding for the clock idle state. CCxP = 0 corresponds to high-level idle state (refer to **Figure 333**) and CCxP = 1 corresponds to low-level idle state (refer to **Figure 334**).

- **1101**: x1 mode, the counter is updated on a single clock edge, as per CC1P and CC2P bit value. CCxP = 0 corresponds to falling edge sensitivity and high-level idle state (refer to **Figure 333**), CCxP = 1 corresponds to rising edge sensitivity and low-level idle state (refer to **Figure 334**).

**Figure 333. Directional clock encoder mode (CC1P = CC2P = 0)**

![Directional clock encoder mode](MSv62353V1)
Figure 334. Directional clock encoder mode (CC1P = CC2P = 1)

Table 263 here-below details how the directional clock mode operates, for any input transition.

<table>
<thead>
<tr>
<th>Directional clock mode</th>
<th>SMS[3:0]</th>
<th>Level on opposite signal (tim_ti1fp1 for tim_ti2, tim_ti2fp2 for tim_ti1)</th>
<th>tim_ti1fp1 signal</th>
<th>tim_ti2fp2 signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>x2 mode CCxP = 0</td>
<td>1100</td>
<td>High</td>
<td>Down</td>
<td>Down</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td>x2 mode CCxP = 1</td>
<td>1100</td>
<td>High</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>Down</td>
<td>Up</td>
</tr>
<tr>
<td>x1 mode CCxP = 0</td>
<td>1101</td>
<td>High</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>Up</td>
</tr>
<tr>
<td>x1 mode CCxP = 1</td>
<td>1101</td>
<td>High</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>No count</td>
</tr>
</tbody>
</table>

Index input

The counter can be reset by an index signal coming from the encoder, indicating an absolute reference position. The Index signal must be connected to the tim_etr_in input. It can be filtered using the digital input filter.

The index functionality is enabled with the IE bit in the TIMX_ECR register. The IE bit must be set only in encoder mode, when the SMS[3:0] bitfield has the following values: 0001, 0010, 011, 101, 1011, 1100, 1101, 1110, 1111.
Available encoders are proposed with several options for index pulse conditioning, as per Figure 335:

- gated with A and B: the pulsewidth is 1/4 of one channel period, aligned with both A and B edges
- gated with A (or gated with B): the pulsewidth is 1/2 of one channel period, aligned with the two edges on channel A (resp. channel B)
- ungated: the pulsewidth is up to one channel period, without any alignment to the edges

**Figure 335. Index gating options**

The circuitry tolerates jitter on index signal, whatever the gating mode, as show on Figure 336.

In ungated mode, the signal must be strictly below 2 encoder periods. If the pulsewidth is greater or equal to 2 encoder period, the counter is reset multiple times.

**Figure 336. Jittered Index signals**

The timer supports the three gating options identically, without any specific programming needed. It is only necessary to define on which encoder state (for example channel A and
channel B state combination) the index must be synchronized, using the \text{IPOS}[1:0] bitfield in the \text{TIMx\_ECR} register.

The index detection event acts differently depending on counting direction to ensure symmetrical operation during speed reversal:
- The counter is reset during up-counting (\text{DIR} bit = 0).
- The counter is set to \text{TIMx\_ARR} when down counting.

This allows the index to be generated on the very same mechanical angular position whatever the counting direction. Figure 337 shows at which position is the index generated, for a simplistic example (an encoder providing 4 edges per mechanical rotation).

**Figure 337. Index generation for \text{IPOS}[1:0] = 11**

![Figure 337](MSv45767V1)

Figure 338 presents waveforms and corresponding values for \text{IPOS}[1:0] = 11. It shows that the instant at which the counter value is forced is automatically adjusted depending on the counting direction:
- Counter set to 0 when encoder state is 11 (\text{ChA} = 1, \text{ChB} = 1), when up-counting (\text{DIR} bit = 0).
- Counter set to \text{TIMx\_ARR} when exiting the 11 state, when down-counting (\text{DIR} bit = 1).

An interrupt can be issued upon index detection event.

The arrows are indicating on which transition is the index event interrupt generated.

**Figure 338. Counter reading with index gated on channel A (IPOS[1:0] = 11)**

![Figure 338](MSv45768V1)
Figure 339. presents waveforms and corresponding values for the ungated mode. The arrows are indicating on which transition is the index event generated.

Figure 339. Counter reading with index ungated (IPOS[1:0] = 00)

Figure 340. shows how the ‘gated on A & B’ mode is handled, for various pulse alignment scenario. The arrows are indicating on which transition is the index event generated.

Figure 340. Counter reading with index gated on channel A and B

Figure 341 and Figure 342 detail the case where the subsequent index pulse may be narrower than one quarter of the encoder clock period.
Figure 341. Encoder mode behavior in case of narrow index pulse (IPOS[1:0] = 11)
Figure 342. Counter reset Narrow index pulse (closer view, ARR = 0x07)
Figure 343 shows how the index is managed in x1 and x2 modes.

**Figure 343. Index behavior in x1 and x2 mode (IPOS[1:0] = 01)**

Directional index sensitivity

The IDIR[1:0] bitfield in the TIMx_ECR register allows the index to be active only in a selected counting direction.

Figure 344 shows the relationship between index and counter reset events, depending on IDIR[1:0] value.

**Note:** The IDR[1:0] bitfield must be written when IE bit is reset (index mode disabled).

**Note:** The directional index sensitivity is not supported in clock + direction mode. When SMS[3:0] = 1010 or 1011, the IDIR[1:0] must be set to 00.
Special first index event management

The FIDX bit in the TIMx_ECR register allows the Index to be taken only once, as shown on Figure 345. Once the first index has arrived, any subsequent index is ignored. If needed, the circuitry can be re-armed by writing the FIDX bit to 0 and setting it again to 1.

Note: When FIDX = 1, the index can be issued twice (IDXF flag set) if the direction changes at position 0 (index active).

Index management in non-quadrature mode

Figure 346 and Figure 347 detail how the index is managed in directional clock mode and clock plus direction mode, when the SMS[3:0] bitfield is equal to 1010, 1011, 1100, 1101.
For both of these modes, the index sensitivity is set with the IPOS[0] bit as following:

- IPOS[0] = 0: Index is detected on clock low level
- IPOS[0] = 1: Index is detected on clock high level

The IPOS[1] bit is not-significant.

**Figure 346. Index behavior in clock + direction mode, IPOS[0] = 1**

**Figure 347. Index behavior in directional clock mode, IPOS[0] = 1**

**Encoder error management**

For encoder configurations where two quadrature signals are available, it is possible to detect transition errors. The reading on the two inputs corresponds to a 2-bit gray code which can be represented as a state diagram, on **Figure 348.** A single bit is expected to change at once. An erroneous transition sets the TERRF interrupt flag in the TIMx_SR status register. A transition error interrupt is generated if the TERRIE bit is set in the TIMx_DIER register.
For encoder having an index signal, it is possible to detect abnormal operation resulting in an excess of pulses per revolution. An encoder with $N$ pulses per revolution provides $4N$ counts per revolution. The Index signal resets the counter every $4N$ clock periods.

If the counter value is incremented from TIMx_ARR to 0 or decremented from 0 to TIMxARR value without any index event, this is reported as an Index position error.

The overflow threshold is programmed using the TIMx_ARR register. A 1000 lines encoder results in a counter value being between 0 and 3999 (in 4x reading mode). The overflow detection threshold must be programmed by setting TIMx_ARR = 3999 + 1 = 4000.
The error assertion is delayed to the transition 0 to 1 when in up-counting. This is cope with narrow index pulses in gated A and B mode, as shown on Figure 349.

**Figure 349. Up-counting encoder error detection**
In down-counting mode, the detection is conditioned by a preliminary transition from 1 to 0. This is to cope with narrow index pulses in gated A and B mode, as shown on Figure 350, to avoid any false error detection in case the encoder dithers between TIMx_ARR and 0 immediately after the index detection.

**Figure 350. Down-counting encode error detection**

An index error sets the IERRF interrupt flag in the TIMx_SR status register. An index error interrupt is generated if the IERRIE bit is set in the TIMx_DIER register.

**Functional encoder interrupts**

The following interrupts are also available in encoder mode:

- Direction change: any change of the counting direction in encoder mode causes the DIR bit in the TIMx_CR1 register to toggle. The direction change sets the DIRF interrupt flag in the TIMx_SR status register. A direction change interrupt is generated if the DIRIE bit is set in the TIMx_DIER register.

- Index event: the Index event sets the IDXF interrupt flag in the TIMx_SR status register. An Index interrupt is generated if the IDXIE bit is set in the TIMx_DIER register.
**Slave mode selection preload for run-time encoder mode update**

It may be necessary to switch from one encoder mode to another during run-time. This is typically done at high-speed to decrease the Update interrupt rate, by switching from x4 to x2 to x1 mode, as shown on Figure 351.

For this purpose, the SMS[3:0] bit can be preloaded. This is enabled by setting the SMSPE enable bit in the TIMx_SMCR register. The trigger for the transfer from SMS[3:0] preload to active value can be selected with the SMPS bit in the TIMx_SMCR register.

- **SMSPS = 0**: the transfer is triggered by the update event (UEV) occurring when the counter overflows when upcounting, and underflows when downcounting. This mode must be used only when index is disabled (bit IE = 0).
- **SMSPS = 1**: the transfer is triggered by the Index event.

**Figure 351. Encoder mode change with preload transferred on update (SMPS = 0)**

![Encoder mode change with preload transferred on update](MSv45781V1)

**Encoder clock output**

The encoder mode operating principle is not perfectly suited for high-resolution velocity measurements, at low speed, as it requires a relatively long integration time to have a sufficient number of clock edges and a precise measurement.

At low speed, a better solution is to do an edge-to-edge clock period measurement. This can be achieved using a slave timer. The timer can output the encoder clock information on the timer output signals. The slave timer can then perform a period measurement and provide velocity information for each and every encoder clock edge.

This mode is enabled by setting the MMS[3:0] bitfield to 1000, in the TIMx_CR2 register. It is valid for the following SMS[3:0] values: 0001, 0010, 0011, 1010, 1011, 1100, 1101, 1110, 1111. Any other SMS[3:0] code is not allowed and may lead to unexpected behavior.

**28.3.26 Direction bit output**

It is possible to output a direction signal out of the timer, on the timer output signals (copy of the DIR bit in the TIMx_CR1 register). This is achieved by setting the OC3M[3:0] or the OC4M[3:0] bitfield to 1011 in the TIMx_CCMR2 register.
This feature can be used for monitoring the counting direction (or rotation direction) in encoder mode, or to have a signal indicating the up/down phases in center-aligned PWM mode.

### 28.3.27 UIF bit remapping

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the Update Interrupt Flag UIF into the timer counter register's bit 31 (TIMxCNT[31]). This allows both the counter value and a potential roll-over condition signaled by the UIFCPY flag to be read in an atomic way. In particular cases, it can ease the calculations by avoiding race conditions, caused for instance by a processing shared between a background task (counter reading) and an interrupt (Update Interrupt).

There is no latency between the UIF and UIFCPY flags assertion.

### 28.3.28 Timer input XOR function

The TI1S bit in the TIMx_CR2 register, allows the input filter of channel 1 to be connected to the output of an XOR gate, combining the three input pins tim_ti1, tim_ti2 and tim_ti3.

The XOR output can be used with all the timer input functions such as trigger or input capture. It is convenient to measure the interval between edges on two input signals, as per Figure 352.

![Figure 352. Measuring time interval between edges on three signals](MSv62358V2)

### 28.3.29 Interfacing with Hall sensors

This is done using the advanced-control timers to generate PWM signals to drive the motor and another timer TIMx referred to as “interfacing timer” in Figure 353. The “interfacing timer” captures the 3 timer input pins (tim_ti1, tim_ti2 and tim_ti3) connected through a XOR to the tim_ti1 input channel (selected by setting the TI1S bit in the TIMx_CR2 register).

The slave mode controller is configured in reset mode; the slave input is tim_ti1f_ed. Thus, each time one of the 3 inputs toggles, the counter restarts counting from 0. This creates a time base triggered by any change on the Hall inputs.

On the “interfacing timer”, capture/compare channel 1 is configured in capture mode, capture signal is tim_trc (See Figure 296). The captured value, which corresponds to the time elapsed between 2 changes on the inputs, gives information about motor speed.
The “interfacing timer” can be used in output mode to generate a pulse which changes the configuration of the channels of the advanced-control timer (by triggering a COM event). The advanced-control timer is used to generate PWM signals to drive the motor. To do this, the interfacing timer channel must be programmed so that a positive pulse is generated after a programmed delay (in output compare or PWM mode). This pulse is sent to the advanced-control timer through the tim_trgo output.

In this example the user wants to change the PWM configuration of the advanced-control timer after a programmed delay each time a change occurs on the Hall inputs connected to one of the TIMx timers.

- Configure 3 timer inputs ORed to the tim_ti1 input channel by writing the TI1S bit in the TIMx_CR2 register to 1.
- Program the time base: write the TIMx_ARR to the max value (the counter must be cleared by the tim_ti1 change. Set the prescaler to get a maximum counter period longer than the time between 2 changes on the sensors.
- Program the channel 1 in capture mode (tim_trc selected): write the CC1S bits in the TIMx_CCMR1 register to 01. The digital filter can also be programmed if needed.
- Program the channel 2 in PWM 2 mode with the desired delay: write the OC2M bits to 111 and the CC2S bits to 00 in the TIMx_CCMR1 register.
- Select tim_oc2ref as trigger output on tim_trgo: write the MMS bits in the TIMx_CR2 register to 101.

In the advanced-control timer, the right tim_itrx input must be selected as trigger input, the timer is programmed to generate PWM signals, the capture/compare control signals are preloaded (CCPC = 1 in the TIMx_CR2 register) and the COM event is controlled by the trigger input (CCUS = 1 in the TIMx_CR2 register). The PWM control bits (CCxE, OCxM) are written after a COM event for the next step (this can be done in an interrupt subroutine generated by the rising edge of tim_oc2ref).

*Figure 353* describes this example.
28.3.30 Timer synchronization

The TIMx timers are linked together internally for timer synchronization or chaining. Refer to Section 29.4.23: Timer synchronization for details. They can be synchronized in several modes: Reset mode, Gated mode, Trigger mode, Reset + trigger and gated + reset modes.

Slave mode: Reset mode

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx_ARR, TIMx_CCRx) are updated.
In the following example, the upcounter is cleared in response to a rising edge on tim_ti1 input:

- Configure the channel 1 to detect rising edges on tim_ti1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F = 0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S = 01 in the TIMx_CCMR1 register. Write CC1P = 0 and CC1NP = 0 in TIMx_CCER register to validate the polarity (and detect rising edges only).
- Configure the timer in reset mode by writing SMS = 100 in TIMx_SMCR register. Select tim_ti1 as the input source by writing TS = 00101 in TIMx_SMCR register.
- Start the counter by writing CEN = 1 in the TIMx_CR1 register.

The counter starts counting on the internal clock, then behaves normally until tim_ti1 rising edge. When tim_ti1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA request can be sent if enabled (depending on the TIE and TDE bits in TIMx_DIER register).

The following figure shows this behavior when the auto-reload register TIMx_ARR = 0x36. The delay between the rising edge on tim_ti1 and the actual reset of the counter is due to the resynchronization circuit on tim_ti1 input.

![Control circuit in reset mode](image)

**Slave mode: Gated mode**

The counter can be enabled depending on the level of a selected input.

In the following example, the upcounter counts only when tim_ti1 input is low:

- Configure the channel 1 to detect low levels on tim_ti1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F = 0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S = 01 in TIMx_CCMR1 register. Write CC1P = 1 and CC1NP = 0 in TIMx_CCER register to validate the polarity (and detect low level only).
- Configure the timer in gated mode by writing SMS = 101 in TIMx_SMCR register. Select tim_ti1 as the input source by writing TS = 00101 in TIMx_SMCR register.
- Enable the counter by writing CEN = 1 in the TIMx_CR1 register (in gated mode, the counter does not start if CEN = 0, whatever is the trigger input level).
The counter starts counting on the internal clock as long as `tim_ti1` is low and stops as soon as `tim_ti1` becomes high. The TIF flag in the TIMx_SR register is set both when the counter starts or stops.

The delay between the rising edge on `tim_ti1` and the actual stop of the counter is due to the resynchronization circuit on `tim_ti1` input.

### Figure 355. Control circuit in Gated mode

![Figure 355. Control circuit in Gated mode](image-url)

#### Slave mode: Trigger mode

The counter can start in response to an event on a selected input.

In the following example, the upcounter starts in response to a rising edge on `tim_ti2` input:

- Configure the channel 2 to detect rising edges on `tim_ti2`. Configure the input filter duration (in this example, we do not need any filter, so we keep IC2F = 0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC2S bits are configured to select the input capture source only, CC2S = 01 in TIMx_CCMR1 register. Write CC2P = 1 and CC2NP = 0 in TIMx_CCER register to validate the polarity (and detect low level only).
- Configure the timer in trigger mode by writing SMS = 110 in TIMx_SMCR register. Select `tim_ti2` as the input source by writing TS = 00110 in TIMx_SMCR register.

When a rising edge occurs on `tim_ti2`, the counter starts counting on the internal clock and the TIF flag is set.

The delay between the rising edge on `tim_ti2` and the actual start of the counter is due to the resynchronization circuit on `tim_ti2` input.
Slave mode: Combined reset + trigger mode

In this case, a rising edge of the selected trigger input (tim_trgi) reinitializes the counter, generates an update of the registers, and starts the counter.

This mode is used for One-pulse mode.

Slave mode: Combined gated + reset mode

The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops and is reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.

This mode is used to detect out-of-range PWM signal (duty cycle exceeding a maximum expected value).

Slave mode: external clock mode 2 + trigger mode

The external clock mode 2 can be used in addition to another slave mode (except external clock mode 1 and encoder mode). In this case, the tim_etr_in signal is used as external clock input, and another input can be selected as trigger input (in reset mode, gated mode or trigger mode). It is recommended not to select tim_etr_in as tim_trgi through the TS bits of TIMx_SMCR register.
In the following example, the upcounter is incremented at each rising edge of the tim_etr_in signal as soon as a rising edge of tim_ti1 occurs:

1. Configure the external trigger input circuit by programming the TIMx_SMCR register as follows:
   - ETF = 0000: no filter
   - ETPS = 00: prescaler disabled
   - ETP = 0: detection of rising edges on tim_etr_in and ECE = 1 to enable the external clock mode 2.

2. Configure the channel 1 as follows, to detect rising edges on TI:
   - IC1F = 0000: no filter.
   - The capture prescaler is not used for triggering and does not need to be configured.
   - CC1S = 01 in TIMx_CCMR1 register to select only the input capture source
   - CC1P = 0 and CC1NP = 0 in TIMx_CCER register to validate the polarity (and detect rising edge only).

3. Configure the timer in trigger mode by writing SMS = 110 in TIMx_SMCR register. Select tim_ti1 as the input source by writing TS = 00101 in TIMx_SMCR register.

A rising edge on tim_ti1 enables the counter and sets the TIF flag. The counter then counts on tim_etr_in rising edges.

The delay between the rising edge of the tim_etr_in signal and the actual reset of the counter is due to the resynchronization circuit on tim_etrp input.

**Figure 357. Control circuit in external clock mode 2 + trigger mode**

**Note:** The clock of the slave peripherals (such as timer, ADC) receiving the tim_trgo or the tim_trgo2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
28.3.31 ADC triggers

The timer can generate an ADC triggering event with various internal signals, such as reset, enable or compare events. It is also possible to generate a pulse issued by internal edge detectors, such as:

- Rising and falling edges of OC4ref
- Rising edge on OC5ref or falling edge on OC6ref

The triggers are issued on the tim_trgo2 internal line which is redirected to the ADC. There is a total of 16 possible events, which can be selected using the MMS2[3:0] bits in the TIMx_CR2 register.

An example of an application for 3-phase motor drives is given in Figure 311.

Note: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo or the tim_trgo2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.

The clock of the ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the timer.

28.3.32 DMA burst mode

The TIMx timers have the capability to generate multiple DMA requests upon a single event. The main purpose is to be able to re-program part of the timer multiple times without software overhead, but it can also be used to read several registers in a row, at regular intervals.

The DMA controller destination is unique and must point to the virtual register TIMx_DMAR. On a given timer event, the timer launches a sequence of DMA requests (burst). Each write into the TIMx_DMAR register is actually redirected to one of the timer registers.

The DBL[4:0] bits in the TIMx_DCR register set the DMA burst length. The timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address, i.e. the number of transfers (either in half-words or in bytes).

The DBA[4:0] bits in the TIMx_DCR register define the DMA base address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register:

Example:

00000: TIMx_CR1
00001: TIMx_CR2
00010: TIMx_SMCR

As an example, the timer DMA burst feature is used to update the contents of the CCRx registers (x = 2, 3, 4) upon an update event, with the DMA transferring half words into the CCRx registers.
This is done in the following steps:

1. Configure the corresponding DMA channel as follows:
   - DMA channel peripheral address is the DMAR register address.
   - DMA channel memory address is the address of the buffer in the RAM containing the data to be transferred by DMA into CCRx registers.
   - Number of data to transfer = 3 (see note below).
   - Circular mode disabled.
2. Configure the DCR register by configuring the DBA and DBL bitfields as follows:
   - DBL = 3 transfers, DBA = 0xE.
3. Enable the TIMx update DMA request (set the UDE bit in the DIER register).
4. Enable TIMx.
5. Enable the DMA channel.

This example is for the case where every CCRx register to be updated once. If every CCRx register is to be updated twice for example, the number of data to transfer must be 6. Let’s take the example of a buffer in the RAM containing data1, data2, data3, data4, data5 and data6. The data is transferred to the CCRx registers as follows: on the first update DMA request, data1 is transferred to CCR2, data2 is transferred to CCR3, data3 is transferred to CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is transferred to CCR3 and data6 is transferred to CCR4.

Note: A null value can be written to the reserved registers.

### 28.3.33 TIM1/TIM8/TIM20 DMA requests

The TIM1/TIM8/TIM20 can generate a DMA request, as shown in the table below.

<table>
<thead>
<tr>
<th>DMA request signal</th>
<th>DMA acronym</th>
<th>DMA request</th>
<th>Enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>timupd_dma</td>
<td>TIM_UP</td>
<td>Update</td>
<td>UDE</td>
</tr>
<tr>
<td>timcc1_dma</td>
<td>TIM_CH1</td>
<td>Capture/compare 1</td>
<td>CC1DE</td>
</tr>
<tr>
<td>timcc2_dma</td>
<td>TIM_CH2</td>
<td>Capture/compare 2</td>
<td>CC2DE</td>
</tr>
<tr>
<td>timcc3_dma</td>
<td>TIM_CH3</td>
<td>Capture/compare 3</td>
<td>CC3DE</td>
</tr>
<tr>
<td>timcc4_dma</td>
<td>TIM_CH4</td>
<td>Capture/compare 4</td>
<td>CC4DE</td>
</tr>
<tr>
<td>timcom_dma</td>
<td>TIM_COM</td>
<td>Commutation (COM)</td>
<td>COMDE</td>
</tr>
<tr>
<td>timtrg_dma</td>
<td>TIM_TRIG</td>
<td>Trigger</td>
<td>TDE</td>
</tr>
</tbody>
</table>

### 28.3.34 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 with FPU core halted), the TIMx counter can either continue to work normally or stop, depending on DBG_TIMx_STOP configuration bit in DBG module.

The behavior in debug mode can be programmed with a dedicated configuration bit per timer in the Debug support (DBG) module.
For safety purposes, when the counter is stopped, the outputs are disabled (as if the MOE bit was reset). The outputs can either be forced to an inactive state (OSSI bit = 1), or have their control taken over by the GPIO controller (OSSI bit = 0), typically to force a Hi-Z.

For more details, refer to section Debug support (DBG).

### 28.4 TIM1/TIM8/TIM20 low-power modes

Table 265. Effect of low-power modes on TIM1/TIM8/TIM20

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect, peripheral is active. The interrupts can cause the device to exit from Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>The timer operation is stopped and the register content is kept. No interrupt can be generated.</td>
</tr>
<tr>
<td>Standby</td>
<td>The timer is powered-down and must be reinitialized after exiting the Standby mode.</td>
</tr>
</tbody>
</table>

### 28.5 TIM1/TIM8/TIM20 interrupts

The TIM1/TIM8/TIM20 can generate multiple interrupts, as shown in Table 266.

#### Table 266. Interrupt requests

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop and Standby mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_UP</td>
<td>Update</td>
<td>UIF</td>
<td>UIE</td>
<td>write 0 in UIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_CC</td>
<td>Capture/compare 1</td>
<td>CC1F</td>
<td>CC1IE</td>
<td>write 0 in CC1IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 2</td>
<td>CC2F</td>
<td>CC2IE</td>
<td>write 0 in CC2IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 3</td>
<td>CC3F</td>
<td>CC3IE</td>
<td>write 0 in CC3IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 4</td>
<td>CC4F</td>
<td>CC4IE</td>
<td>write 0 in CC4IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_TRG_COM</td>
<td>Commutation (COM)</td>
<td>COMIF</td>
<td>COMIE</td>
<td>write 0 in COMIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Trigger</td>
<td>TIF</td>
<td>TIE</td>
<td>write 0 in TIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_DIR_IDX</td>
<td>Index</td>
<td>IDXF</td>
<td>IDXE</td>
<td>write 0 in IDXF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Direction</td>
<td>DIRF</td>
<td>DIRIE</td>
<td>write 0 in DIRF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_BRK</td>
<td>Break</td>
<td>BIF</td>
<td>BIE</td>
<td>write 0 in BIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Break2</td>
<td>B2IF</td>
<td>BIE</td>
<td>write 0 in B2IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>System Break</td>
<td>SBIF</td>
<td></td>
<td>write 0 in SBIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_IERR</td>
<td>Index Error</td>
<td>IERRF</td>
<td>IERRIE</td>
<td>write 0 in IERRF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_TER</td>
<td>Transition Error</td>
<td>TERRF</td>
<td>TERRIE</td>
<td>write 0 in TERRF</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
## 28.6 TIM1/TIM8/TIM20 registers

Refer to Section 1.2 for a list of abbreviations used in register descriptions.

### 28.6.1 TIMx control register 1 (TIMx_CR1)(x = 1, 8, 20)

Address offset: 0x000

Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15-13</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 12</td>
<td>DITHEN: Dithering enable</td>
</tr>
<tr>
<td></td>
<td>0: Dithering disabled</td>
</tr>
<tr>
<td></td>
<td>1: Dithering enabled</td>
</tr>
<tr>
<td></td>
<td><strong>Note:</strong> The DITHEN bit can only be modified when CEN bit is reset.</td>
</tr>
<tr>
<td>Bit 11</td>
<td>UIFREMAP: UIF status bit remapping</td>
</tr>
<tr>
<td></td>
<td>0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.</td>
</tr>
<tr>
<td></td>
<td>1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.</td>
</tr>
<tr>
<td>Bit 10</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bits 9:8</td>
<td>CKD[1:0]: Clock division</td>
</tr>
<tr>
<td></td>
<td>This bitfield indicates the division ratio between the timer clock (tim_ker_ck) frequency and the dead-time and sampling clock (tDTS) used by the dead-time generators and the digital filters (tim_etr_in, tim_tix),</td>
</tr>
<tr>
<td></td>
<td>00: tDTS = tim_ker_ck</td>
</tr>
<tr>
<td></td>
<td>01: tDTS = 2*tim_ker_ck</td>
</tr>
<tr>
<td></td>
<td>10: tDTS = 4*tim_ker_ck</td>
</tr>
<tr>
<td></td>
<td>11: Reserved, do not program this value</td>
</tr>
<tr>
<td>Bit 7</td>
<td>ARPE: Auto-reload preload enable</td>
</tr>
<tr>
<td></td>
<td>0: TIMx_ARR register is not buffered</td>
</tr>
<tr>
<td></td>
<td>1: TIMx_ARR register is buffered</td>
</tr>
<tr>
<td>Bits 6:5</td>
<td>CMS[1:0]: Center-aligned mode selection</td>
</tr>
<tr>
<td></td>
<td>00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).</td>
</tr>
<tr>
<td></td>
<td>01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting down.</td>
</tr>
<tr>
<td></td>
<td>10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting up.</td>
</tr>
<tr>
<td></td>
<td>11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set both when the counter is counting up or down.</td>
</tr>
<tr>
<td></td>
<td><strong>Note:</strong> It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN = 1)</td>
</tr>
</tbody>
</table>
Bit 4 **DIR**: Direction
0: Counter used as upcounter
1: Counter used as downcounter

*Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.*

Bit 3 **OPM**: One-pulse mode
0: Counter is not stopped at update event
1: Counter stops counting at the next update event (clearing the bit CEN)

Bit 2 **URS**: Update request source
This bit is set and cleared by software to select the UEV event sources.
0: Any of the following events generate an update interrupt or DMA request if enabled.
   These events can be:
   - Counter overflow/underflow
   - Setting the UG bit
   - Update generation through the slave mode controller
1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.

Bit 1 **UDIS**: Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
0: UEV enabled. The Update (UEV) event is generated by one of the following events:
   - Counter overflow/underflow
   - Setting the UG bit
   - Update generation through the slave mode controller
   Buffered registers are then loaded with their preload values.
1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.

Bit 0 **CEN**: Counter enable
0: Counter disabled
1: Counter enabled

*Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.*

### 28.6.2 TIMx control register 2 (TIMx_CR2)(x = 1, 8, 20)

Address offset: 0x004
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>OIS4N</td>
<td>OIS4</td>
<td>OIS3N</td>
<td>OIS3</td>
<td>OIS2N</td>
<td>OIS2</td>
<td>OIS1N</td>
<td>OIS1</td>
<td>TI1S</td>
<td>MMS[2:0]</td>
<td>CCDS</td>
<td>CCUS</td>
<td>CCPC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**RM0440**
Bits 31:26  Reserved, must be kept at reset value.

Bit 24  Reserved, must be kept at reset value.

Bits 23:20  **MMS2[3:0]: Master mode selection 2**

These bits allow the information to be sent to ADC for synchronization (tim_trgo2) to be selected. The combination is as follows:

- **0000: Reset** - the UG bit from the TIMx_EGR register is used as trigger output (tim_trgo2). If the reset is generated by the trigger input (slave mode controller configured in reset mode), the signal on tim_trgo2 is delayed compared to the actual reset.

- **0001: Enable** - the Counter Enable signal CNT_EN is used as trigger output (tim_trgo2). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between the CEN control bit and the trigger input when configured in Gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on tim_trgo2, except if the Master/Slave mode is selected (see the MSM bit description in TIMx_SMCR register).

- **0010: Update** - the update event is selected as trigger output (tim_trgo2). For instance, a master timer can then be used as a prescaler for a slave timer.

- **0011: Compare pulse** - the trigger output sends a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or compare match occurs (tim_trgo2).

- **0100: Compare** - tim_oc1refc signal is used as trigger output (tim_trgo2)

- **0101: Compare** - tim_oc2refc signal is used as trigger output (tim_trgo2)

- **0110: Compare** - tim_oc3refc signal is used as trigger output (tim_trgo2)

- **0111: Compare** - tim_oc4refc signal is used as trigger output (tim_trgo2)

- **1000: Compare** - tim_oc5refc signal is used as trigger output (tim_trgo2)

- **1001: Compare** - tim_oc6refc signal is used as trigger output (tim_trgo2)

- **1010: Compare Pulse** - tim_oc4refc rising or falling edges generate pulses on tim_trgo2

- **1011: Compare pulse** - tim_oc6refc rising or falling edges generate pulses on tim_trgo2

- **1100: Compare pulse** - tim_oc4refc or tim_oc6refc rising edges generate pulses on tim_trgo2

- **1101: Compare pulse** - tim_oc4refc rising or tim_oc6refc falling edges generate pulses on tim_trgo2

- **1110: Compare pulse** - tim_oc5refc or tim_oc6refc rising edges generate pulses on tim_trgo2

- **1111: Compare pulse** - tim_oc5refc rising or tim_oc6refc falling edges generate pulses on tim_trgo2

**Note:** The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.

**Bit 19**  Reserved, must be kept at reset value.

**Bit 18  OIS6:** Output idle state 6 (tim_oc6 output)

Refer to OIS1 bit

**Bit 17**  Reserved, must be kept at reset value.

**Bit 16  OIS5:** Output idle state 5 (tim_oc5 output)

Refer to OIS1 bit

**Bit 15  OIS4N:** Output idle state 4 (tim_oc4n output)

Refer to OIS1N bit

**Bit 14  OIS4:** Output idle state 4 (tim_oc4 output)

Refer to OIS1 bit
Bit 13 **OIS3N**: Output idle state 3 (tim_oc3n output)
Refer to OIS1N bit

Bit 12 **OIS3**: Output idle state 3 (tim_oc3n output)
Refer to OIS1 bit

Bit 11 **OIS2N**: Output idle state 2 (tim_oc2n output)
Refer to OIS1N bit

Bit 10 **OIS2**: Output idle state 2 (tim_oc2 output)
Refer to OIS1 bit

Bit 9 **OIS1N**: Output idle state 1 (tim_oc1n output)
0: tim_oc1n = 0 after a dead-time when MOE = 0
1: tim_oc1n = 1 after a dead-time when MOE = 0

*Note:* This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 8 **OIS1**: Output idle state 1 (tim_oc1 output)
0: tim_oc1 = 0 (after a dead-time) when MOE = 0
1: tim_oc1 = 1 (after a dead-time) when MOE = 0

*Note:* This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 7 **TI1S**: tim_ti1 selection
0: The tim_ti1_in[15:0] multiplexer output is connected to tim_ti1 input
1: tim_ti1_in[15:0], tim_ti2_in[15:0] and tim_ti3_in[15:0] multiplexers outputs are XORed and connected to the tim_ti1 input
Bits 25, 6:4 **MMS[3:0]**: Master mode selection

These bits select the information to be sent in master mode to slave timers for synchronization (tim_trgo). The combination is as follows:

0000: **Reset** - the UG bit from the TIMx_EGR register is used as trigger output (tim_trgo). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on tim_trgo is delayed compared to the actual reset.

0001: **Enable** - the Counter Enable signal CNT_EN is used as trigger output (tim_trgo). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on tim_trgo, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).

0010: **Update** - The update event is selected as trigger output (tim_trgo). For instance a master timer can then be used as a prescaler for a slave timer.

0011: **Compare Pulse** - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (tim_trgo).

0100: **Compare** - tim_oc1refc signal is used as trigger output (tim_trgo)

0101: **Compare** - tim_oc2refc signal is used as trigger output (tim_trgo)

0110: **Compare** - tim_oc3refc signal is used as trigger output (tim_trgo)

0111: **Compare** - tim_oc4refc signal is used as trigger output (tim_trgo)

1000: **Encoder Clock output** - The encoder clock signal is used as trigger output (tim_trgo). This code is valid for the following SMS[3:0] values: 0001, 0010, 0011, 1010, 1011, 1100, 1101, 1110, 1111. Any other SMS[3:0] code is not allowed and may lead to unexpected behavior.

Other codes reserved

*Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.*

Bit 3 **CCDS**: Capture/compare DMA selection

0: CCx DMA request sent when CCx event occurs
1: CCx DMA requests sent when update event occurs

Bit 2 **CCUS**: Capture/compare control update selection

0: When capture/compare control bits are preloaded (CCPC = 1), they are updated by setting the COMG bit only
1: When capture/compare control bits are preloaded (CCPC = 1), they are updated by setting the COMG bit or when an rising edge occurs on tim_trgi

*Note: This bit acts only on channels that have a complementary output.*

Bit 1 Reserved, must be kept at reset value.

Bit 0 **CCPC**: Capture/compare preloaded control

0: CCxE, CCxNE and OCxM bits are not preloaded
1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on tim_trgi, depending on the CCUS bit).

*Note: This bit acts only on channels that have a complementary output.*
### 28.6.3 TIMx slave mode control register (TIMx_SMCR)(x = 1, 8, 20)

Address offset: 0x008

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:26 Reserved, must be kept at reset value.

**Bit 25 SMSPS:** SMS preload source

This bit selects whether the events that triggers the SMS[3:0] bitfield transfer from preload to active

- 0: The transfer is triggered by the Timer’s Update event
- 1: The transfer is triggered by the Index event

**Bit 24 SMSPE:** SMS preload enable

This bit selects whether the SMS[3:0] bitfield is preloaded

- 0: SMS[3:0] bitfield is not preloaded
- 1: SMS[3:0] preload is enabled

Bits 23:22 Reserved, must be kept at reset value.

**Bits 21:20 TS[4:3]:** Trigger selection - bit 4:3

Refer to TS[2:0] description - bits 6:4

**Bits 19:17** Reserved, must be kept at reset value.

**Bit 15 ETP:** External trigger polarity

This bit selects whether tim_etr_in or tim_etr_in is used for trigger operations

- 0: tim_etr_in is non-inverted, active at high level or rising edge.
- 1: tim_etr_in is inverted, active at low level or falling edge.

**Bit 14 ECE:** External clock enable

This bit enables External clock mode 2.

- 0: External clock mode 2 disabled
- 1: External clock mode 2 enabled. The counter is clocked by any active edge on the tim_etrf signal.

**Note:** Setting the ECE bit has the same effect as selecting external clock mode 1 with tim_trgi connected to tim_etrf (SMS = 111 and TS = 00111).

It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, tim_trgi must not be connected to tim_etrf in this case (TS bits must not be 00111).

If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is tim_etr.
Bits 13:12 **ETPS[1:0]**: External trigger prescaler

External trigger signal tim_etrp frequency must be at most 1/4 of TIMxCLK frequency. A prescaler can be enabled to reduce tim_etrp frequency. It is useful when inputting fast external clocks on tim_etr_in.

- **00**: Prescaler OFF
- **01**: tim_etr_in frequency divided by 2
- **10**: tim_etr_in frequency divided by 4
- **11**: tim_etr_in frequency divided by 8

Bits 11:8 **ETF[3:0]**: External trigger filter

This bitfield then defines the frequency used to sample tim_etrp signal and the length of the digital filter applied to tim_etrp. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

- **0000**: No filter, sampling is done at fDTS
- **0001**: $f_{SAMPLING} = f_{tim_ker_ck}$, $N = 2$
- **0010**: $f_{SAMPLING} = f_{tim_ker_ck}$, $N = 4$
- **0011**: $f_{SAMPLING} = f_{tim_ker_ck}$, $N = 8$
- **0100**: $f_{SAMPLING} = f_{DTS}/2$, $N = 6$
- **0101**: $f_{SAMPLING} = f_{DTS}/2$, $N = 8$
- **0110**: $f_{SAMPLING} = f_{DTS}/4$, $N = 6$
- **0111**: $f_{SAMPLING} = f_{DTS}/4$, $N = 8$
- **1000**: $f_{SAMPLING} = f_{DTS}/8$, $N = 6$
- **1001**: $f_{SAMPLING} = f_{DTS}/8$, $N = 8$
- **1010**: $f_{SAMPLING} = f_{DTS}/16$, $N = 5$
- **1011**: $f_{SAMPLING} = f_{DTS}/16$, $N = 6$
- **1100**: $f_{SAMPLING} = f_{DTS}/16$, $N = 8$
- **1101**: $f_{SAMPLING} = f_{DTS}/32$, $N = 5$
- **1110**: $f_{SAMPLING} = f_{DTS}/32$, $N = 6$
- **1111**: $f_{SAMPLING} = f_{DTS}/32$, $N = 8$

Bit 7 **MSM**: Master/slave mode

- **0**: No action
- **1**: The effect of an event on the trigger input (tim_trgi) is delayed to allow a perfect synchronization between the current timer and its slaves (through tim_trgo). It is useful if we want to synchronize several timers on a single external event.
Bits 6:4  **TS[2:0]:** Trigger selection  
This bitfield is combined with TS[4:3] bits.  
This bitfield selects the trigger input to be used to synchronize the counter.  
00000: Internal Trigger 0 (tim_itr0)  
00001: Internal Trigger 1 (tim_itr1)  
00010: Internal Trigger 2 (tim_itr2)  
00011: Internal Trigger 3 (tim_itr3)  
00100: tim_ti1 Edge Detector (tim_ti1f_ed)  
00101: Filtered Timer Input 1 (tim_ti1fp1)  
00110: Filtered Timer Input 2 (tim_ti2fp2)  
00111: External Trigger input (tim_etrf)  
01000: Internal Trigger 4 (tim_itr4)  
01001: Internal Trigger 5 (tim_itr5)  
01010: Internal Trigger 6 (tim_itr6)  
01011: Internal Trigger 7 (tim_itr7)  
01100: Internal Trigger 8 (tim_itr8)  
01101: Internal Trigger 9 (tim_itr9)  
01110: Internal Trigger 10 (tim_itr10)  
01111: Internal trigger 11 (tim_itr11)  
10000: Internal trigger 12 (tim_itr12)  
10001: Internal trigger 13 (tim_itr13)  
10010: Internal trigger 14 (tim_itr14)  
10011: Internal trigger 15 (tim_itr15)  
Others: Reserved  
See Table 252: Internal trigger connection for more details on tim_itrx meaning for each Timer.  

**Note:** These bits must be changed only when they are not used (for example when SMS = 000) to avoid wrong edge detections at the transition.

Bit 3  **OCCS:** OCREF clear selection  
This bit is used to select the OCREF clear source.  
0: tim_ocref_clr_int is connected to the tim_ocref_clr input  
1: tim_ocref_clr_int is connected to tim_etrf
Bits 16, 2:0 **SMS[3:0]**: Slave mode selection

When external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (refer to ETP bit in TIMx_SMCR for tim_etr_in and CCxP/CCxNP bits in TIMx_CCER register for tim_ti1fp1 and tim_ti2fp2).

0000: Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.
0001: Quadrature encoder mode 1, x2 mode - Counter counts up/down on tim_ti1fp1 edge depending on tim_ti2fp2 level.
0010: Quadrature encoder mode 2, x2 mode - Counter counts up/down on tim_ti2fp2 edge depending on tim_ti1fp1 level.
0011: Quadrature encoder mode 3, x4 mode - Counter counts up/down on both tim_ti1fp1 and tim_ti2fp2 edges depending on the level of the other input.
0100: Reset Mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter and generates an update of the registers.
0101: Gated Mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
0110: Trigger Mode - The counter starts at a rising edge of the trigger tim_trgi (but it is not reset). Only the start of the counter is controlled.
0111: External Clock Mode 1 - Rising edges of the selected trigger (tim_trgi) clock the counter.
1000: Combined reset + trigger mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter, generates an update of the registers and starts the counter.
1001: Combined gated + reset mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops and is reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
1010: Encoder mode: Clock plus direction, x2 mode.
1011: Encoder mode: Clock plus direction, x1 mode, tim_ti2fp2 edge sensitivity is set by CC2P.
1100: Encoder mode: Directional Clock, x2 mode.
1101: Encoder mode: Directional Clock, x1 mode, tim_ti1fp1 and tim_ti2fp2 edge sensitivity is set by CC1P and CC2P.
1110: Quadrature encoder mode: x1 mode, counting on tim_ti1fp1 edges only, edge sensitivity is set by CC1P.
1111: Quadrature encoder mode: x1 mode, counting on tim_ti2fp2 edges only, edge sensitivity is set by CC2P.

Note: The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS = 00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on Ti1F, whereas the gated mode checks the level of the trigger signal.

Note: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo or the tim_trgo2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
28.6.4 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8, 20)

Address offset: 0x00C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 **TERR IE**: Transition error interrupt enable
0: Transition error interrupt disabled
1: Transition error interrupt enabled

Bit 22 **IERR IE**: Index error interrupt enable
0: Index error interrupt disabled
1: Index error interrupt enabled

Bit 21 **DIRIE**: Direction change interrupt enable
0: Direction Change interrupt disabled
1: Direction Change interrupt enabled

Bit 20 **IDXIE**: Index interrupt enable
0: Index interrupt disabled
1: Index Change interrupt enabled

Bits 19:15 Reserved, must be kept at reset value.

Bit 14 **TDE**: Trigger DMA request enable
0: Trigger DMA request disabled
1: Trigger DMA request enabled

Bit 13 **COMDE**: COM DMA request enable
0: COM DMA request disabled
1: COM DMA request enabled

Bit 12 **CC4DE**: Capture/compare 4 DMA request enable
0: CC4 DMA request disabled
1: CC4 DMA request enabled

Bit 11 **CC3DE**: Capture/compare 3 DMA request enable
0: CC3 DMA request disabled
1: CC3 DMA request enabled

Bit 10 **CC2DE**: Capture/compare 2 DMA request enable
0: CC2 DMA request disabled
1: CC2 DMA request enabled

Bit 9 **CC1DE**: Capture/compare 1 DMA request enable
0: CC1 DMA request disabled
1: CC1 DMA request enabled
**28.6.5 TIMx status register (TIMx_SR)(x = 1, 8, 20)**

Address offset: 0x010  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>TERRF</td>
<td>IERRF</td>
<td>DIRF</td>
<td>IDXF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bit 8 UDE:** Update DMA request enable  
0: Update DMA request disabled  
1: Update DMA request enabled

**Bit 7 BIE:** Break interrupt enable  
0: Break interrupt disabled  
1: Break interrupt enabled

**Bit 6 TIE:** Trigger interrupt enable  
0: Trigger interrupt disabled  
1: Trigger interrupt enabled

**Bit 5 COMIE:** COM interrupt enable  
0: COM interrupt disabled  
1: COM interrupt enabled

**Bit 4 CC4IE:** Capture/compare 4 interrupt enable  
0: CC4 interrupt disabled  
1: CC4 interrupt enabled

**Bit 3 CC3IE:** Capture/compare 3 interrupt enable  
0: CC3 interrupt disabled  
1: CC3 interrupt enabled

**Bit 2 CC2IE:** Capture/compare 2 interrupt enable  
0: CC2 interrupt disabled  
1: CC2 interrupt enabled

**Bit 1 CC1IE:** Capture/compare 1 interrupt enable  
0: CC1 interrupt disabled  
1: CC1 interrupt enabled

**Bit 0 UIE:** Update interrupt enable  
0: Update interrupt disabled  
1: Update interrupt enabled
Bits 31:24  Reserved, must be kept at reset value.

Bit 23  \textbf{TERRF}: Transition error interrupt flag
This flag is set by hardware when a transition error is detected in encoder mode. It is cleared by software by writing it to 0.
0: No encoder transition error has been detected.
1: An encoder transition error has been detected

Bit 22  \textbf{IERRF}: Index error interrupt flag
This flag is set by hardware when an index error is detected. It is cleared by software by writing it to 0.
0: No index error has been detected.
1: An index error has been detected

Bit 21  \textbf{DIRF}: Direction change interrupt flag
This flag is set by hardware when the direction changes in encoder mode (DIR bit value in TIMx_CR is changing). It is cleared by software by writing it to 0.
0: No direction change
1: Direction change

Bit 20  \textbf{IDXIF}: Index interrupt flag
This flag is set by hardware when an index event is detected. It is cleared by software by writing it to 0.
0: No index event occurred.
1: An index event has occurred

Bits 19:18  Reserved, must be kept at reset value.

Bit 17  \textbf{CC6IF}: Compare 6 interrupt flag
Refer to CC1IF description
\textit{Note}: Channel 6 can only be configured as output.

Bit 16  \textbf{CC5IF}: Compare 5 interrupt flag
Refer to CC1IF description
\textit{Note}: Channel 5 can only be configured as output.

Bits 15:14  Reserved, must be kept at reset value.

Bit 13  \textbf{SBIF}: System break interrupt flag
This flag is set by hardware as soon as the system break input goes active. It can be cleared by software if the system break input is not active.
This flag must be reset to re-start PWM operation.
0: No break event occurred.
1: An active level has been detected on the system break input. An interrupt is generated if BIE = 1 in the TIMx_DIER register.

Bit 12  \textbf{CC4OF}: Capture/compare 4 overcapture flag
Refer to CC1OF description

Bit 11  \textbf{CC3OF}: Capture/compare 3 overcapture flag
Refer to CC1OF description

Bit 10  \textbf{CC2OF}: Capture/compare 2 overcapture flag
Refer to CC1OF description
Bit 9  **CC1OF**: Capture/compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to 0.
0: No overcapture has been detected.
1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set.

Bit 8  **B2IF**: Break 2 interrupt flag
This flag is set by hardware as soon as the break 2 input goes active. It can be cleared by software if the break 2 input is not active.
0: No break event occurred.
1: An active level has been detected on the break 2 input. An interrupt is generated if BIE = 1 in the TIMx_DIER register.

Bit 7  **BIF**: Break interrupt flag
This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.
0: No break event occurred.
1: An active level has been detected on the break input. An interrupt is generated if BIE = 1 in the TIMx_DIER register.

Bit 6  **TIF**: Trigger interrupt flag
This flag is set by hardware on the TRG trigger event (active edge detected on tim_trgi input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.
0: No trigger event occurred.
1: Trigger interrupt pending.

Bit 5  **COMIF**: COM interrupt flag
This flag is set by hardware on COM event (when capture/compare Control bits - CCxE, CCxNE, OCxM - have been updated). It is cleared by software.
0: No COM event occurred.
1: COM interrupt pending.

Bit 4  **CC4IF**: Capture/compare 4 interrupt flag
Refer to CC1IF description

Bit 3  **CC3IF**: Capture/compare 3 interrupt flag
Refer to CC1IF description
Bit 2  **CC2IF**: Capture/compare 2 interrupt flag  
Refer to CC1IF description

Bit 1  **CC1IF**: Capture/compare 1 interrupt flag  
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).  
0: No compare match / No input capture occurred  
1: A compare match or an input capture occurred  

If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in downcounting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.  

If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER).

Bit 0  **UIF**: Update interrupt flag  
This bit is set by hardware on an update event. It is cleared by software.  
0: No update occurred.  
1: Update interrupt pending. This bit is set by hardware when the registers are updated:  
– At overflow or underflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS = 0 in the TIMx_CR1 register.  
– When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS = 0 and UDIS = 0 in the TIMx_CR1 register.  
– When CNT is reinitialized by a trigger event (refer to Section 28.6.3: TIMx slave mode control register (TIMx_SMCR)(x = 1, 8, 20)), if URS = 0 and UDIS = 0 in the TIMx_CR1 register.

### 28.6.6  TIMx event generation register (TIMx_EGR)(x = 1, 8, 20)

**Address offset**: 0x014  
**Reset value**: 0x0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
<th>Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:9  **Reserved**, must be kept at reset value.

Bit 8  **B2G**: Break 2 generation  
This bit is set by software in order to generate an event, it is automatically cleared by hardware.  
0: No action  
1: A break 2 event is generated. MOE bit is cleared and B2IF flag is set. Related interrupt can occur if enabled.

Bit 7  **BG**: Break generation  
This bit is set by software in order to generate an event, it is automatically cleared by hardware.  
0: No action  
1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.
### TIMx capture/compare mode register 1 (TIMx_CCMR1)

**Address offset:** 0x018  
**Reset value:** 0x0000 0000

The same register can be used for input capture mode (this section) or for output compare mode (next section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

<table>
<thead>
<tr>
<th>Bit 6</th>
<th>TG: Trigger generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit is set by software in order to generate an event, it is automatically cleared by hardware.</td>
</tr>
<tr>
<td>0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 5</th>
<th>COMG: Capture/compare control update generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit can be set by software, it is automatically cleared by hardware</td>
</tr>
<tr>
<td>0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>CCxE, CCxNE and OCxM bits update (providing CCPC bit is set)</td>
</tr>
</tbody>
</table>

*Note: This bit acts only on channels having a complementary output.*

<table>
<thead>
<tr>
<th>Bit 4</th>
<th>CC4G: Capture/compare 4 generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to CC1G description</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 3</th>
<th>CC3G: Capture/compare 3 generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to CC1G description</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 2</th>
<th>CC2G: Capture/compare 2 generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to CC1G description</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 1</th>
<th>CC1G: Capture/compare 1 generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit is set by software in order to generate an event, it is automatically cleared by hardware.</td>
</tr>
<tr>
<td>0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>A capture/compare event is generated on channel 1:</td>
</tr>
</tbody>
</table>

**If channel CC1 is configured as output:**  
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.  
**If channel CC1 is configured as input:**  
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

<table>
<thead>
<tr>
<th>Bit 0</th>
<th>UG: Update generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit can be set by software, it is automatically cleared by hardware.</td>
</tr>
<tr>
<td>0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR = 0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR = 1 (downcounting).</td>
</tr>
</tbody>
</table>
Input capture mode:

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:12  IC2F[3:0]: Input capture 2 filter

Bits 11:10  IC2PSC[1:0]: Input capture 2 prescaler

Bits 9:8   CC2S[1:0]: Capture/compare 2 selection
  This bitfield defines the direction of the channel (input/output) as well as the used input.
  00: CC2 channel is configured as output
  01: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2
  10: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1
  11: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an
      internal trigger input is selected through TS bit (TIMx_SMCR register)

Note:  CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).
Bits 7:4  **IC1F[3:0]**: Input capture 1 filter
This bitfield defines the frequency used to sample tim_ti1 input and the length of the digital filter applied to tim_ti1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:
- 0000: No filter, sampling is done at fDTS
- 0001: fsampling = ftim_ker_ck, N = 2
- 0010: fsampling = ftim_ker_ck, N = 4
- 0011: fsampling = ftim_ker_ck, N = 8
- 0100: fsampling = fDTS/2, N = 6
- 0101: fsampling = fDTS/2, N = 8
- 0110: fsampling = fDTS/4, N = 6
- 0111: fsampling = fDTS/4, N = 8
- 1000: fsampling = fDTS/8, N = 6
- 1001: fsampling = fDTS/8, N = 8
- 1010: fsampling = fDTS/16, N = 5
- 1011: fsampling = fDTS/16, N = 6
- 1100: fsampling = fDTS/16, N = 8
- 1101: fsampling = fDTS/32, N = 5
- 1110: fsampling = fDTS/32, N = 6
- 1111: fsampling = fDTS/32, N = 8

Bits 3:2  **IC1PSC[1:0]**: Input capture 1 prescaler
This bitfield defines the ratio of the prescaler acting on CC1 input (tim_ic1). The prescaler is reset as soon as CC1E = 0 (TIMx_CCER register).
- 00: no prescaler, capture is done each time an edge is detected on the capture input
- 01: capture is done once every 2 events
- 10: capture is done once every 4 events
- 11: capture is done once every 8 events

Bits 1:0  **CC1S[1:0]**: Capture/compare 1 Selection
This bitfield defines the direction of the channel (input/output) as well as the used input.
- 00: CC1 channel is configured as output
- 01: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1
- 10: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2
- 11: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

*Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).*

28.6.8  **TIMx capture/compare mode register 1 [alternate]**
(TIMx_CCMR1)(x = 1, 8, 20)
Address offset: 0x018
Reset value: 0x0000 0000

The same register can be used for output compare mode (this section) or for input capture mode (previous section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).
### Output compare mode:

- **Bits 31:25**  Reserved, must be kept at reset value.
- **Bits 23:17**  Reserved, must be kept at reset value.
- **Bit 15**  **OC2CE**: Output compare 2 clear enable
- **Bits 24, 14:12**  **OC2M[3:0]**: Output compare 2 mode
- **Bit 11**  **OC2PE**: Output compare 2 preload enable
- **Bit 10**  **OC2FE**: Output compare 2 fast enable
- **Bits 9:8**  **CC2S[1:0]**: Capture/compare 2 selection
  
  This bitfield defines the direction of the channel (input/output) as well as the used input.
  - 00: CC2 channel is configured as output
  - 01: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2
  - 10: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1
  - 11: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)

  **Note**: **CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).**

- **Bit 7**  **OC1CE**: Output compare 1 clear enable
  - 0: tim_oc1ref is not affected by the tim_ocref_clr_int signal
  - 1: tim_oc1ref is cleared as soon as a High level is detected on tim_ocref_clr_int signal (tim_ocref_clr input or tim_etrf input)
Bits 16, 6:4 **OC1M[3:0]**: Output compare 1 mode

These bits define the behavior of the output reference signal tim_oc1ref from which tim_oc1 and tim_oc1n are derived. tim_oc1ref is active high whereas tim_oc1 and tim_oc1n active level depends on CC1P and CC1NP bits.

0000: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs. This mode can be used when the timer serves as a software timebase. When the frozen mode is enabled during timer operation, the output keeps the state (active or inactive) it had before entering the frozen state.

0001: Set channel 1 to active level on match. tim_oc1ref signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

0010: Set channel 1 to inactive level on match. tim_oc1ref signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

0011: Toggle - tim_oc1ref toggles when TIMx_CNT = TIMx_CCR1.

0100: Force inactive level - tim_oc1ref is forced low.

0101: Force active level - tim_oc1ref is forced high.

0110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (tim_oc1ref = 0) as long as TIMx_CNT>TIMx_CCR1 else active (tim_oc1ref = 1).

0111: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.

1000: Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes inactive again at the next update.

1001: Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 2 and the channels becomes inactive again at the next update. In down-counting mode, the channel is active until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update.

1010: Reserved,

1011: Reserved,

1100: Combined PWM mode 1 - tim_oc1ref has the same behavior as in PWM mode 1. tim_oc1refc is the logical OR between tim_oc1ref and tim_oc2ref.

1101: Combined PWM mode 2 - tim_oc1ref has the same behavior as in PWM mode 2. tim_oc1refc is the logical AND between tim_oc1ref and tim_oc2ref.

1110: Asymmetric PWM mode 1 - tim_oc1ref has the same behavior as in PWM mode 1. tim_oc1refc outputs tim_oc1ref when the counter is counting up, tim_oc2ref when it is counting down.

1111: Asymmetric PWM mode 2 - tim_oc1ref has the same behavior as in PWM mode 2. tim_oc1refc outputs tim_oc1ref when the counter is counting up, tim_oc2ref when it is counting down.

**Note:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S = 00 (the channel is configured in output).

**Note:** In PWM mode, the OCREF level changes when the result of the comparison changes, when the output compare mode switches from “frozen” mode to “PWM” mode and when the output compare mode switches from “force active/inactive” mode to “PWM” mode.

**Note:** On channels having a complementary output, this bitfield is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated.
28.6.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)
(x = 1, 8, 20)

Address offset: 0x01C
Reset value: 0x0000 0000

The same register can be used for input capture mode (this section) or for output compare mode (next section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 3 in input capture mode and channel 4 in output compare mode).

| 0: | Input capture mode

Input capture mode
Advanced-control timers (TIM1/TIM8/TIM20)  

1204/2138 RM0440 Rev 8

28.6.10 TIMx capture/compare mode register 2 [alternate]  
(TIMx_CCMR2)(x = 1, 8, 20)

Address offset: 0x01C
Reset value: 0x0000 0000

The same register can be used for output compare mode (this section) or for input capture mode (previous section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 3 in input capture mode and channel 4 in output compare mode).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>OC4M[3]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Output compare mode

Bits 31:25  Reserved, must be kept at reset value.
Bits 23:17  Reserved, must be kept at reset value.
Bit 15  OC4CE: Output compare 4 clear enable
Bits 24, 14:12 **OC4M[3:0]**: Output compare 4 mode  
Refer to **OC3M[3:0]** bit description

Bit 11 **OC4PE**: Output compare 4 preload enable

Bit 10 **OC4FE**: Output compare 4 fast enable

Bits 9:8 **CC4S[1:0]**: Capture/compare 4 selection  
This bitfield defines the direction of the channel (input/output) as well as the used input.  
00: CC4 channel is configured as output  
01: CC4 channel is configured as input, tim_ic4 is mapped on tim_t4  
10: CC4 channel is configured as input, tim_ic4 is mapped on tim_t3  
11: CC4 channel is configured as input, tim_ic4 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)  

*Note*: **CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER).**

Bit 7 **OC3CE**: Output compare 3 clear enable
Bits 16, 6:4 **OC3M[3:0]:** Output compare 3 mode

These bits define the behavior of the output reference signal tim\_oc3ref from which tim\_oc3 and tim\_oc3n are derived. tim\_oc3ref is active high whereas tim\_oc3 and tim\_oc3n active level depends on CC3P and CC3NP bits.

- **0000:** Frozen - The comparison between the output compare register TIMx\_CCR3 and the counter TIMx\_CNT has no effect on the outputs.(this mode is used to generate a timing base).
- **0001:** Set channel 3 to active level on match. tim\_oc3ref signal is forced high when the counter TIMx\_CNT matches the capture/compare register 3 (TIMx\_CCR3).
- **0010:** Set channel 3 to inactive level on match. tim\_oc3ref signal is forced low when the counter TIMx\_CNT matches the capture/compare register 3 (TIMx\_CCR3).
- **0011:** Toggle - tim\_oc3ref toggles when TIMx\_CNT = TIMx\_CCR3.
- **0100:** Force inactive level - tim\_oc3ref is forced low.
- **0101:** Force active level - tim\_oc3ref is forced high.
- **0110:** PWM mode 1 - In upcounting, channel 3 is active as long as TIMx\_CNT<TIMx\_CCR3 else inactive. In downcounting, channel 3 is inactive (tim\_oc3ref = 0) as long as TIMx\_CNT> TIMx\_CCR3 else active (tim\_oc3ref = 1).
- **0111:** PWM mode 2 - In upcounting, channel 3 is inactive as long as TIMx\_CNT<TIMx\_CCR3 else active. In downcounting, channel 3 is active as long as TIMx\_CNT> TIMx\_CCR3 else inactive.
- **1000:** Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on tim\_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on tim\_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes inactive again at the next update.
- **1001:** Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a trigger event is detected (on tim\_trgi signal). Then, a comparison is performed as in PWM mode 2 and the channels becomes inactive again at the next update. In down-counting mode, the channel is active until a trigger event is detected (on tim\_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update.
- **1010:** Pulse on compare: a pulse is generated on tim\_oc3ref upon CCR3 match event, as per PWPRSC[2:0] and PW[7:0] bitfields programming in TIMxECR.
- **1011:** Direction output. The tim\_oc3ref signal is overridden by a copy of the DIR bit.
- **1100:** Combined PWM mode 1 - tim\_oc3ref has the same behavior as in PWM mode 1. tim\_oc3refc is the logical OR between tim\_oc3ref and tim\_oc4ref.
- **1101:** Combined PWM mode 2 - tim\_oc3ref has the same behavior as in PWM mode 2. tim\_oc3refc is the logical AND between tim\_oc3ref and tim\_oc4ref.
- **1110:** Asymmetric PWM mode 1 - tim\_oc3ref has the same behavior as in PWM mode 1. tim\_oc3refc outputs tim\_oc3ref when the counter is counting up, tim\_oc4ref when it is counting down.
- **1111:** Asymmetric PWM mode 2 - tim\_oc3ref has the same behavior as in PWM mode 2. tim\_oc3refc outputs tim\_oc3ref when the counter is counting up, tim\_oc4ref when it is counting down.

**Note:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx\_BDTR register) and CC1S = 00 (the channel is configured in output).

**Note:** In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from “frozen” mode to “PWM” mode.

On channels having a complementary output, this bitfield is preloaded. If the CCPC bit is set in the TIMx\_CR2 register then the OC3M active bits take the new value from the preloaded bits only when a COM event is generated.
**28.6.11 TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8, 20)**

Address offset: 0x020  
Reset value: 0x0000 0000

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4   | 3   | 2   | 1   | 0   |
| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |

Bits 31:22 Reserved, must be kept at reset value.

- **Bit 21 CC6P**: Capture/compare 6 output polarity  
  Refer to CC1P description
- **Bit 20 CC6E**: Capture/compare 6 output enable  
  Refer to CC1E description

Bits 19:18 Reserved, must be kept at reset value.

- **Bit 17 CC5P**: Capture/compare 5 output polarity  
  Refer to CC1P description
- **Bit 16 CC5E**: Capture/compare 5 output enable  
  Refer to CC1E description
- **Bit 15 CC4NP**: Capture/compare 4 complementary output polarity  
  Refer to CC1NP description
- **Bit 14 CC4NE**: Capture/compare 4 complementary output enable  
  Refer to CC1NE description
- **Bit 13 CC4P**: Capture/compare 4 output polarity  
  Refer to CC1P description
- **Bit 12 CC4E**: Capture/compare 4 output enable  
  Refer to CC1E description
- **Bit 11 CC3NP**: Capture/compare 3 complementary output polarity  
  Refer to CC1NP description
Bit 10  **CC3NE**: Capture/compare 3 complementary output enable
Refer to CC1NE description

Bit 9  **CC3P**: Capture/compare 3 output polarity
Refer to CC1P description

Bit 8  **CC3E**: Capture/compare 3 output enable
Refer to CC1E description

Bit 7  **CC2NP**: Capture/compare 2 complementary output polarity
Refer to CC1NP description

Bit 6  **CC2NE**: Capture/compare 2 complementary output enable
Refer to CC1NE description

Bit 5  **CC2P**: Capture/compare 2 output polarity
Refer to CC1P description

Bit 4  **CC2E**: Capture/compare 2 output enable
Refer to CC1E description

Bit 3  **CC1NP**: Capture/compare 1 complementary output polarity

**CC1 channel configured as output:**
0: tim_oc1n active high.
1: tim_oc1n active low.

**CC1 channel configured as input:**
This bit is used in conjunction with CC1P to define the polarity of tim_ti1fp1 and tim_ti2fp1.
Refer to CC1P description.

*Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S = 00 (channel configured as output).*

*Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated.*

Bit 2  **CC1NE**: Capture/compare 1 complementary output enable
0: Off - tim_oc1n is not active. tim_oc1n level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
1: On - tim_oc1n signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.

*Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NE active bit takes the new value from the preloaded bit only when a Commutation event is generated.*
Bit 1  **CC1P**: Capture/compare 1 output polarity

0: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)
1: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)

When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.

**CC1NP = 0, CC1P = 0**: non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).

**CC1NP = 0, CC1P = 1**: inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).

**CC1NP = 1, CC1P = 1**: non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.

**CC1NP = 1, CC1P = 0**: the configuration is reserved, it must not be used.

*Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).*

*Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated.*

Bit 0  **CC1E**: Capture/compare 1 output enable

0: Capture mode disabled / OC1 is not active (see below)
1: Capture mode enabled / OC1 signal is output on the corresponding output pin

*When CC1 channel is configured as output*, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to *Table 267* for details.

*Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes the new value from the preloaded bit only when a Commutation event is generated.*
### Table 267. Output control bits for complementary tim_ocx and tim_ocxn channels with break feature

<table>
<thead>
<tr>
<th>Control bits</th>
<th>Output states(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MOE bit</strong></td>
<td><strong>OSSI bit</strong></td>
</tr>
<tr>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

1. When both outputs of a channel are not used (control taken over by GPIO), the OISx, OISxN, CCxP and CCxNP bits must be kept cleared.

Note: The state of the external I/O pins connected to the complementary tim_ocx and tim_ocxn channels depends on the tim_ocx and tim_ocxn channel state and the GPIO registers.
28.6.12 TIMx counter (TIMx_CNT)(x = 1, 8, 20)

Address offset: 0x024
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>UIFCPY: UIF copy</td>
</tr>
<tr>
<td>30</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>CNT[15:0]: Counter value</td>
</tr>
<tr>
<td>14</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **UIFCPY**: UIF copy
This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31 is reserved and read at 0.

Bits 30:16 Reserved, must be kept at reset value.

Bits 15:0 **CNT[15:0]**: Counter value
- Non-dithering mode (DITHEN = 0)
  The register holds the counter value.
- Dithering mode (DITHEN = 1)
  The register only holds the non-dithered part in CNT[15:0]. The fractional part is not available.

28.6.13 TIMx prescaler (TIMx_PSC)(x = 1, 8, 20)

Address offset: 0x028
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>PSC[15:0]: Prescaler value</td>
</tr>
<tr>
<td>14</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:0 **PSC[15:0]**: Prescaler value
The counter clock frequency \(f_{\text{tim_cnt_ck}}\) is equal to \(f_{\text{tim_psc_ck}} / (\text{PSC[15:0]} + 1)\).
PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").
28.6.14  TIMx auto-reload register (TIMx_ARR)(x = 1, 8, 20)

Address offset: 0x02C
Reset value: 0x0000 FFFF

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  **ARR[19:0]: Auto-reload value**

ARR is the value to be loaded in the actual auto-reload register.
Refer to the Section 28.3.3: Time-base unit on page 1100 for more details about ARR update and behavior.
The counter is blocked while the auto-reload value is null.
Non-dithering mode (DITHEN = 0)
The register holds the auto-reload value.
Dithering mode (DITHEN = 1)
The register holds the integer part in ARR[19:4]. The ARR[3:0] bitfield contains the dithered part.

28.6.15  TIMx repetition counter register (TIMx_RCR)(x = 1, 8, 20)

Address offset: 0x030
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>REP[15:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:0  **REP[15:0]: Repetition counter reload value**

This bitfield defines the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable. It also defines the update interrupt generation rate, if this interrupt is enable.
When the repetition down-counter reaches zero, an update event is generated and it restarts counting from REP value. As the repetition counter is reload with REP value only at the repetition update event UEV, any write to the TIMx_RCR register is not taken in account until the next repetition update event.
It means in PWM mode (REP+1) corresponds to:
– the number of PWM periods in edge-aligned mode
– the number of half PWM period in center-aligned mode.
### 28.6.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 1, 8, 20)

Address offset: 0x034  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

#### CCR1[15:0]

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

#### Bits 31:20: Reserved, must be kept at reset value.

#### Bits 19:0 CCR1[19:0]: Capture/compare 1 value

**If channel CC1 is configured as output:** CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).

It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc1 output.

**Non-dithering mode (DITHEN = 0):**

The register holds the compare value in CCR1[15:0]. The CCR1[19:16] bits are reset.

**Dithering mode (DITHEN = 1):**

The register holds the integer part in CCR1[19:4]. The CCR1[3:0] bitfield contains the dithered part.

**If channel CC1 is configured as input:** CR1 is the counter value transferred by the last input capture 1 event (tim_ic1). The TIMx_CCR1 register is read-only and cannot be programmed.

**Non-dithering mode (DITHEN = 0):**

The register holds the capture value in CCR1[15:0]. The CCR1[19:16] bits are reset.

**Dithering mode (DITHEN = 1):**

The register holds the capture in CCR1[19:4]. The CCR1[3:0] bits are reset.

### 28.6.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 1, 8, 20)

Address offset: 0x038  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

#### CCR2[15:0]

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>


Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  **CCR2[19:0]**: Capture/compare 2 value

*If channel CC2 is configured as output:* CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).

It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc2 output.

**Non-dithering mode (DITHEN = 0)**

The register holds the compare value in CCR2[15:0]. The CCR2[19:16] bits are reset.

**Dithering mode (DITHEN = 1)**

The register holds the integer part in CCR2[19:4]. The CCR2[3:0] bitfield contains the dithered part.

*If channel CC2 is configured as input:* CCR2 is the counter value transferred by the last input capture 2 event (tim_ic2). The TIMx_CCR2 register is read-only and cannot be programmed.

**Non-dithering mode (DITHEN = 0)**

The register holds the capture value in CCR2[15:0]. The CCR2[19:16] bits are reset.

**Dithering mode (DITHEN = 1)**

The register holds the capture in CCR2[19:4]. The CCR2[3:0] bits are reset.

### 28.6.18  **TIMx capture/compare register 3 (TIMx_CCR3)(x = 1, 8, 20)**

Address offset: 0x03C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CCR3[19:16]**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CCR3[15:0]**

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
</table>
Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  **CCR3[19:0]: Capture/compare value**

- **If channel CC3 is configured as output:** CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).
  - It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.
  - The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc3 output.
  - **Non-dithering mode (DITHEN = 0)**
    - The register holds the compare value in CCR3[15:0]. The CCR3[19:16] bits are reset.
  - **Dithering mode (DITHEN = 1)**
    - The register holds the integer part in CCR3[19:4]. The CCR3[3:0] bitfield contains the dithered part.

- **If channel CC3 is configured as input:** CCR3 is the counter value transferred by the last input capture 3 event (tim_ic3). The TIMx_CCR3 register is read-only and cannot be programmed.
  - **Non-dithering mode (DITHEN = 0)**
    - The register holds the capture value in CCR3[15:0]. The CCR3[19:16] bits are reset.
  - **Dithering mode (DITHEN = 1)**
    - The register holds the capture in CCR3[19:4]. The CCR3[3:0] bits are reset.

### 28.6.19  TIMx capture/compare register 4 (TIMx_CCR4)(x = 1, 8, 20)

**Address offset:** 0x040

**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CCR4[19:16]  rw rw rw rw**

**CCR4[15:0]  rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw**
Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  **CCR4[19:0]: Capture/compare value**

If channel CC4 is configured as output: CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).

It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on tim_od4 output.

**Non-dithering mode (DITHEN = 0)**
The register holds the compare value in CCR4[15:0]. The CCR4[19:16] bits are reset.

**Dithering mode (DITHEN = 1)**
The register holds the integer part in CCR4[19:4]. The CCR4[3:0] bitfield contains the dithered part.

If channel CC4 is configured as input: CCR4 is the counter value transferred by the last input capture 4 event (tim_ic4). The TIMx_CCR4 register is read-only and cannot be programmed.

**Non-dithering mode (DITHEN = 0)**
The register holds the capture value in CCR4[15:0]. The CCR4[19:16] bits are reset.

**Dithering mode (DITHEN = 1)**
The register holds the capture in CCR4[19:4]. The CCR4[3:0] bits are reset.

### 28.6.20  TIMx break and dead-time register (TIMx_BDTR)\((x = 1, 8, 20)\)

Address offset: 0x044

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>reserved</td>
<td>reserved</td>
</tr>
<tr>
<td>30</td>
<td>reserved</td>
<td>reserved</td>
</tr>
<tr>
<td>29</td>
<td>BK2BID</td>
<td>rw</td>
</tr>
<tr>
<td>28</td>
<td>BKBID</td>
<td>rw</td>
</tr>
<tr>
<td>27</td>
<td>BK2 DSRM</td>
<td>rw</td>
</tr>
<tr>
<td>26</td>
<td>BK DSRM</td>
<td>rw</td>
</tr>
<tr>
<td>25</td>
<td>BK2P</td>
<td>rw</td>
</tr>
<tr>
<td>24</td>
<td>BK2E</td>
<td>rw</td>
</tr>
<tr>
<td>23</td>
<td>BK2F[3:0]</td>
<td>rw</td>
</tr>
<tr>
<td>22</td>
<td>BKF[3:0]</td>
<td>rw</td>
</tr>
<tr>
<td>21</td>
<td>reserved</td>
<td>reserved</td>
</tr>
<tr>
<td>20</td>
<td>reserved</td>
<td>reserved</td>
</tr>
<tr>
<td>19</td>
<td>MOE</td>
<td>rw</td>
</tr>
<tr>
<td>18</td>
<td>AOE</td>
<td>rw</td>
</tr>
<tr>
<td>17</td>
<td>BKP</td>
<td>rw</td>
</tr>
<tr>
<td>16</td>
<td>BKE</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>OSSR</td>
<td>rw</td>
</tr>
<tr>
<td>14</td>
<td>OSSI</td>
<td>rw</td>
</tr>
<tr>
<td>13</td>
<td>LOCK[1:0]</td>
<td>rw</td>
</tr>
<tr>
<td>12</td>
<td>DTG[7:0]</td>
<td>rw</td>
</tr>
</tbody>
</table>

**Note:** As the bits BKBID/BK2BID/BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSR, OSSR and DTG[7:0] can be write-locked depending on the LOCK configuration, it can be necessary to configure all of them during the first write access to the TIMx_BDTR register.
Bits 31:30  Reserved, must be kept at reset value.

Bit 29  **BK2BID**: Break2 bidirectional
  Refer to BK2BID description

Bit 28  **BK2BID**: Break bidirectional
  0: Break input tim_brk in input mode
  1: Break input tim_brk in bidirectional mode
  In the bidirectional mode (BK2BID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.

  **Note**: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

  **Note**: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 27  **BK2DSRM**: Break2 disarm
  Refer to BK2DSRM description

Bit 26  **BKDSRM**: Break disarm
  0: Break input tim_brk is armed
  1: Break input tim_brk is disarmed
  This bit is cleared by hardware when no break source is active.
  The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.

  **Note**: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 25  **BK2P**: Break 2 polarity
  0: Break input tim_brk2 is active low
  1: Break input tim_brk2 is active high

  **Note**: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

  **Note**: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 24  **BK2E**: Break 2 enable
  This bit enables the complete break 2 protection (including all sources connected to bk_acth and BKIN sources, as per Figure 316: Break and Break2 circuitry overview).
  0: Break2 function disabled
  1: Break2 function enabled

  **Note**: The BKIN2 must only be used with OSSR = OSSI = 1.

  **Note**: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

  **Note**: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
Bits 23:20 **BK2F[3:0]**: Break 2 filter

This bitfield defines the frequency used to sample tim_brk2 input and the length of the digital filter applied to tim_brk2. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

0000: No filter, tim_brk2 acts asynchronously
0001: \( f_{\text{sampling}} = \frac{f_{\text{tim_ker_ck}}}{2}, N = 2 \)
0010: \( f_{\text{sampling}} = \frac{f_{\text{tim_ker_ck}}}{4}, N = 4 \)
0011: \( f_{\text{sampling}} = \frac{f_{\text{tim_ker_ck}}}{8}, N = 8 \)
0100: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{2}, N = 6 \)
0101: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{4}, N = 8 \)
0110: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{8}, N = 6 \)
0111: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{6}, N = 8 \)
1000: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{8}, N = 6 \)
1001: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{8}, N = 8 \)
1010: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{16}, N = 5 \)
1011: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{16}, N = 6 \)
1100: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 5 \)
1101: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 6 \)
1110: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 8 \)
1111: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 8 \)

Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bits 19:16 **BKF[3:0]**: Break filter

This bitfield defines the frequency used to sample tim_brk input and the length of the digital filter applied to tim_brk. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

0000: No filter, tim_brk acts asynchronously
0001: \( f_{\text{sampling}} = \frac{f_{\text{tim_ker_ck}}}{2}, N = 2 \)
0010: \( f_{\text{sampling}} = \frac{f_{\text{tim_ker_ck}}}{4}, N = 4 \)
0011: \( f_{\text{sampling}} = \frac{f_{\text{tim_ker_ck}}}{8}, N = 8 \)
0100: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{2}, N = 6 \)
0101: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{4}, N = 8 \)
0110: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{8}, N = 6 \)
0111: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{6}, N = 8 \)
1000: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{8}, N = 6 \)
1001: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{8}, N = 8 \)
1010: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{16}, N = 5 \)
1011: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{16}, N = 6 \)
1100: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 5 \)
1101: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 6 \)
1110: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 8 \)
1111: \( f_{\text{sampling}} = \frac{f_{\text{DTS}}}{32}, N = 8 \)

Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Bit 15 **MOE**: Main output enable

This bit is cleared asynchronously by hardware as soon as one of the break inputs is active (tim_brk or tim_brk2). It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.

- **0**: In response to a break 2 event. OC and OCN outputs are disabled
  - In response to a break event or if MOE is written to 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.
  - 1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register).

  See OC/OCN enable description for more details (Section 28.6.11: TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8, 20)).

Bit 14 **AOE**: Automatic output enable

- **0**: MOE can be set only by software
- **1**: MOE can be set by software or automatically at the next update event (if none of the break inputs tim_brk and tim_brk2 is active)

  *Note*: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 13 **BKP**: Break polarity

- **0**: Break input tim_brk is active low
- **1**: Break input tim_brk is active high

  *Note*: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

  *Note*: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 12 **BKE**: Break enable

This bit enables the complete break protection (including all sources connected to bk_acth and BKIN sources, as per Figure 316: Break and Break2 circuitry overview).

- **0**: Break function disabled
- **1**: Break function enabled

  *Note*: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

  *Note*: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 11 **OSSR**: Off-state selection for Run mode

This bit is used when MOE = 1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.

See OC/OCN enable description for more details (Section 28.6.11: TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8, 20)).

- **0**: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic, which forces a Hi-Z state).
- **1**: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE = 1 or CCxNE = 1 (the output is still controlled by the timer).

  *Note*: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).
Bit 10 **OSSI**: Off-state selection for idle mode

This bit is used when MOE = 0 due to a break event or by a software write, on channels configured as outputs.

See OC/OCN enable description for more details (Section 28.6.11: TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8, 20)).

0: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic and which imposes a Hi-Z state).
1: When inactive, OC/OCN outputs are first forced with their inactive level then forced to their idle level after the deadtime. The timer maintains its control over the output.

**Note:** This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).

**Bits 9:8** **LOCK[1:0]**: Lock configuration

These bits offer a write protection against software errors.

00: LOCK OFF - No bit is write protected.
01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKBID/BK2BID/BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written.
10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.
11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.

**Note:** The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.

**Bits 7:0** **DTG[7:0]**: Dead-time generator setup

This bitfield defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.

DTG[7:5] = 0xx => DT = DTG[7:0]x t_{DTS} with t_{DTS} = t_{DTS}.
DTG[7:5] = 10x => DT = (64+DTG[5:0])x t_{DTS} with t_{DTS} = 2x t_{DTS}.
DTG[7:5] = 110 => DT = (32+DTG[4:0])x t_{DTS} with t_{DTS} = 8x t_{DTS}.
DTG[7:5] = 111 => DT = (32+DTG[4:0])x t_{DTS} with t_{DTS} = 16x t_{DTS}.

Example if T_{DTS} = 125 ns (8 MHz), dead-time possible values are:
- 0 to 15875 ns by 125 ns steps,
- 16 μs to 31750 ns by 250 ns steps,
- 32 μs to 63 μs by 1 μs steps,
- 64 μs to 126 μs by 2 μs steps

**Note:** This bitfield can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).

### 28.6.21 TIMx capture/compare register 5 (TIMx_CCR5)(x = 1, 8, 20)

Address offset: 0x048

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

| CCR5[15:0] |
| rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |

1220/2138 RM0440 Rev 8
Bit 31  **GC5C3**: Group channel 5 and channel 3
Distortion on channel 3 output:
0: No effect of tim_oc5ref on tim_oc3refc
1: tim_oc3refc is the logical AND of tim_oc3ref and tim_oc5ref
This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR2).
*Note:* it is also possible to apply this distortion on combined PWM signals.

Bit 30  **GC5C2**: Group channel 5 and channel 2
Distortion on channel 2 output:
0: No effect of tim_oc5ref on tim_oc2refc
1: tim_oc2refc is the logical AND of tim_oc2ref and tim_oc5ref
This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).
*Note:* it is also possible to apply this distortion on combined PWM signals.

Bit 29  **GC5C1**: Group channel 5 and channel 1
Distortion on channel 1 output:
0: No effect of oc5ref on oc1refc
1: oc1refc is the logical AND of oc1ref and oc5ref
This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).
*Note:* it is also possible to apply this distortion on combined PWM signals.

Bits 28:20  Reserved, must be kept at reset value.

Bits 19:0  **CCR5[19:0]**: Capture/compare 5 value
CCR5 is the value to be loaded in the actual capture/compare 5 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC5PE). Else the preload value is copied in the active capture/compare 5 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc5 output.
Non-dithering mode (DITHEN = 0)
The register holds the compare value in CCR5[15:0]. The CCR5[19:16] bits are reset.
Dithering mode (DITHEN = 1)
The register holds the integer part in CCR5[19:4]. The CCR5[3:0] bitfield contains the dithered part.

### 28.6.22 TIMx capture/compare register 6 (TIMx_CCR6)(x = 1, 8, 20)

Address offset: 0x04C
Reset value: 0x0000 0000

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

**CCR6[19:16]**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

**CCR6[15:0]**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
28.6.23  TIMx capture/compare mode register 3 (TIMx_CCMR3)  
(x = 1, 8, 20)

Address offset: 0x050
Reset value: 0x0000 0000

Refer to the above CCMR1 register description. Channels 5 and 6 can only be configured in output.

Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  **CCR6[19:0]: Capture/compare 6 value**  
CCR6 is the value to be loaded in the actual capture/compare 6 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC6PE). Else the preload value is copied in the active capture/compare 6 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc6 output.

- **Non-dithering mode (DITHEN = 0)**  
The register holds the compare value in CCR6[15:0]. The CCR6[19:16] bits are reset.

- **Dithering mode (DITHEN = 1)**  
The register holds the integer part in CCR6[19:4]. The CCR6[3:0] bitfield contains the dithered part.

- **OC6CE**: Output compare 6 clear enable
- **OC6M[3:0]**: Output compare 6 mode
- **OC6FE**: Output compare 6 fast enable
- **OC5CE**: Output compare 5 clear enable
- **OC5M[3:0]**: Output compare 5 mode
- **OC5PE**: Output compare 5 preload enable
- **OC5FE**: Output compare 5 fast enable

Bits 31:25  Reserved, must be kept at reset value.

Bits 23:17  Reserved, must be kept at reset value.

Bit 15  **OC6CE**: Output compare 6 clear enable

Bits 24, 14:12  **OC6M[3:0]**: Output compare 6 mode

Bit 11  **OC6PE**: Output compare 6 preload enable

Bit 10  **OC6FE**: Output compare 6 fast enable

Bits 9:8  Reserved, must be kept at reset value.

Bit 7  **OC5CE**: Output compare 5 clear enable

Bits 16, 6:4  **OC5M[3:0]**: Output compare 5 mode

Bit 3  **OC5PE**: Output compare 5 preload enable

Bit 2  **OC5FE**: Output compare 5 fast enable

Bits 1:0  Reserved, must be kept at reset value.
### 28.6.24 TIMx timer deadtime register 2 (TIMx_DTR2)(x = 1, 8, 20)

Address offset: 0x054  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**Bits 31:18** Reserved, must be kept at reset value.

**Bit 17 DTPE:** Deadtime preload enable  
0: Deadtime value is not preloaded  
1: Deadtime value preload is enabled  

*Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).*

**Bit 16 DTAE:** Deadtime asymmetric enable  
0: Deadtime on rising and falling edges are identical, and defined with DTG[7:0] register  
1: Deadtime on rising edge is defined with DTG[7:0] register and deadtime on falling edge is defined with DTGF[7:0] bits.  

*Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).*

**Bits 15:8** Reserved, must be kept at reset value.

**Bits 7:0 DTGF[7:0]:** Dead-time falling edge generator setup  
This bitfield defines the duration of the dead-time inserted between the complementary outputs, on the falling edge.  

- DTGF[7:5] = 0xx => DTF = DTGF[7:0]x t_{dtg} with t_{dtg} = T_DTS.  
- DTGF[7:5] = 10x => DTF = (64+DTGF[5:0])x t_{dtg} with T_{dtg} = 2xT_DTS.  
- DTGF[7:5] = 110 => DTF = (32+DTGF[4:0])x t_{dtg} with T_{dtg} = 8xT_DTS.  
- DTGF[7:5] = 111 => DTF = (32+DTGF[4:0])x t_{dtg} with T_{dtg} = 16xT_DTS.

Example if T_DTS = 125 ns (8 MHz), dead-time possible values are:  
0 to 15875 ns by 125 ns steps,  
16 µs to 31750 ns by 250 ns steps,  
32 µs to 63 µs by 1 µs steps,  
64 µs to 126 µs by 2 µs steps

*Note: This bitfield can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).*
28.6.25 TIMx timer encoder control register (TIMx_ECR)(x = 1, 8, 20)

Address offset: 0x058
Reset value: 0x0000 0000

Bits 31:27 Reserved, must be kept at reset value.

Bits 26:24 PWPRSC[2:0]: Pulse width prescaler
This bitfield sets the clock prescaler for the pulse generator, as following:
\[ t_{PWG} = (2^{PWPRSC[2:0]}) \times t_{tim\_ker\_ck} \]

Bits 23:16 PW[7:0]: Pulse width
This bitfield defines the pulse duration, as following:
\[ t_{PW} = PW[7:0] \times t_{PWG} \]

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:6 IPOS[1:0]: Index positioning
In quadrature encoder mode (SMS[3:0] = 0001, 0010, 0011, 1110, 1111), this bit indicates in which AB input configuration the Index event resets the counter.

00: Index resets the counter when AB = 00
01: Index resets the counter when AB = 01
10: Index resets the counter when AB = 10
11: Index resets the counter when AB = 11

In directional clock mode or clock plus direction mode (SMS[3:0] = 1010, 1011, 1100, 1101), these bits indicate on which level the Index event resets the counter. In bidirectional clock mode, this applies for both clock inputs.

x0: Index resets the counter when clock is 0
x1: Index resets the counter when clock is 1

Note: IPOS[1] bit is not significant

Bit 5 FIDX: First index
This bit indicates if the first Index only is taken into account
0: Index is always active
1: the first Index only resets the counter
**Advanced-control timers (TIM1/TIM8/TIM20)**

**28.6.26 TIMx timer input selection register (TIMx_TISEL)(x = 1, 8, 20)**

Address offset: 0x05C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:24 **TI4SEL[3:0]**: Selects tim_ti4[15:0] input  
- 0000: tim_ti4_in0: TIMx_CH4  
- 0001: tim_ti4_in1  
- ...  
- 1111: tim_ti4_in15  
  Refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for interconnects list.

Bits 23:20 Reserved, must be kept at reset value.

Bits 19:16 **TI3SEL[3:0]**: Selects tim_ti3[15:0] input  
- 0000: tim_ti3_in0: TIMx_CH2  
- 0001: tim_ti3_in1  
- ...  
- 1111: tim_ti3_in15  
  Refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for interconnects list.

Bits 15:12 Reserved, must be kept at reset value.
Bits 11:8  **TI2SEL[3:0]**: Selects tim_ti2[15:0] input
0000: tim_ti2_in0: TIMx_CH2
0001: tim_ti2_in1
... 1111: tim_ti2_in15
Refer to **Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals** for interconnects list.

Bits 7:4  Reserved, must be kept at reset value.

Bits 3:0  **TI1SEL[3:0]**: Selects tim_ti1[15:0] input
0000: tim_ti1_in0: TIMx_CH1
0001: tim_ti1_in1
... 1111: tim_ti1_in15
Refer to **Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals** for interconnects list.

### 28.6.27  TIMx alternate function option register 1 (TIMx_AF1)(x = 1, 8, 20)

Address offset: 0x060
Reset value: 0x0000 0001

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-18</td>
<td>Reserved</td>
<td>0x0000 0001</td>
</tr>
<tr>
<td>17-14</td>
<td>ETRSEL[3:0]</td>
<td>etr_in source selection</td>
</tr>
<tr>
<td>13-9</td>
<td>CMP4P</td>
<td>tim_brk_cmp4 input polarity</td>
</tr>
<tr>
<td>8-4</td>
<td>CMP3P</td>
<td>tim_brk_cmp3 input polarity</td>
</tr>
<tr>
<td>3-0</td>
<td>CMP2P</td>
<td>tim_brk_cmp2 input polarity</td>
</tr>
</tbody>
</table>

Note: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 13  **BKMP4P**: tim_brk_cmp4 input polarity
This bit selects the tim_brk_cmp4 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp4 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)
1: tim_brk_cmp4 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)

Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Bit 12  **BKCMP3P**: tim_brk_cmp3 input polarity
This bit selects the tim_brk_cmp3 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp3 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)
1: tim_brk_cmp3 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 11  **BKCMP2P**: tim_brk_cmp2 input polarity
This bit selects the tim_brk_cmp2 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp2 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)
1: tim_brk_cmp2 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 10  **BKCMP1P**: tim_brk_cmp1 input polarity
This bit selects the tim_brk_cmp1 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp1 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)
1: tim_brk_cmp1 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 9  **BKINP**: TIMx_BKIN input polarity
This bit selects the TIMx_BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
0: TIMx_BKIN input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)
1: TIMx_BKIN input polarity is inverted (active high if BKP = 0, active low if BKP = 1)
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 8  **BKCMP8E**: tim_brk_cmp8 enable
This bit enables the tim_brk_cmp8 for the timer’s tim_brk input. tim_brk_cmp8 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp8 input disabled
1: tim_brk_cmp8 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 7  **BKCMP7E**: tim_brk_cmp7 enable
This bit enables the tim_brk_cmp7 for the timer’s tim_brk input. tim_brk_cmp7 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp7 input disabled
1: tim_brk_cmp7 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 6  **BKCMP6E**: tim_brk_cmp6 enable
This bit enables the tim_brk_cmp6 for the timer’s tim_brk input. tim_brk_cmp6 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp6 input disabled
1: tim_brk_cmp6 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*
Advanced-control timers (TIM1/TIM8/TIM20) RM0440

Bit 5 \textbf{BKCMP5E}: tim\_brk\_cmp5 enable
This bit enables the tim\_brk\_cmp5 for the timer's tim\_brk input. tim\_brk\_cmp5 output is 'ORed' with the other tim\_brk sources.
0: tim\_brk\_cmp5 input disabled
1: tim\_brk\_cmp5 input enabled

\textit{Note}: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx\_BDTR register).

Bit 4 \textbf{BKCMP4E}: tim\_brk\_cmp4 enable
This bit enables the tim\_brk\_cmp4 for the timer's tim\_brk input. tim\_brk\_cmp4 output is 'ORed' with the other tim\_brk sources.
0: tim\_brk\_cmp4 input disabled
1: tim\_brk\_cmp4 input enabled

\textit{Note}: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx\_BDTR register).

Bit 3 \textbf{BKCMP3E}: tim\_brk\_cmp3 enable
This bit enables the tim\_brk\_cmp3 for the timer's tim\_brk input. tim\_brk\_cmp3 output is 'ORed' with the other tim\_brk sources.
0: tim\_brk\_cmp3 input disabled
1: tim\_brk\_cmp3 input enabled

\textit{Note}: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx\_BDTR register).

Bit 2 \textbf{BKCMP2E}: tim\_brk\_cmp2 enable
This bit enables the tim\_brk\_cmp2 for the timer's tim\_brk input. tim\_brk\_cmp2 output is 'ORed' with the other tim\_brk sources.
0: tim\_brk\_cmp2 input disabled
1: tim\_brk\_cmp2 input enabled

\textit{Note}: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx\_BDTR register).

Bit 1 \textbf{BKCMP1E}: tim\_brk\_cmp1 enable
This bit enables the tim\_brk\_cmp1 for the timer's tim\_brk input. tim\_brk\_cmp1 output is 'ORed' with the other tim\_brk sources.
0: tim\_brk\_cmp1 input disabled
1: tim\_brk\_cmp1 input enabled

\textit{Note}: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx\_BDTR register).

Bit 0 \textbf{BKINE}: TIMx\_BKIN input enable
This bit enables the TIMx\_BKIN alternate function input for the timer's tim\_brk input. TIMx\_BKIN input is 'ORed' with the other tim\_brk sources.
0: TIMx\_BKIN input disabled
1: TIMx\_BKIN input enabled

\textit{Note}: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx\_BDTR register).

\textit{Note}: Refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for product specific implementation.
### 28.6.28 TIMx alternate function register 2 (TIMx_AF2)(x = 1, 8, 20)

**Address offset:** 0x064  
**Reset value:** 0x0000 0001

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
<th>Access</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-19</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>18-16</td>
<td>OCRSEL[2:0]: ocref_clr source selection</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>These bits select the ocref_clr input source.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>000: tim_ocref_clr0</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>001: tim_ocref_clr1</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>... 111: tim_ocref_clr7</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for product specific information.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Note:</strong> These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15-14</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>BK2CMP4P: tim_brk2_cmp4 input polarity</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bit selects the tim_brk2_cmp4 input sensitivity. It must be programmed together with the BK2P polarity bit.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: tim_brk2_cmp4 input polarity is not inverted (active low if BK2P = 0, active high if BK2P = 1)</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: tim_brk2_cmp4 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Note:</strong> This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>BK2CMP3P: tim_brk2_cmp3 input polarity</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bit selects the tim_brk2_cmp3 input sensitivity. It must be programmed together with the BK2P polarity bit.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: tim_brk2_cmp3 input polarity is not inverted (active low if BK2P = 0, active high if BK2P = 1)</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: tim_brk2_cmp3 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Note:</strong> This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>BK2CMP2P: tim_brk2_cmp2 input polarity</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bit selects the tim_brk2_cmp2 input sensitivity. It must be programmed together with the BK2P polarity bit.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0: tim_brk2_cmp2 input polarity is not inverted (active low if BK2P = 0, active high if BK2P = 1)</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: tim_brk2_cmp2 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Note:</strong> This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bit 10  **BK2CMP1P**: tim_brk2_cmp1 input polarity
This bit selects the tim_brk2_cmp1 input sensitivity. It must be programmed together with the BK2P polarity bit.
0: tim_brk2_cmp1 input polarity is not inverted (active low if BK2P = 0, active high if BK2P = 1)
1: tim_brk2_cmp1 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)
*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 9  **BK2INP**: TIMx_BKIN2 input polarity
This bit selects the TIMx_BKIN2 alternate function input sensitivity. It must be programmed together with the BK2P polarity bit.
0: TIMx_BKIN2 input polarity is not inverted (active low if BK2P = 0, active high if BK2P = 1)
1: TIMx_BKIN2 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)
*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 8  **BK2CMP8E**: tim_brk2_cmp8 enable
This bit enables the tim_brk2_cmp8 for the timer’s tim_brk2 input. tim_brk2_cmp8 output is 'ORed' with the other tim_brk2 sources.
0: tim_brk2_cmp8 input disabled
1: tim_brk2_cmp8 input enabled
*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 7  **BK2CMP7E**: tim_brk2_cmp7 enable
This bit enables the tim_brk2_cmp7 for the timer’s tim_brk2 input. tim_brk2_cmp7 output is 'ORed' with the other tim_brk2 sources.
0: tim_brk2_cmp7 input disabled
1: tim_brk2_cmp7 input enabled
*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 6  **BK2CMP6E**: tim_brk2_cmp6 enable
This bit enables the tim_brk2_cmp6 for the timer’s tim_brk2 input. tim_brk2_cmp6 output is 'ORed' with the other tim_brk2 sources.
0: tim_brk2_cmp6 input disabled
1: tim_brk2_cmp6 input enabled
*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 5  **BK2CMP5E**: tim_brk2_cmp5 enable
This bit enables the tim_brk2_cmp5 for the timer’s tim_brk2 input. tim_brk2_cmp5 output is 'ORed' with the other tim_brk2 sources.
0: tim_brk2_cmp5 input disabled
1: tim_brk2_cmp5 input enabled
*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 4  **BK2CMP4E**: tim_brk2_cmp4 enable
This bit enables the tim_brk2_cmp4 for the timer’s tim_brk2 input. tim_brk2_cmp4 output is 'ORed' with the other tim_brk2 sources.
0: tim_brk2_cmp4 input disabled
1: tim_brk2_cmp4 input enabled
*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
**28.6.29 TIMx DMA control register (TIMx_DCR)(x = 1, 8, 20)**

Address offset: 0x3DC

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-30</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29-28</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27-26</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25-24</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23-22</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21-20</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19-18</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17-16</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15-14</td>
<td>DBL[4:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13-12</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11-10</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9-8</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7-6</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5-4</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3-2</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1-0</td>
<td>DBA[4:0]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bit 3 BK2CMP3E: tim_brk2_cmp3 enable**

This bit enables the tim_brk2_cmp3 for the timer’s tim_brk2 input. tim_brk2_cmp3 output is 'ORed' with the other tim_brk2 sources.

- 0: tim_brk2_cmp3 input disabled
- 1: tim_brk2_cmp3 input enabled

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

**Bit 2 BK2CMP2E: tim_brk2_cmp2 enable**

This bit enables the tim_brk2_cmp2 for the timer’s tim_brk2 input. tim_brk2_cmp2 output is 'ORed' with the other tim_brk2 sources.

- 0: tim_brk2_cmp2 input disabled
- 1: tim_brk2_cmp2 input enabled

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

**Bit 1 BK2CMP1E: tim_brk2_cmp1 enable**

This bit enables the tim_brk2_cmp1 for the timer’s tim_brk2 input. tim_brk2_cmp1 output is 'ORed' with the other tim_brk2 sources.

- 0: tim_brk2_cmp1 input disabled
- 1: tim_brk2_cmp1 input enabled

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

**Bit 0 BK2INE: TIMx_BKIN2 input enable**

This bit enables the TIMx_BKIN2 alternate function input for the timer’s tim_brk2 input. TIMx_BKIN2 input is ‘ORed’ with the other tim_brk2 sources.

- 0: TIMx_BKIN2 input disabled
- 1: TIMx_BKIN2 input enabled

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

*Note: Refer to Section 28.3.2: TIM1/TIM8/TIM20 pins and internal signals for product specific implementation.*
Advanced-control timers (TIM1/TIM8/TIM20)

Bits 31:13  Reserved, must be kept at reset value.

Bits 12:8  **DBL[4:0]**: DMA burst length

This 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).

- 00000: 1 transfer
- 00001: 2 transfers
- 00010: 3 transfers
- ...
- 11010: 26 transfers

**Example:** Let us consider the following transfer: DBL = 7 bytes & DBA = TIM2_CR1.

- If DBL = 7 bytes and DBA = TIM2_CR1 represents the address of the byte to be transferred, the address of the transfer is given by the following equation:
  
  \[(TIMx\_CR1\ \text{address}) + DBA + (\text{DMA index})\]

  In this example, 7 bytes are added to \((TIMx\_CR1\ \text{address}) + DBA\), which gives us the address from/to which the data are copied. In this case, the transfer is done to 7 registers starting from the following address: \((TIMx\_CR1\ \text{address}) + DBA\)

  According to the configuration of the DMA Data Size, several cases may occur:
  
  - If the DMA Data Size is configured in half-words, 16-bit data are transferred to each of the 7 registers.
  - If the DMA Data Size is configured in bytes, the data are also transferred to 7 registers: the first register contains the first MSB byte, the second register, the first LSB byte and so on.

  So with the transfer Timer, one also has to specify the size of data transferred by DMA.

Bits 7:5  Reserved, must be kept at reset value.

Bits 4:0  **DBA[4:0]**: DMA base address

This 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.

**Example:**

- 00000: TIMx_CR1
- 00001: TIMx_CR2
- 00010: TIMx_SMCR
- ...

**28.6.30  TIMx DMA address for full transfer (TIMx_DMAR)(x = 1, 8, 20)**

Address offset: 0x3E0

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

DMAB[31:16]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

DMAB[15:0]
Bits 31:0  **DMAB[31:0]**: DMA register for burst accesses

A read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4

where TIMx_CR1 address is the address of the control register, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).

### 28.6.31 TIMx register map

TIMx registers are mapped as 16-bit addressable registers as described in the table below:

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>TIMx_CR1</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
<td>0x000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x004</td>
<td>TIMx_CR2</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
<td>0x004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x008</td>
<td>TIMx_SMCR</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
<td>0x008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00C</td>
<td>TIMx_DIER</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
<td>0x00C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x010</td>
<td>TIMx_SR</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
<td>0x010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x014</td>
<td>TIMx_EGR</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
<td>0x014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x018</td>
<td>TIMx_CCMR1 Input</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
</tr>
<tr>
<td></td>
<td>Capture mode</td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TIMx_CCMR1 Output</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
<td>0x018</td>
</tr>
<tr>
<td></td>
<td>Compare mode</td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x01C</td>
<td>TIMx_CCMR2</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TIMx_CCMR2</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
<td>0x01C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 268. TIMx register map and reset values
<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x020</td>
<td>TIMx_CCER</td>
<td>0x040</td>
<td>TIMx_CCR4</td>
<td>0x024</td>
<td>TIMx_CNT</td>
<td>0x044</td>
<td>TIMx_BDTR</td>
<td>0x028</td>
<td>TIMx_PSC</td>
<td>0x048</td>
<td>TIMx_CCR5</td>
<td>0x02C</td>
<td>TIMx_ARR</td>
<td>0x03C</td>
<td>TIMx_CCR3</td>
<td>0x04C</td>
<td>TIMx_CCR6</td>
<td>0x050</td>
<td>TIMx_CCMR3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 268. TIMx register map and reset values (continued)
### Table 268. TIMx register map and reset values (continued)

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x054  | TIMx_DTR2 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value | 0  | 0  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x058  | TIMx_ECR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x05C  | TIMx_TISEL|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x060  | TIMx_AF1  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x064  | TIMx_AF2  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x3D8  | Reserved  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x3DC  | TIMx_DCR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x3E0  | TIMx_DMAR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Refer to Section 2.2 on page 81 for the register boundary addresses.
29 General-purpose timers (TIM2/TIM3/TIM4/TIM5)

29.1 TIM2/TIM3/TIM4/TIM5 introduction

The general-purpose timers consist of a 16-bit or 32-bit auto-reload counter driven by a programmable prescaler.

They may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare and PWM).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The timers are completely independent, and do not share any resources. They can be synchronized together as described in Section 29.4.23: Timer synchronization.

29.2 TIM2/TIM3/TIM4/TIM5 main features

General-purpose TIMx timer features include:

- 16-bit or 32-bit up, down, up/down auto-reload counter.
- 16-bit programmable prescaler used to divide (also “on the fly”) the counter clock frequency by any factor between 1 and 65535.
- Up to 4 independent channels for:
  - Input capture
  - Output compare
  - PWM generation (Edge- and Center-aligned modes)
  - One-pulse mode output
- Synchronization circuit to control the timer with external signals and to interconnect several timers.
- Interrupt/DMA generation on the following events:
  - Update: counter overflow/underflow, counter initialization (by software or internal/external trigger)
  - Trigger event (counter start, stop, initialization or count by internal/external trigger)
  - Input capture
  - Output compare
- Supports incremental (quadrature) encoder and hall-sensor circuitry for positioning purposes
- Trigger input for external clock or cycle-by-cycle current management
## 29.3 TIM2/TIM3/TIM4/TIM5 implementation

### Table 269. STM32G4 series general purpose timers

<table>
<thead>
<tr>
<th>Timer instance</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>32-bit</td>
<td>16-bit</td>
<td>16-bit</td>
<td>32-bit</td>
</tr>
<tr>
<td>OCREF clear selection Sources</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>tim_etrf</td>
<td>tim_ocref_clr[7:0]</td>
<td>tim_etrf</td>
<td>tim_etrf</td>
<td>tim_etrf</td>
</tr>
<tr>
<td>tim_ocref_clr[7:0]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
**29.4 TIM2/TIM3/TIM4/TIM5 functional description**

**29.4.1 Block diagram**

Figure 358. General-purpose timer block diagram

Notes:
- Reg: Preload registers transferred to active registers on U event according to control bit
- Event: Interrupt & DMA output

MSv62373V5

1. This feature is not available on all timers, refer to the Section 29.3: TIM2/TIM3/TIM4/TIM5 implementation.
### 29.4.2 TIM2/TIM3/TIM4/TIM5 pins and internal signals

*Table 270* and *Table 271* in this section summarize the TIM inputs and outputs.

#### Table 270. TIM input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_CH1</td>
<td>Input/Output</td>
<td>Timer multi-purpose channels. Each channel can be used for capture, compare, or PWM. TIM_CH1 and TIM_CH2 can also be used as external clock (below 1/4 of the tim_ker_ck clock), external trigger and quadrature encoder inputs. TIM_CH1, TIM_CH2 and TIM_CH3 can be used to interface with digital hall effect sensors.</td>
</tr>
<tr>
<td>TIM_CH2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_CH3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_CH4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIM_ETR</td>
<td>Input</td>
<td>External trigger input. This input can be used as external trigger or as external clock source. This input can receive a clock with a frequency higher than the tim_ker_ck if the tim_etr_in prescaler is used.</td>
</tr>
</tbody>
</table>

#### Table 271. TIM internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_ti1_in[15:0]</td>
<td>Input</td>
<td>Internal timer inputs bus. The tim_ti1_in[15:0] and tim_ti2_in[15:0] inputs can be used for capture or as external clock (below 1/4 of the tim_ker_ck clock) and for quadrature encoder signals.</td>
</tr>
<tr>
<td>tim_ti2_in[15:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_ti3_in[15:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_ti4_in[15:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tim_etr[15:0]</td>
<td>Input</td>
<td>External trigger internal input bus. These inputs can be used as trigger, external clock or for hardware cycle-by-cycle pulse width control. These inputs can receive clock with a frequency higher than the tim_ker_ck if the tim_etr_in prescaler is used.</td>
</tr>
<tr>
<td>tim_itr[15:0]</td>
<td>Input</td>
<td>Internal trigger input bus. These inputs can be used for the slave mode controller or as an input clock (below 1/4 of the tim_ker_ck clock).</td>
</tr>
<tr>
<td>tim_trgo</td>
<td>Output</td>
<td>Internal trigger output. This trigger can trigger other on-chip peripherals.</td>
</tr>
<tr>
<td>tim_ocref_clr[7:0]</td>
<td>Input</td>
<td>Timer tim_ocref_clr input bus. These inputs can be used to clear the tim_ocxref signals, typically for hardware cycle-by-cycle pulse width control.</td>
</tr>
<tr>
<td>tim_pclk</td>
<td>Input</td>
<td>Timer APB clock.</td>
</tr>
<tr>
<td>tim_ker_ck</td>
<td>Input</td>
<td>Timer kernel clock</td>
</tr>
</tbody>
</table>
Table 271. TIM internal input/output signals (continued)

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_it</td>
<td>Output</td>
<td>Global Timer interrupt, gathering capture/compare, update and break trigger requests.</td>
</tr>
<tr>
<td>tim_upd_dma</td>
<td>Output</td>
<td>Timer update dma request.</td>
</tr>
<tr>
<td>tim_trg_dma</td>
<td>Output</td>
<td>Timer trigger dma request.</td>
</tr>
</tbody>
</table>

Table 272, Table 273, Table 274 and Table 275 are listing the sources connected to the tim_ti[4:1] input multiplexers.

Table 272. Interconnect to the tim_ti1 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti1 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM2</td>
</tr>
<tr>
<td>tim_ti1_in0</td>
<td>TIM2_CH1</td>
</tr>
<tr>
<td>tim_ti1_in1</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_ti1_in2</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_ti1_in3</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_ti1_in4</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_ti1_in5</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_ti1_in6</td>
<td></td>
</tr>
<tr>
<td>tim_ti1_in7</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_ti1_in8</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_ti1_in9</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_ti1_in10</td>
<td></td>
</tr>
<tr>
<td>tim_ti1_in[15:11]</td>
<td></td>
</tr>
</tbody>
</table>

Table 273. Interconnect to the tim_ti2 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti2 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM2</td>
</tr>
<tr>
<td>tim_ti2_in0</td>
<td>TIM2_CH2</td>
</tr>
<tr>
<td>tim_ti2_in1</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_ti2_in2</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_ti2_in3</td>
<td>comp3_out</td>
</tr>
</tbody>
</table>
Table 273. Interconnect to the tim_ti2 input multiplexer (continued)

<table>
<thead>
<tr>
<th>tim_ti2 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM2</td>
</tr>
<tr>
<td>tim_ti2_in4</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_ti2_in5</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_ti2_in6</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_ti2_in7</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_ti2_in[15:8]</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 274. Interconnect to the tim_ti3 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti3 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM2</td>
</tr>
<tr>
<td>tim_ti3_in0</td>
<td>TIM2_CH3</td>
</tr>
<tr>
<td>tim_ti3_in1</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_ti3_in[15:2]</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 275. Interconnect to the tim_ti4 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti4 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM2</td>
</tr>
<tr>
<td>tim_ti4_in0</td>
<td>TIM2_CH4</td>
</tr>
<tr>
<td>tim_ti4_in1</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_ti4_in2</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_ti4_in[15:3]</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 276 lists the internal sources connected to the tim_itr input multiplexer.

Table 276. TIMx internal trigger connection

<table>
<thead>
<tr>
<th>TIMx</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_itr0</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
<td>tim1_trgo</td>
</tr>
<tr>
<td>tim_itr1</td>
<td>Reserved</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
<td>tim2_trgo</td>
</tr>
<tr>
<td>tim_itr2</td>
<td>tim3_trgo</td>
<td>Reserved</td>
<td>tim3_trgo</td>
<td>tim3_trgo</td>
</tr>
<tr>
<td>tim_itr3</td>
<td>tim4_trgo</td>
<td>tim4_trgo</td>
<td>Reserved</td>
<td>tim4_trgo</td>
</tr>
<tr>
<td>tim_itr4</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>tim5_trgo</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_itr5</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
<td>tim8_trgo</td>
</tr>
<tr>
<td>tim_itr6</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
<td>tim15_trgo</td>
</tr>
<tr>
<td>tim_itr7</td>
<td>tim16_oc1</td>
<td>tim16_oc1</td>
<td>tim16_oc1</td>
<td>tim16_oc1</td>
</tr>
</tbody>
</table>
Table 276. TIMx internal trigger connection (continued)

<table>
<thead>
<tr>
<th>TIMx</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_itr8</td>
<td>tim17_oc1</td>
<td>tim17_oc1</td>
<td>tim17_oc1</td>
<td>tim17_oc1</td>
</tr>
<tr>
<td>tim_itr9</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
<td>tim20_trgo</td>
</tr>
<tr>
<td>tim_itr10</td>
<td>hrtim_out_sync2</td>
<td>hrtim_out_sync2</td>
<td>hrtim_out_sync2</td>
<td>hrtim_out_sync2</td>
</tr>
<tr>
<td>tim_itr11</td>
<td>USB SOF SYNC</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_itr[15:12]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 277 lists the internal sources connected to the tim_etr input multiplexer.

Table 277. Interconnect to the tim_etr input multiplexer

<table>
<thead>
<tr>
<th>Timer external trigger input signal</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_etr0</td>
<td>TIM2_ETR</td>
<td>TIM3_ETR</td>
<td>TIM4_ETR</td>
<td>TIM5_ETR</td>
</tr>
<tr>
<td>tim_etr1</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_etr2</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_etr3</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_etr4</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_etr5</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_etr6</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_etr7</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_etr8</td>
<td>TIM3_ETR</td>
<td>TIM2_ETR</td>
<td>TIM3_ETR</td>
<td>TIM2_ETR</td>
</tr>
<tr>
<td>tim_etr9</td>
<td>TIM4_ETR</td>
<td>TIM4_ETR</td>
<td>TIM5_ETR</td>
<td>TIM3_ETR</td>
</tr>
<tr>
<td>tim_etr10</td>
<td>TIM5_ETR</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_etr11</td>
<td>LSE</td>
<td>adc2_awd1</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_etr12</td>
<td>Reserved</td>
<td>adc2_awd2</td>
<td>adc2_awd3</td>
<td>adc2_awd3</td>
</tr>
<tr>
<td>tim_etr13</td>
<td>Reserved</td>
<td>adc2_awd3</td>
<td>adc2_awd3</td>
<td>adc2_awd3</td>
</tr>
<tr>
<td>tim_etr[15:14]</td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
</tbody>
</table>
Table 278 lists the internal sources connected to the tim_ocref_clr input multiplexer.

### Table 278. Interconnect to the tim_ocref_clr input multiplexer

<table>
<thead>
<tr>
<th>Timer tim_ocref_clr</th>
<th>Timer tim_ocref_clr signals assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM2</td>
</tr>
<tr>
<td>tim_ocrefclr0</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_ocrefclr1</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_ocrefclr2</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_ocrefclr3</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_ocrefclr4</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_ocrefclr5</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_ocrefclr6</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_ocrefclr7</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

#### 29.4.3 Time-base unit

The main block of the programmable timer is a 16-bit/32-bit counter with its related auto-reload register. The counter can count up, down or both up and down. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:
- Counter Register (TIMx_CNT)
- Prescaler Register (TIMx_PSC):
- Auto-Reload Register (TIMx_ARR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register is transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter reaches the overflow (or underflow when downcounting) and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detail for each configuration.

The counter is clocked by the prescaler output tim_cnt_ck, which is enabled only when the counter enable bit (CEN) in TIMx_CR1 register is set (refer also to the slave mode controller description to get more details on counter enabling).

Note that the actual counter enable signal CNT_EN is set 1 clock cycle after CEN.

### Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit/32-bit register (in the TIMx_PSC register). It can be changed on the fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.
Figure 359 and Figure 360 give some examples of the counter behavior when the prescaler ratio is changed on the fly:

**Figure 359. Counter timing diagram with prescaler division change from 1 to 2**

![Counter timing diagram with prescaler division change from 1 to 2](image-url)
29.4.4 Counter modes

Upcounting mode

In upcounting mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register), then restarts from 0 and generates a counter overflow event.

An Update event can be generated at each counter overflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller).

The UEV event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register)
- The auto-reload shadow register is updated with the preload value (TIMx_ARR)

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.
Figure 361. Counter timing diagram, internal clock divided by 1

Figure 362. Counter timing diagram, internal clock divided by 2
Figure 363. Counter timing diagram, internal clock divided by 4

Figure 364. Counter timing diagram, internal clock divided by N
Figure 365. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded)

- **tim_psc_ck**: Update event (UEV)
- **CEN**: Counter register
- **tim_cnt_ck**: Counter overflow
- **Update event (UEV)**
- **Update interrupt flag (UIF)**
- **Auto-reload preload register**: Write a new value in TIMx_ARR

Counter register:

```
31 32 33 34 35 36 00 01 02 03 04 05 06 07
```

Auto-reload preload register: FF 36
**Downcounting mode**

In downcounting mode, the counter counts from the auto-reload value (content of the TIMx_ARR register) down to 0, then restarts from the auto-reload value and generates a counter underflow event.

An Update event can be generated at each counter underflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller).

The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter restarts from the current auto-reload value, whereas the counter of the prescaler restarts from 0 (but the prescale rate doesn’t change). In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.
When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that the auto-reload is updated before the counter is reloaded, so that the next period is the expected one.

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.

**Figure 367. Counter timing diagram, internal clock divided by 1**
Figure 368. Counter timing diagram, internal clock divided by 2

```
<table>
<thead>
<tr>
<th>Feature</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Counter register</td>
<td>0002 0001 0000 0036 0035 0034 0033</td>
</tr>
</tbody>
</table>
```

Figure 369. Counter timing diagram, internal clock divided by 4

```
<table>
<thead>
<tr>
<th>Feature</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Counter register</td>
<td>0001 0000 0000 0001</td>
</tr>
</tbody>
</table>
```
Center-aligned mode (up/down counting)

In center-aligned mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register) – 1, generates a counter overflow event, then counts from the auto-
reload value down to 1 and generates a counter underflow event. Then it restarts counting from 0.

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are not equal to '00'. The Output compare interrupt flag of channels configured in output is set when: the counter counts down (Center aligned mode 1, CMS = "01"), the counter counts up (Center aligned mode 2, CMS = "10") the counter counts up and down (Center aligned mode 3, CMS = "11").

In this mode, the direction bit (DIR from TIMx_CR1 register) cannot be written. It is updated by hardware and gives the current direction of the counter.

The update event can be generated at each counter overflow and at each counter underflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event. In this case, the counter restarts counting from 0, as well as the counter of the prescaler.

The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter continues counting up and down, based on the current auto-reload value.

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupt when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that if the update source is a counter overflow, the auto-reload is updated before the counter is reloaded, so that the next period is the expected one (the counter is loaded with the new value).

The following figures show some examples of the counter behavior for different clock frequencies.
1. Here, center-aligned mode 1 is used (for more details refer to Section 29.5.1: TIMx control register 1 (TIMx_CR1)(x = 2 to 5) on page 1315).

Figure 373. Counter timing diagram, internal clock divided by 2
Figure 374. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36

1. Center-aligned mode 2 or 3 is used with an UIF on overflow.

Figure 375. Counter timing diagram, internal clock divided by N
Figure 376. Counter timing diagram, Update event with ARPE=1 (counter underflow)
### 29.4.5 Clock selection

The counter clock can be provided by the following clock sources:

- Internal clock (tim_ker_ck)
- External clock mode1: external input pin (tim_ti1 or tim_ti2)
- External clock mode2: external trigger input (tim_etr_in)
- Internal trigger inputs (tim_itr): using one timer as prescaler for another timer, for example, Timer 1 can be configured to act as a prescaler for Timer 2. Refer to: Using one timer as prescaler for another timer on page 1307 for more details.

#### Internal clock source (tim_ker_ck)

If the slave mode controller is disabled (SMS=000 in the TIMx_SMCR register), then the CEN, DIR (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software (except UG which remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock tim_ker_ck.

*Figure 378 shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.*
Figure 378. Control circuit in normal mode, internal clock divided by 1

Exponential clock source mode 1

This mode is selected when SMS=111 in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input.

Figure 379. tim_ti2 external clock connection example

1. Codes ranging from 01000 to 11111: tim_itr[15:0].

For example, to configure the upcounter to count in response to a rising edge on the tim_ti2 input, use the following procedure:

1. Select the proper tim_ti2_in[15:0] source (internal or external) with the TI2SEL[3:0] bits in the TIMx_TISEL register.
2. Configure channel 2 to detect rising edges on the tim_ti2 input by writing CC2S= ‘01 in the TIMx_CCMR1 register.
3. Configure the input filter duration by writing the IC2F[3:0] bits in the TIMx_CCMR1 register (if no filter is needed, keep IC2F=0000).
Note: The capture prescaler is not used for triggering, so it does not need to be configured.

4. Select rising edge polarity by writing CC2P=0 and CC2NP=0 in the TIMx_CCER register.
5. Configure the timer in external clock mode 1 by writing SMS=111 in the TIMx_SMCR register.
6. Select tim_ti2 as the input source by writing TS=00110 in the TIMx_SMCR register.
7. Enable the counter by writing CEN=1 in the TIMx_CR1 register.

When a rising edge occurs on tim_ti2, the counter counts once and the TIF flag is set.
The delay between the rising edge on tim_ti2 and the actual clock of the counter is due to the resynchronization circuit on tim_ti2 input.

Figure 380. Control circuit in external clock mode 1

External clock source mode 2
This mode is selected by writing ECE=1 in the TIMx_SMCR register.
The counter can count at each rising or falling edge on the external trigger input tim_etr_in.
Figure 381 gives an overview of the external trigger input block.
For example, to configure the upcounter to count each 2 rising edges on tim_etr_in, use the following procedure:

1. Select the proper tim_etr_in source (internal or external) with the ETRSEL[3:0] bits in the TIMx_AF1 register.
2. As no filter is needed in this example, write ETF[3:0]=0000 in the TIMx_SMCR register.
3. Set the prescaler by writing ETPS[1:0]=01 in the TIMx_SMCR register.
4. Select rising edge detection on the tim_etr_in by writing ETP=0 in the TIMx_SMCR register.
5. Enable external clock mode 2 by writing ECE=1 in the TIMx_SMCR register.
6. Enable the counter by writing CEN=1 in the TIMx_CR1 register.

The counter counts once each 2 tim_etr_in rising edges.

The delay between the rising edge on tim_etr_in and the actual clock of the counter is due to the resynchronization circuit on the tim_etp signal. As a consequence, the maximum frequency that can be correctly captured by the counter is at most ¼ of TIMxCLK frequency. When the ETRP signal is faster, the user must apply a division of the external signal by a proper ETPR prescaler setting.
29.4.6 Capture/compare channels

Each Capture/Compare channel is built around a capture/compare register (including a shadow register), an input stage for capture (with digital filter, multiplexing and prescaler) and an output stage (with comparator and output control).

The following figure gives an overview of one Capture/Compare channel.

The input stage samples the corresponding tim_tix input to generate a filtered signal tim_tixf. Then, an edge detector with polarity selection generates a signal (tim_tixfp) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICxPS).

Figure 383. Capture/compare channel (example: channel 1 input stage)
The output stage generates an intermediate waveform which is then used for reference: tim_ocxref (active high). The polarity acts at the end of the chain.

**Figure 384. Capture/compare channel 1 main circuit**

1. Available on some instances only. If not available, tim_etrf is directly connected to tim_ocref_clr_int.

The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register.
In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

### 29.4.7 Input capture mode

In Input capture mode, the Capture/Compare Registers (TIMx_CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be cleared by software by writing it to 0 or by reading the captured data stored in the TIMx_CCRx register. CCxOF is cleared when it is written with 0.

The following example shows how to capture the counter value in TIMx_CCR1 when tim_ti1 input rises. To do this, use the following procedure:

1. Select the proper tim_tix_in[15:0] source (internal or external) with the TI1SEL[3:0] bits in the TIMx_TISEL register.
2. Select the active input: TIMx_CCR1 must be linked to the tim_ti1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1 register becomes read-only.
3. Program the needed input filter duration in relation with the signal connected to the timer (when the input is one of the tim_tix (ICxF bits in the TIMx_CCMRx register). Let’s imagine that, when toggling, the input signal is not stable during at most 5 internal clock cycles. We must program a filter duration longer than these 5 clock cycles. We can validate a transition on tim_ti1 when 8 consecutive samples with the new level have been detected (sampled at fDTS frequency). Then write IC1F bits to 0011 in the TIMx_CCMR1 register.
4. Select the edge of the active transition on the tim_ti1 channel by writing the CC1P and CC1NP and CC1NP bits to 000 in the TIMx_CCER register (rising edge in this case).
5. Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to 00 in the TIMx_CCMR1 register).
6. Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx_CCER register.
7. If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the TIMx_DIER register.

When an input capture occurs:

- The TIMx_CCR1 register gets the value of the counter on the active transition.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.
- A DMA request is generated depending on the CC1DE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which may happen after reading the flag and before reading the data.

**Note:** *IC interrupt and/or DMA requests can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.*
29.4.8 PWM input mode

This mode is used to measure both the period and the duty cycle of a PWM signal connected to single tim_tix input:

- The TIMx_CCR1 register holds the period value (interval between two consecutive rising edges)
- The TIM_CCR2 register holds the pulse width (interval between two consecutive rising and falling edges)

This mode is a particular case of input capture mode. The set-up procedure is similar with the following differences:

- Two ICx signals are mapped on the same tim_tix input.
- These 2 ICx signals are active on edges with opposite polarity.
- One of the two TIxFP signals is selected as trigger input and the slave mode controller is configured in reset mode.

The period and the pulse width of a PWM signal applied on tim_t1 can be measured using the following procedure:

1. Select the proper tim_tix_in[15:0] source (internal or external) with the TI1SEL[3:0] bits in the TIMx_TISEL register.
2. Select the active input for TIMx_CCR1: write the CC1S bits to 01 in the TIMx_CCMR1 register (tim_t1 selected).
3. Select the active polarity for tim_t1fp1 (used both for capture in TIMx_CCR1 and counter clear): write the CC1P to '0' and the CC1NP bit to '0' (active on rising edge).
4. Select the active input for TIMx_CCR2: write the CC2S bits to 10 in the TIMx_CCMR1 register (tim_t1 selected).
5. Select the active polarity for tim_t1fp2 (used for capture in TIMx_CCR2): write the CC2P bit to '1' and the CC2NP bit to '0' (active on falling edge).
6. Select the valid trigger input: write the TS bits to 00101 in the TIMx_SMCR register (tim_t1fp1 selected).
7. Configure the slave mode controller in reset mode: write the SMS bits to 100 in the TIMx_SMCR register.
8. Enable the captures: write the CC1E and CC2E bits to '1' in the TIMx_CCER register.
29.4.9 Forced output mode

In output mode (CCxS bits = 00 in the TIMx_CCMRx register), each output compare signal (tim_ocxref and then tim_ocx) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal (tim_ocxref/tim_ocx) to its active level, one just needs to write 101 in the OCxM bits in the corresponding TIMx_CCMRx register. Thus tim_ocxref is forced high (tim_ocxref is always active high) and tim_ocx get opposite value to CCxP polarity bit.

For example: CCxP=0 (tim_ocx active high) => tim_ocx is forced to high level.

tim_ocxref signal can be forced low by writing the OCxM bits to 100 in the TIMx_CCMRx register.

Anyway, the comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt and DMA requests can be sent accordingly. This is described in the Output Compare Mode section.

29.4.10 Output compare mode

This function is used to control an output waveform or indicating when a period of time has elapsed.

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP...
General-purpose timers (TIM2/TIM3/TIM4/TIM5)

The output pin can keep its level (OCXM=000), be set active (OCXM=001), be set inactive (OCXM=010) or can toggle (OCXM=011) on match.

- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- Generates an interrupt if the corresponding interrupt mask is set (CCxIE bit in the TIMx_DIER register).
- Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request selection).

The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register.

In output compare mode, the update event UEV has no effect on tim_ocxref and tim_ocx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One-pulse mode).

Procedure

1. Select the counter clock (internal, external, prescaler).
2. Write the desired data in the TIMx_ARR and TIMx_CCRx registers.
3. Set the CCxIE and/or CCxDE bits if an interrupt and/or a DMA request is to be generated.
4. Select the output mode. For example:
   a) Write OCxM = 0011 to toggle tim_ocx output pin when CNT matches CCRx
   b) Write OCxPE = 0 to disable preload register
   c) Write CCxP = 0 to select active high polarity
   d) Write CCxE = 1 to enable the output
5. Enable the counter by setting the CEN bit in the TIMx_CR1 register.

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE=0, else TIMx_CCRx shadow register is updated only at the next update event UEV). An example is given in Figure 387.
29.4.11 PWM mode

Pulse width modulation mode is used to generate a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register.

The PWM mode can be selected independently on each channel (one PWM per tim_ocx output) by writing 110 (PWM mode 1) or ‘111 (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register (in upcounting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, all registers must be initialized by setting the UG bit in the TIMx_EGR register.

tim_ocx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. tim_ocx output is enabled by the CCxE bit in the TIMx_CCER register. Refer to the TIMx_CCERx register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether TIMx_CCRx ≤ TIMx_CNT or TIMx_CNT ≤ TIMx_CCRx (depending on the direction of the counter). The tim_ocref_clr can be cleared by an external event through the tim_etn_in or the tim_ocref_clr signals. In this case the tim_ocref_clr signal is asserted only:

- After a compare match event
- When the output compare mode (OCxM bits in TIMx_CCMRx register) switches from the “frozen” configuration (no comparison, OCxM=’000) to one of the PWM modes (OCxM=’110 or ’111). This forces the PWM by software while the timer is running.

The timer is able to generate PWM in edge-aligned mode or center-aligned mode depending on the CMS bits in the TIMx_CR1 register.
**PWM edge-aligned mode**

Upcounting configuration

Upcounting is active when the DIR bit in the TIMx_CR1 register is low. Refer to [Upcounting mode on page 1245](#).

In the following example, we consider PWM mode 1. The reference PWM signal tim_ocxref is high as long as TIMx_CNT < TIMx_CCRx else it becomes low. If the compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then tim_ocxref is held at ‘1. If the compare value is 0 then tim_ocxref is held at ‘0. Figure 388 shows some edge-aligned PWM waveforms in an example where TIMx_ARR=8.

![Figure 388. Edge-aligned PWM waveforms (ARR=8)](image)

**Downcounting configuration**

Downcounting is active when DIR bit in TIMx_CR1 register is high. Refer to [Downcounting mode on page 1249](#).

In PWM mode 1, the reference signal tim_ocxref is low as long as TIMx_CNT > TIMx_CCRx else it becomes high. If the compare value in TIMx_CCRx is greater than the auto-reload value in TIMx_ARR, then tim_ocxref is held at 100%. PWM is not possible in this mode.

**PWM center-aligned mode**

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are different from ‘00 (all the remaining configurations having the same effect on the tim_ocxref/tim_ocx signals). The compare flag is set when the counter counts up, when it counts down or both when it counts up and down depending on the CMS bits configuration. The direction bit
(DIR) in the TIMx_CR1 register is updated by hardware and must not be changed by software. Refer to Center-aligned mode (up/down counting) on page 1252.

Figure 389 shows some center-aligned PWM waveforms in an example where:
- TIMx_ARR=8,
- PWM mode is the PWM mode 1,
- The flag is set when the counter counts down corresponding to the center-aligned mode 1 selected for CMS=01 in TIMx_CR1 register.

Hints on using center-aligned mode:
- When starting in center-aligned mode, the current up-down configuration is used. It means that the counter counts up or down depending on the value written in the DIR bit.
in the TIMx_CR1 register. Moreover, the DIR and CMS bits must not be changed at the same time by the software.

- Writing to the counter while running in center-aligned mode is not recommended as it can lead to unexpected results. In particular:
  - The direction is not updated if a value greater than the auto-reload value is written in the counter (TIMx_CNT>TIMx_ARR). For example, if the counter was counting up, it continues to count up.
  - The direction is updated if 0 or the TIMx_ARR value is written in the counter but no Update Event UEV is generated.

- The safest way to use center-aligned mode is to generate an update by software (setting the UG bit in the TIMx_EGR register) just before starting the counter and not to write the counter while it is running.

**Dithering mode**

The PWM mode effective resolution can be increased by enabling the dithering mode, using the DITHEN bit in the TIMx_CR1 register. This applies to both the CCR (for duty cycle resolution increase) and ARR (for PWM frequency resolution increase).

The operating principle is to have the actual CCR (or ARR) value slightly changed (adding or not one timer clock period) over 16 consecutive PWM periods, with predefined patterns. This allows a 16-fold resolution increase, considering the average duty cycle or PWM period. The Figure 390 below presents the dithering principle applied to 4 consecutive PWM cycles.

![Figure 390. Dithering principle](image)

When the dithering mode is enabled, the register coding is changed as following (see Figure 391 for example):

- The 4 LSBs are coding for the enhanced resolution part (fractional part).
- The MSBs are left-shifted by 4 places and are coding for the base value. In 16-bit mode, the 16-bit format is maintained.
Note: The ARR and CCR values will be updated automatically if the DITHEN bit is set / reset (for instance, if ARR= 0x05 with DITHEN=0, it will be updated to ARR = 0x50 with DITHEN=1). The following sequence must be followed when resetting the DITHEN bit:

1. CEN and ARPE bits must be reset.
2. The ARR[3:0] bits must be reset.
3. The DITHEN bit must be reset.
4. The CCIF flags must be cleared.
5. The CEN bit can be set (eventually with ARPE = 1).

Figure 391. Data format and register coding in dithering mode

The minimum frequency is given by the following formula:

\[
\text{Resolution} = \frac{F_{\text{Tim}}}{F_{\text{pwm}}} \Rightarrow F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{\text{Max}_{\text{Resolution}}}
\]

Dithering mode disabled: \( F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{65536} \)

Dithering mode (16-bit timer): \( F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{65535 + \frac{15}{16}} \)

Dithering mode (32-bit timer): \( F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{268435454 + \frac{15}{16}} \)
**Note:** For 16-bit timers, the maximum TIMx_ARR and TIMxCCRy values are limited to 0xFFFFEF in dithering mode (corresponds to 65534 for the integer part and 15 for the dithered part). For 32-bit timers, the maximum TIMx_ARR and TIMxCCRy values are limited to 0xFFFFFFFFEF in dithering mode (corresponds to 264435454 for the integer part and 15 for the dithered part).

As shown on the Figure 392 and Figure 393 below, the dithering mode is used to increase the PWM resolution.

**Figure 392. PWM resolution vs frequency (16-bit mode)**

![Figure 392](image1)

**Figure 393. PWM resolution vs frequency (32-bit mode)**

![Figure 393](image2)

The duty cycle and / or period changes are spread over 16 consecutive periods, as described in the Figure 394 below.
Figure 394. PWM dithering pattern

<table>
<thead>
<tr>
<th>Counter period</th>
<th>CCR1 value</th>
<th>322</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Compare1 value</td>
<td>21 20 20 20 20 20 20 21 20 20 20 20</td>
</tr>
<tr>
<td></td>
<td>CCR2 value</td>
<td>326</td>
</tr>
<tr>
<td></td>
<td>Compare2 value</td>
<td>21 20 21 20 20 20 20 21 20 20 20 20</td>
</tr>
<tr>
<td></td>
<td>CCR3 value</td>
<td>334</td>
</tr>
<tr>
<td></td>
<td>Compare3 value</td>
<td>21 21 21 21 21 21 20 21 21 21 21 20</td>
</tr>
<tr>
<td></td>
<td>CCR4 value</td>
<td>336</td>
</tr>
<tr>
<td></td>
<td>Compare4 value</td>
<td>21 21 21 21 21 21 21 21 21 21 21 21</td>
</tr>
<tr>
<td></td>
<td>ARR value</td>
<td>643</td>
</tr>
<tr>
<td></td>
<td>Auto-Reload value</td>
<td>41 40 40 40 41 40 40 41 40 40 40 40</td>
</tr>
</tbody>
</table>

The auto-reload and compare values increments are spread following specific patterns described in the Table 279 below. The dithering sequence is done to have increments distributed as evenly as possible and minimize the overall ripple.
The dithering mode is also available in center-aligned PWM mode (CMS bits in TIMx_CR1 register are not equal to '00'). In this case, the dithering pattern is applied over 8 consecutive PWM periods, considering the up and down counting phases as shown in the Figure 395 below.

**Figure 395. Dithering effect on duty cycle in center-aligned PWM mode**

![Figure 395](MSv50950V1)

*Table 279. CCR and ARR register change dithering pattern*

<table>
<thead>
<tr>
<th>LSB value</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0010</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0100</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0101</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0110</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0111</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1000</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1001</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>1010</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1011</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>1100</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1101</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1110</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1111</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
</tbody>
</table>

*Table 280* below shows how the dithering pattern is added in center-aligned PWM mode.
### Asymmetric PWM mode

Asymmetric mode allows two center-aligned PWM signals to be generated with a programmable phase shift. While the frequency is determined by the value of the TIMx_ARR register, the duty cycle and the phase-shift are determined by a pair of TIMx_CCRx registers. One register controls the PWM during up-counting, the second during down counting, so that PWM is adjusted every half PWM cycle:

- tim_oc1refc (or tim_oc2refc) is controlled by TIMx_CCR1 and TIMx_CCR2
- tim_oc3refc (or tim_oc4refc) is controlled by TIMx_CCR3 and TIMx_CCR4

Asymmetric PWM mode can be selected independently on two channels (one tim_ocx output per pair of CCR registers) by writing ‘1110’ (Asymmetric PWM mode 1) or ‘1111’ (Asymmetric PWM mode 2) in the OCxM bits in the TIMx_CCMRx register.

**Note:** The OCxM[3:0] bit field is split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

When a given channel is used as asymmetric PWM channel, its secondary channel can also be used. For instance, if an tim_oc1refc signal is generated on channel 1 (Asymmetric PWM mode 1), it is possible to output either the tim_oc2ref signal on channel 2, or an tim_oc2refc signal resulting from asymmetric PWM mode 2.

---

### Table 280. CCR register change dithering pattern in center-aligned PWM mode

<table>
<thead>
<tr>
<th>LSB value</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Up</td>
<td>Dn</td>
<td>Up</td>
<td>Dn</td>
<td>Up</td>
<td>Dn</td>
<td>Up</td>
<td>Dn</td>
</tr>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0010</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0100</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>0101</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0110</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>0111</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>1000</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
</tr>
<tr>
<td>1001</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
</tr>
<tr>
<td>1010</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1011</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1100</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1101</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1110</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1111</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
</tbody>
</table>
Figure 396 shows an example of signals that can be generated using Asymmetric PWM mode (channels 1 to 4 are configured in Asymmetric PWM mode 2).

Figure 396. Generation of 2 phase-shifted PWM signals with 50% duty cycle

29.4.13 Combined PWM mode

Combined PWM mode allows two edge or center-aligned PWM signals to be generated with programmable delay and phase shift between respective pulses. While the frequency is determined by the value of the TIMx_ARR register, the duty cycle and delay are determined by the two TIMx_CCRx registers. The resulting signals, \text{tim\_ocxrefc}, are made of an OR or AND logical combination of two reference PWMs:

- \text{tim\_oc1refc} (or \text{tim\_oc2refc}) is controlled by TIMx\_CCR1 and TIMx\_CCR2
- \text{tim\_oc3refc} (or \text{tim\_oc4refc}) is controlled by TIMx\_CCR3 and TIMx\_CCR4

Combined PWM mode can be selected independently on two channels (one \text{tim\_ocx} output per pair of CCR registers) by writing ‘1100’ (Combined PWM mode 1) or ‘1101’ (Combined PWM mode 2) in the OCxM bits in the TIMx\_CCMRx register.

When a given channel is used as combined PWM channel, its secondary channel must be configured in the opposite PWM mode (for instance, one in Combined PWM mode 1 and the other in Combined PWM mode 2).

Note: The OCxM[3:0] bit field is split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

Figure 397 shows an example of signals that can be generated using combined PWM mode, obtained with the following configuration:

- Channel 1 is configured in Combined PWM mode 2,
- Channel 2 is configured in PWM mode 1,
- Channel 3 is configured in Combined PWM mode 2,
- Channel 4 is configured in PWM mode 1
29.4.14 Clearing the \texttt{tim\_ocxref} signal on an external event

The \texttt{tim\_ocxref} signal of a given channel can be cleared when a high level is applied on the \texttt{tim\_ocref\_clr\_int} input (OCxCE enable bit in the corresponding TIMx\_CCMRx register set to 1). \texttt{tim\_ocxref} remains low until the next transition to the active state, on the following PWM cycle. This function can only be used in Output compare and PWM modes. It does not work in Forced mode.

The \texttt{tim\_ocref\_clr\_int} source depends on the OCR\textit{E}F clear selection feature implementation, refer to Section 29.3: TIM2/TIM3/TIM4/TIM5 implementation.

If the OCR\textit{E}F clear selection feature is implemented, the \texttt{tim\_ocref\_clr\_int} can be selected between the \texttt{tim\_ocref\_clr} input and the \texttt{tim\_etrf\_input} (\texttt{tim\_etrf\_in\_after\_the\_filter}) by configuring the OCCS bit in the TIMx\_SMCR register. The \texttt{tim\_ocref\_clr} input can be selected among several \texttt{tim\_ocref\_clr[7:0]} inputs, using the OCRSEL[2:0] bitfield in the TIMx\_AF2 register, as shown in Figure 398 below.
If the OCREF clear selection feature is not implemented, the tim_ocref_clr_int input is directly connected to the tim_etrf input.

For example, the tim_ocref_clr_int signal can be connected to the output of a comparator to be used for current handling. In this case, tim_etrf_in must be configured as follows:

1. The external trigger prescaler must be kept off: bits ETPS[1:0] in the TIMx_SMCR register are cleared to 00.
2. The external clock mode 2 must be disabled: bit ECE in the TIM1_SMCR register is cleared to 0.
3. The external trigger polarity (ETP) and the external trigger filter (ETF) can be configured according to the application’s needs.

Figure 399 shows the behavior of the tim_ocxref signal when the tim_etrf input becomes high, for both values of the OCxCE enable bit. In this example, the timer TIMx is programmed in PWM mode.
Note: In case of a PWM with a 100% duty cycle (if CCRx>ARR), tim_ocxref is enabled again at the next counter overflow.

29.4.15 One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. One-pulse mode is selected by setting the OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

- CNT<CCRx ≤ ARR (in particular, 0<CCRx),

![Figure 400. Example of One-pulse mode](image)

For example one may want to generate a positive pulse on tim_oc1 with a length of t\text{PULSE} and after a delay of t\text{DELAY} as soon as a positive edge is detected on the tim_ti2 input pin.

Let’s use tim_ti2fp2 as trigger 1:

1. Select the proper tim_ti2_in[15:0] source (internal or external) with the TI2SEL[3:0] bits in the TIMx_TISEL register.
2. Map tim_ti2fp2 on tim_ti2 by writing CC2S=01 in the TIMx_CCMR1 register.
3. tim_ti2fp2 must detect a rising edge, write CC2P=0 and CC2NP='0' in the TIMx_CCER register.
4. Configure tim_ti2fp2 as trigger for the slave mode controller (tim_trgi) by writing TS=00110 in the TIMx_SMCR register.
5. tim_ti2fp2 is used to start the counter by writing SMS to ‘110 in the TIMx_SMCR register (trigger mode).
The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The $t_{\text{DELAY}}$ is defined by the value written in the TIMx_CCR1 register.
- The $t_{\text{PULSE}}$ is defined by the difference between the auto-reload value and the compare value (TIMx_ARR - TIMx_CCR1).
- Let’s say one want to build a waveform with a transition from ‘0’ to ‘1’ when a compare match occurs and a transition from ‘1’ to ‘0’ when the counter reaches the auto-reload value. To do this PWM mode 2 must be enabled by writing OC1M=111 in the TIMx_CCMR1 register. Optionally the preload registers can be enabled by writing OC1PE=1 in the TIMx_CCMR1 register and ARPE in the TIMx_CR1 register. In this case one has to write the compare value in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the UG bit and wait for external trigger event on tim_ti2. CC1P is written to ‘0’ in this example.

In our example, the DIR and CMS bits in the TIMx_CR1 register must be low.

Since only 1 pulse (Single mode) is needed, a 1 must be written in the OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0). When OPM bit in the TIMx_CR1 register is set to ‘0’, so the Repetitive Mode is selected.

**Particular case: tim_ocx fast enable:**

In One-pulse mode, the edge detection on tim_tix input set the CEN bit which enables the counter. Then the comparison between the counter and the compare value makes the output toggle. But several clock cycles are needed for these operations and it limits the minimum delay $t_{\text{DELAY}}\text{min}$ we can get.

If one wants to output a waveform with the minimum delay, the OCxFE bit can be set in the TIMx_CCMRx register. Then tim_ocxref (and tim_ocx) is forced in response to the stimulus, without taking in account the comparison. Its new level is the same as if a compare match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.

**29.4.16 Retriggerable one-pulse mode**

This mode allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length, but with the following differences with Non-retriggerable one-pulse mode described in Section 29.4.15:

- The pulse starts as soon as the trigger occurs (no programmable delay)
- The pulse is extended if a new trigger occurs before the previous one is completed

The timer must be in Slave mode, with the bits SMS[3:0] = ‘1000’ (Combined Reset + trigger mode) in the TIMx_SMCR register, and the OCxM[3:0] bits set to ‘1000’ or ‘1001’ for Retriggerable OPM mode 1 or 2.

If the timer is configured in Up-counting mode, the corresponding CCRx must be set to 0 (the ARR register sets the pulse length). If the timer is configured in Down-counting mode CCRx must be above or equal to ARR.

*Note: In Retriggerable one-pulse mode, the CCxIF flag is not significant.

The OCxM[3:0] and SMS[3:0] bit fields are split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

This mode must not be used with center-aligned PWM modes. It is mandatory to have CMS[1:0] = 00 in TIMx_CR1.
29.4.17 Pulse on compare mode

A pulse can be generated upon compare match event. A signal with a programmable pulse width generated when the counter value equals a given compare value, for debugging or synchronization purposes.

This mode is available for any slave mode selection, including encoder modes, in edge and center aligned counting modes. It is solely available for channel 3 and channel 4. The pulse generator is unique and is shared by the two channels, as shown on the Figure 402 below.

The Figure 403 below shows how the pulse is generated for edge-aligned and encoder operating modes.
This output compare mode is selected using the OC3M[3:0] and OC4M[3:0] bit fields in TIMx_CCMR2 register.

The pulse width is programmed using the PW[7:0] bitfield in the register, using a specific clock prescaled according to PWPRSC[2:0] bits, as follows:

\[ t_{PW} = PW[7:0] \times t_{PWG} \]

where \( t_{PWG} = (2^{(PWPRSC[2:0])}) \times t_{tim\_ker\_ck} \).

This gives the resolution and maximum values depending on the prescaler value.

The pulse is retriggerable: a new trigger while the pulse is ongoing, causes the pulse to be extended.

**Note:** If the two channels are enabled simultaneously, the pulses are issued independently as long as the trigger on one channel is not overlapping the pulse generated on the concurrent output. On the opposite, if the two triggers are overlapping, the pulse width related to the 1st arriving trigger is extended (because of the re-trigger), while the pulse width of the last arriving trigger is correct (as shown on the Figure 404 below).
29.4.18 Encoder interface mode

Quadrature encoder

To select Encoder Interface mode write SMS=’0001 in the TIMx_SMCR register if the counter is counting on tim_t1 edges only, SMS=’0010 if it is counting on tim_t2 edges only and SMS=’0011 if it is counting on both tim_t1 and tim_t2 edges.

Select the tim_t1 and tim_t2 polarity by programming the CC1P and CC2P bits in the TIMx_CCER register. CC1NP and CC2NP must be kept cleared. When needed, the input filter can be programmed as well.

The two inputs tim_t1 and tim_t2 are used to interface to an incremental encoder. Refer to Table 281. The counter is clocked by each valid transition on tim_t1fp1 or tim_t2fp2 (tim_t1 and tim_t2 after input filter and polarity selection, tim_t1fp1=tim_t1 if not filtered and not inverted, tim_t2fp2=tim_t2 if not filtered and not inverted) assuming that it is enabled (CEN bit in TIMx_CR1 register written to ‘1). The sequence of transitions of the two inputs is evaluated and generates count pulses as well as the direction signal. Depending on the sequence the counter counts up or down, the DIR bit in the TIMx_CR1 register is modified by hardware accordingly. The DIR bit is calculated at each transition on any input (tim_t1 or tim_t2), whatever the counter is counting on tim_t1 only, tim_t2 only or both tim_t1 and tim_t2.

Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value in the TIMx_ARR register (0 to ARR or ARR down to 0 depending on the direction). So the TIMx_ARR must be configured before starting. In the same way, the capture, compare, prescaler, trigger output features continue to work as normal. Encoder mode and External clock mode 2 are not compatible and must not be selected together.

In this mode, the counter is modified automatically following the speed and the direction of the-quadrature encoder and its content, therefore, always represents the encoder’s position. The count direction corresponds to the rotation direction of the connected sensor. The table summarizes the possible combinations, assuming tim_t1 and tim_t2 do not switch at the same time.
A quadrature encoder can be connected directly to the MCU without external interface logic. However, comparators are normally be used to convert the encoder’s differential outputs to digital signals. This greatly increases noise immunity. The third encoder output which indicate the mechanical zero position, may be connected to the external trigger input and trigger a counter reset.

Figure 405 gives an example of counter operation, showing count signal generation and direction control. It also shows how input jitter is compensated where both edges are selected. This might occur if the sensor is positioned near to one of the switching points. For this example we assume that the configuration is the following:

- CC1S = 01 (TIMx_CCMR1 register, tim_ti1fp1 mapped on tim_ti1)
- CC2S = 01 (TIMx_CCMR1 register, tim_ti2fp2 mapped on tim_ti2)
- CC1P and CC1NP = ‘0’ (TIMx_CCER register, tim_ti1fp1 noninverted, tim_ti1fp1 = tim_ti1)
- CC2P and CC2NP = ‘0’ (TIMx_CCER register, tim_ti2fp2 noninverted, tim_ti2fp2 = tim_ti2)
- SMS = 0011 (TIMx_SMCR register, both inputs are active on both rising and falling edges)
- CEN = 1 (TIMx_CR1 register, Counter is enabled)

### Table 281. Counting direction versus encoder signals (CC1P = CC2P = 0)

<table>
<thead>
<tr>
<th>Active edge</th>
<th>SMS[3:0]</th>
<th>Level on opposite signal (tim_ti1fp1 for tim_ti2, tim_ti2fp2 for tim_ti1)</th>
<th>tim_ti1fp1 signal</th>
<th>tim_ti2fp2 signal</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Rising</td>
<td>Falling</td>
</tr>
<tr>
<td>Counting on</td>
<td>1110</td>
<td>High</td>
<td>Down</td>
<td>No count</td>
</tr>
<tr>
<td>tim_ti1 only</td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td>x1 mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Counting on</td>
<td>1111</td>
<td>High</td>
<td>No count</td>
<td>Up</td>
</tr>
<tr>
<td>tim_ti2 only</td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>Down</td>
</tr>
<tr>
<td>x1 mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Counting on</td>
<td>0001</td>
<td>High</td>
<td>Down</td>
<td>No count</td>
</tr>
<tr>
<td>tim_ti1 only</td>
<td></td>
<td>Low</td>
<td>Up</td>
<td>No count</td>
</tr>
<tr>
<td>x2 mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Counting on</td>
<td>0010</td>
<td>High</td>
<td>No count</td>
<td>Up</td>
</tr>
<tr>
<td>tim_ti2 only</td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>Down</td>
</tr>
<tr>
<td>x2 mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Counting on</td>
<td>0011</td>
<td>High</td>
<td>Down</td>
<td>Up</td>
</tr>
<tr>
<td>tim_ti1 and</td>
<td></td>
<td>Low</td>
<td>Up</td>
<td>Down</td>
</tr>
<tr>
<td>tim_ti2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>x4 mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Figure 405. Example of counter operation in encoder interface mode

Figure 406 gives an example of counter behavior when tim_ti1fp1 polarity is inverted (same configuration as above except CC1P=1).

Figure 406. Example of encoder interface mode with tim_ti1fp1 polarity inverted
The Figure 407 below shows the timer counter value during a speed reversal, for various counting modes.

**Figure 407. Quadrature encoder counting modes**

The timer, when configured in Encoder Interface mode provides information on the sensor's current position. Dynamic information can be obtained (speed, acceleration, deceleration) by measuring the period between two encoder events using a second timer configured in capture mode. The output of the encoder which indicates the mechanical zero can be used for this purpose. Depending on the time between two events, the counter can also be read at regular times. This can be done by latching the counter value into a third input capture register if available (then the capture signal must be periodic and can be generated by another timer). when available, it is also possible to read its value through a DMA request.

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the update interrupt flag (UIF) into the timer counter register's bit 31 (TIMxCNT[31]). This allows both the counter value and a potential roll-over condition signaled by the UIFCPY flag to be read in an atomic way. It eases the calculation of angular speed by avoiding race conditions caused, for instance, by a processing shared between a background task (counter reading) and an interrupt (update interrupt).

There is no latency between the UIF and UIFCPY flag assertions.

In 32-bit timer implementations, when the IUFREMAP bit is set, bit 31 of the counter is overwritten by the UIFCPY flag upon read access (the counter's most significant bit is only accessible in write mode).

**Clock plus direction encoder mode**

In addition to the quadrature encoder mode, the timer offers support other types of encoders.

In the “clock plus direction” mode shown on Figure 408, the clock is provided on a single line, on tim_ti2, while the direction is forced using the tim_ti1 input.
This mode is enabled with the SMS[3:0] bitfield in the TIMx_SMCR register, as following:
- 1010: x2 mode, the counter is updated on both rising and falling edges of the clock
- 1011: x1 mode, the counter is updated on a single clock edge, as per CC2P bit value:
  CC2P = 0 corresponds to rising edge sensitivity and CC2P = 1 corresponds to falling edge sensitivity

The polarity of the direction signal on tim_ti1 is set with the CC1P bit: 0 corresponds to positive polarity (up-counting when tim_ti1 is high and down-counting when tim_ti1 is low) and CC1P = 1 corresponds to negative polarity (up-counting when tim_ti1 is low).

### Directional Clock encoder mode

In the “directional clock” mode on Figure 409, the clocks are provided on two lines, with a single one at once, depending on the direction, so as to have one up-counting clock line and one down-counting clock line.

This mode is enabled with the SMS[3:0] bitfield in the TIMx_SMCR register, as following:
- 1100: x2 mode, the counter is updated on both rising and falling edges of any of the two clock line. The CC1P and CC2P bits are coding for the clock idle state. CCxP = 0 corresponds to high-level idle state (refer to Figure 409 below) and CCxP = 1 corresponds to low-level idle state (refer to Figure 410 below).
- 1101: x1 mode, the counter is updated on a single clock edge, as per CC1P and CC2P bit value. CCxP = 0 corresponds to falling edge sensitivity and high-level idle state (refer to Figure 409 below), CCxP = 1 corresponds to rising edge sensitivity and low-level idle state (refer to Figure 410 below).
The Table 282 here-below details how the directional clock mode operates, for any input transition.
Index Input

The counter can be reset by an Index signal coming from the encoder, indicating an absolute reference position. The Index signal must be connected to the tim__etr__in input. It can be filtered using the digital input filter.

The index functionality is enabled with the IE bit in the TIMx_ECR register. The IE bit must be set only in encoder mode, when the SMS[3:0] bitfield has the following values: 0001, 0010, 011, 1010, 1011, 1100, 1101, 1110, 1111.

Commercially available encoders are proposed with several options for index pulse conditioning, as per the Figure 411 below:

- gated with A and B: the pulse width is 1/4 of one channel period, aligned with both A and B edges
- gated with A (or gated with B): the pulse width is 1/2 of one channel period, aligned with the two edges on channel A (resp. channel B)
- ungated: the pulse width is up to one channel period, without any alignment to the edges

<table>
<thead>
<tr>
<th>Directional clock mode</th>
<th>SMS[3:0]</th>
<th>Level on opposite signal (tim_t1fp1 for tim_t1, tim_t2fp2 for tim_t1)</th>
<th>tim_t1fp1 signal</th>
<th>tim_t2fp2 signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>x2 mode, CCxP=0</td>
<td>1100</td>
<td>High</td>
<td>Down</td>
<td>Down</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td>x2 mode, CCxP=1</td>
<td>1100</td>
<td>High</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>Down</td>
<td>Down</td>
</tr>
<tr>
<td>x1 mode, CCxP=0</td>
<td>1101</td>
<td>High</td>
<td>No count</td>
<td>Down</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td>x1 mode, CCxP=1</td>
<td>1101</td>
<td>High</td>
<td>No count</td>
<td>No count</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low</td>
<td>Down</td>
<td>No count</td>
</tr>
</tbody>
</table>

Table 282. Counting direction versus encoder signals and polarity settings
The circuitry tolerates jitter on index signal, whatever the gating mode, as shown on Figure 412 below.

In ungated mode, the signal must be strictly below 2 encoder periods. If the pulse width is greater or equal to 2 encoder period, the counter is reset multiple times.

The timer supports the 3 gating options identically, without any specific programming needed. It is only necessary to define on which encoder state (i.e. channel A and channel B state combination) the index must be synchronized, using the IPOS[1:0] bitfield in the TIMx_ECR register.

The Index detection event acts differently depending on counting direction to ensure symmetrical operation during speed reversal:

- The counter is reset during up-counting (DIR bit = 0)
- The counter is set to TIMx_ARR when down counting

This allows the index to be generated on the very same mechanical angular position whatever the counting direction. The Figure 413 below shows at which position is the index generated, for a simplistic example (an encoder providing 4 edges per mechanical rotation).
The Figure 413 below presents waveforms and corresponding values for IPOS[1:0] = 11. It shows that the instant at which the counter value is forced is automatically adjusted depending on the counting direction:

- Counter set to 0 when encoder state is ‘11’ (ChA=1, ChB=1), when up-counting (DIR bit = 0).
- Counter set to TIMx_ARR when exiting the ‘11’ state, when down-counting (DIR bit = 1).

An interrupt can be issued upon index detection event.

The arrows are indicating on which transition is the index event interrupt generated.

The Figure 414 below presents waveforms and corresponding values for IPOS[1:0] = 11. It shows that the instant at which the counter value is forced is automatically adjusted depending on the counting direction:

- Counter set to 0 when encoder state is ‘11’ (ChA=1, ChB=1), when up-counting (DIR bit = 0).
- Counter set to TIMx_ARR when exiting the ‘11’ state, when down-counting (DIR bit = 1).

An interrupt can be issued upon index detection event.

The arrows are indicating on which transition is the index event interrupt generated.

The Figure 415 below presents waveforms and corresponding values for the ungated mode. The arrows are indicating on which transition is the index event generated.
The Figure 416 below shows how the ‘gated on A & B’ mode is handled, for various pulse alignment scenario. The arrows are indicating on which transition is the index event generated.

The Figure 417 and Figure 418 detail the case where the subsequent index pulse may be narrower than one quarter of the encoder clock period.
Figure 417. Encoder mode behavior in case of narrow index pulse (IPOS[1:0] = 11)
The Figure 419 below shows how the index is managed in x1 and x2 modes.
Figure 419. Index behavior in x1 and x2 mode (IPOS[1:0] = 01)

Directional index sensitivity

The IDIR[1:0] bitfield in the TIMx_ECR register allows the index to be active only in a selected counting direction.

The Figure 420 below shows the relationship between index and counter reset events, depending on IDIR[1:0] value.

Note: The IDR[1:0] bitfield must be written when IE bit is reset (index mode disabled).

Note: The directional index sensitivity is not supported in clock + direction mode. When SMS[3:0] = 1010 or 1011, the IDIR[1:0] must be set to 00.
**Special first index event management**

The FIDX bit in the TIMx_ECR register allows the Index to be taken only once, as shown on the **Figure 421** below. Once the first index has arrived, any subsequent index is ignored. If needed, the circuitry can be re-armed by writing the FIDX bit to 0 and setting it again to 1.

*Note:* When FIDX = 1, the index can be issued twice (IDXF flag set) if the direction changes at position 0 (index active).

**Index management in non-quadrature mode**

The **Figure 422** and **Figure 423** below detail how the index is managed in directional clock mode and clock plus direction mode, when the SMS[3:0] bitfield is equal to 1010, 1011, 1100, 1101.
For both of these modes, the index sensitivity is set with the IPOS[0] bit as following:

- IPOS[0] = 0: Index is detected on clock low level
- IPOS[0] = 1: Index is detected on clock high level

The IPOS[1] bit is not-significant.

**Figure 422. Index behavior in clock + direction mode, IPOS[0] = 1**

**Figure 423. Index behavior in directional clock mode, IPOS[0] = 1**

**Encoder error management**

For encoder configurations where 2 quadrature signals are available, it is possible to detect transition errors. The reading on the 2 inputs corresponds to a 2-bit gray code which can be represented as a state diagram, on the **Figure 424.** below. A single bit is expected to change at once. An erroneous transition sets the TERRF interrupt flag in the TIMx_SR status register. A transition error interrupt is generated if the TERRIE bit is set in the TIMx_DIER register.
For encoder having an Index signal, it is possible to detect abnormal operation resulting in an excess of pulses per revolution. An encoder with N pulses per revolution provides 4xN counts per revolution. The Index signal resets the counter every 4xN clock periods.

If the counter value is incremented from TIMx_ARR to 0 or decremented from 0 to TIMxARR value without any index event, this is reported as an Index position error.

The overflow threshold is programmed using the TIMx_ARR register. A 1000 lines encoder results in a counter value being between 0 and 3999 (in 4x reading mode). The overflow detection threshold must be programmed by setting TIMx_ARR = 3999 + 1 = 4000.
The error assertion is delayed to the transition 0 to 1 when in up-counting. This is cope with narrow index pulses in gated A and B mode, as shown on Figure 425 below.

**Figure 425. Up-counting encoder error detection**
In down-counting mode, the detection is conditioned by a preliminary transition from 1 to 0. This is to cope with narrow index pulses in gated A and B mode, as shown on Figure 426 below, to avoid any false error detection in case the encoder dithers between TIMx.ARR and 0 immediately after the index detection.

**Figure 426. Down-counting encode error detection**

An index error sets the IERRF interrupt flag in the TIMx_SR status register. An index error interrupt is generated if the IERRIE bit is set in the TIMx_DIER register.

**Functional encoder Interrupts**

The following interrupts are also available in encoder mode:

- **Direction change:** any change of the counting direction in encoder mode causes the DIR bit in the TIMx_CR1 register to toggle. The direction change sets the DIRF interrupt flag in the TIMx_SR status register. A direction change interrupt is generated if the DIRIE bit is set in the TIMx_DIER register.

- **Index event:** the Index event sets the IDXF interrupt flag in the TIMx_SR status register. An Index interrupt is generated if the IDXIE bit is set in the TIMx_DIER register.
Slave mode selection preload for run-time encoder mode update

It may be necessary to switch from one encoder mode to another during run-time. This is typically done at high-speed to decrease the Update interrupt rate, by switching from x4 to x2 to x1 mode, as shown on the Figure 427 below.

For this purpose, the SMS[3:0] bit can be preloaded. This is enabled by setting the SMSPE enable bit in the TIMx_SMCR register. The trigger for the transfer from SMS[3:0] preload to active value can be selected with the SMSPS bit in the TIMx_SMCR register.

- SMSPS = 0: the transfer is triggered by the update event (UEV) occurring when the counter overflows when upcounting, and underflows when downcounting. This mode must be used only when index is disabled (bit IE = 0).
- SMSPS = 1: the transfer is triggered by the Index event.

Figure 427. Encoder mode change with preload transferred on update (SMSPS = 0)

Encoder clock output

The encoder mode operating principle is not perfectly suited for high-resolution velocity measurements, at low speed, as it requires a relatively long integration time to have a sufficient number of clock edges and a precise measurement.

At low speed, a better solution is to do an edge-to-edge clock period measurement. This can be achieved using a slave timer. The timer can output the encoder clock information on the tim_trgo output. The slave timer can then perform a period measurement and provide velocity information for each and every encoder clock edge.

This mode is enabled by setting the MMS[3:0] bitfield to 1000, in the TIMx_CR2 register. It is valid for the following SMS[3:0] values: 0001, 0010, 0011, 1010, 1011, 1100, 1101, 1110, 1111. Any other SMS[3:0] code is not allowed and may lead to unexpected behavior.

29.4.19 Direction bit output

It is possible to output a direction signal out of the timer, on the tim_oc3 and tim_oc4 output signals (copy of the DIR bit in the TIMx_CR1 register). This is achieved by setting the OC3M[3:0] or the OC4M[3:0] bit field to 1011 in the TIMx_CCMR2 register.
This feature can be used for monitoring the counting direction (or rotation direction) in encoder mode, or to have a signal indicating the up/down phases in center-aligned PWM mode.

### 29.4.20 UIF bit remapping

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the update interrupt flag (UIF) into bit 31 of the timer counter register’s bit 31 (TIMxCNT[31]). This is used to atomically read both the counter value and a potential roll-over condition signaled by the UIFCPY flag. It eases the calculation of angular speed by avoiding race conditions caused, for instance, by a processing shared between a background task (counter reading) and an interrupt (update interrupt).

There is no latency between the UIF and UIFCPY flag assertions.

In 32-bit timer implementations, when the IUFREMAP bit is set, bit 31 of the counter is overwritten by the UIFCPY flag upon read access (the counter’s most significant bit is only accessible in write mode).

### 29.4.21 Timer input XOR function

The TI1S bit in the TIM1xx_CR2 register, allows the input filter of channel 1 to be connected to the output of a XOR gate, combining the three input pins tim_ti1, tim_ti2 and tim_ti3.

The XOR output can be used with all the timer input functions such as trigger or input capture.

An example of this feature used to interface Hall sensors is given in Section 28.3.29: Interfacing with Hall sensors on page 1174.

### 29.4.22 Timers and external trigger synchronization

The TIMx Timers can be synchronized with an external trigger in several modes: Reset mode, Gated mode, Trigger mode, Reset + trigger and gated + reset modes.

#### Slave mode: Reset mode

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx_ARR, TIMx_CCRx) are updated.

In the following example, the upcounter is cleared in response to a rising edge on tim_ti1 input:

1. Configure the channel 1 to detect rising edges on tim_ti1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S = 01 in the TIMx_CCMR1 register. Write CC1P=0 and CC1NP=0 in TIMx_CCER register to validate the polarity (and detect rising edges only).
2. Configure the timer in reset mode by writing SMS=100 in TIMx_SMCR register. Select tim_ti1 as the input source by writing TS=00101 in TIMx_SMCR register.
3. Start the counter by writing CEN=1 in the TIMx_CR1 register.

The counter starts counting on the internal clock, then behaves normally until tim_ti1 rising edge. When tim_ti1 rises, the counter is cleared and restarts from 0. In the meantime, the
trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA request can be sent if enabled (depending on the TIE and TDE bits in TIMx_DIER register).

The following figure shows this behavior when the auto-reload register TIMx_ARR=0x36. The delay between the rising edge on tim_ti1 and the actual reset of the counter is due to the resynchronization circuit on tim_ti1 input.

**Figure 428. Control circuit in reset mode**

<table>
<thead>
<tr>
<th>tim_ti1</th>
<th>UG</th>
<th>tim_cnt_ck, tim_psc_ck</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Slave mode: Gated mode**

The counter can be enabled depending on the level of a selected input.

In the following example, the upcounter counts only when tim_ti1 input is low:

1. Configure the channel 1 to detect low levels on tim_ti1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S=01 in TIMx_CCMR1 register. Write CC1P=1 and CC1NP=0 in TIMx_CCER register to validate the polarity (and detect low level only).

2. Configure the timer in gated mode by writing SMS=101 in TIMx_SMCR register. Select tim_ti1 as the input source by writing TS=00101 in TIMx_SMCR register.

3. Enable the counter by writing CEN=1 in the TIMx_CR1 register (in gated mode, the counter doesn’t start if CEN=0, whatever is the trigger input level).

The counter starts counting on the internal clock as long as tim_ti1 is low and stops as soon as tim_ti1 becomes high. The TIF flag in the TIMx_SR register is set both when the counter starts or stops.

The delay between the rising edge on tim_ti1 and the actual stop of the counter is due to the resynchronization circuit on tim_ti1 input.
**Note:** The configuration “CCxP=CCxNP=1” (detection of both rising and falling edges) does not have any effect in gated mode because gated mode acts on a level and not on an edge.

### Slave mode: Trigger mode

The counter can start in response to an event on a selected input.

In the following example, the upcounter starts in response to a rising edge on TIM2 input:

1. Configure the channel 2 to detect rising edges on TIM2. Configure the input filter duration (in this example, we do not need any filter, so we keep IC2F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. CC2S bits are selecting the input capture source only, CC2S=01 in TIMx_CCMR1 register. Write CC2P=1 and CC2NP=0 in TIMx_CCRER register to validate the polarity (and detect low level only).

2. Configure the timer in trigger mode by writing SMS=110 in TIMx_SMCR register. Select TIM2 as the input source by writing TS=00110 in TIMx_SMCR register.

When a rising edge occurs on TIM2, the counter starts counting on the internal clock and the TIF flag is set.

The delay between the rising edge on TIM2 and the actual start of the counter is due to the resynchronization circuit on TIM2 input.
Slave mode selection preload for run-time encoder mode update

The SMS[3:0] bit can be preloaded. This is enabled by setting the SMSPE enable bit in the TIMx_SMCR register. The trigger for the transfer from SMS[3:0] preload to active value is the update event (UEV) occurring when the counter overflows.

Slave mode – combined reset + trigger mode

In this case, a rising edge of the selected trigger input (tim_trgi) reinitializes the counter, generates an update of the registers, and starts the counter.

This mode is used for one-pulse mode.

Slave mode – combined gated + reset mode

The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops and is reset as soon as the trigger becomes low. Both start and stop of the counter are controlled.

This mode is used to detect out-of-range PWM signal (duty cycle exceeding a maximum expected value).

Slave mode – external clock mode 2 + trigger mode

The external clock mode 2 can be used in addition to another slave mode (except external clock mode 1 and encoder mode). In this case, the tim_etra_in signal is used as external clock input, and another input can be selected as trigger input when operating in reset mode, gated mode or trigger mode. It is recommended not to select tim_etra_in as tim_trgi through the TS bits of TIMx_SMCR register.

In the following example, the upcounter is incremented at each rising edge of the tim_etra_in signal as soon as a rising edge of tim_t1 occurs:

1. Configure the external trigger input circuit by programming the TIMx_SMCR register as follows:
   - ETF = 0000: no filter
   - ETPS=00: prescaler disabled
   - ETP=0: detection of rising edges on tim_etra_in and ECE=1 to enable the external clock mode 2.

2. Configure the channel 1 as follows, to detect rising edges on TI:
   - IC1F=0000: no filter.
   - The capture prescaler is not used for triggering and does not need to be configured.
   - CC1S=01 in TIMx_CCMR1 register to select only the input capture source
   - CC1P=0 and CC1NP=0 in TIMx_CCER register to validate the polarity (and detect rising edge only).

3. Configure the timer in trigger mode by writing SMS=110 in TIMx_SMCR register. Select tim_t1 as the input source by writing TS=00101 in TIMx_SMCR register.

A rising edge on tim_t1 enables the counter and sets the TIF flag. The counter then counts on tim_etra_in rising edges.

The delay between the rising edge of the tim_etra_in signal and the actual reset of the counter is due to the resynchronization circuit on tim_etra_in input.
29.4.23 Timer synchronization

The TIMx timers are linked together internally for timer synchronization or chaining. When one Timer is configured in Master Mode, it can reset, start, stop or clock the counter of another Timer configured in Slave Mode.

*Figure 432* and *Figure 433* show examples of master/slave timer connections.

*Figure 432. Master/Slave timer example*
Figure 433. Master/slave connection example with 1 channel only timers

<table>
<thead>
<tr>
<th>TIM_mstr</th>
<th>TIM_slv</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td></td>
</tr>
<tr>
<td>Prescaler</td>
<td>Counter</td>
</tr>
<tr>
<td>Output control</td>
<td></td>
</tr>
<tr>
<td>tim_oc1</td>
<td></td>
</tr>
<tr>
<td>Compare 1</td>
<td></td>
</tr>
<tr>
<td>TIM_CH1</td>
<td></td>
</tr>
<tr>
<td>TS</td>
<td>Slave mode control</td>
</tr>
<tr>
<td>tim_trgo</td>
<td>CK_PSC</td>
</tr>
<tr>
<td>SMS</td>
<td>Prescaler</td>
</tr>
<tr>
<td>Input trigger selection</td>
<td>Counter</td>
</tr>
</tbody>
</table>

**Note:** The timers with one channel only (see Figure 433) do not feature a master mode. However, the tim_oc1 output signal can serve as trigger for slave timer (see TIMx internal trigger connection table in Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals). The tim_oc1 signal pulse width must be programmed to be at least 2 clock cycles of the destination timer, to make sure the slave timer detects the trigger. For instance, if the destination timer tim_ker_ck clock is 4 times slower than the source timer, the OC1 pulse width must be 8 clock cycles.

**Using one timer as prescaler for another timer**

For example, TIM_mstr can be configured to act as a prescaler for TIM_slv. Refer to Figure 432. To do this:

1. Configure TIM_mstr in master mode so that it outputs a periodic trigger signal on each update event UEV. If MMS=010 is written in the TIM_mstr_CR2 register, a rising edge is output on tim_trgo each time an update event is generated.
2. To connect the tim_trgo output of TIM_mstr to TIM_slv, TIM_slv must be configured in slave mode using ITR2 as internal trigger. This is selected through the TS bits in the TIM_slv_SMCR register (writing TS=00010).
3. Then the slave mode controller must be put in external clock mode 1 (write SMS=111 in the TIM_slv_SMCR register). This causes TIM_slv to be clocked by the rising edge of the periodic TIM_mstr trigger signal (which correspond to the TIM_mstr counter overflow).
4. Finally both timers must be enabled by setting their respective CEN bits (TIMx_CR1 register).

**Note:** If tim_ocx is selected on TIM_mstr as the trigger output (MMS=1xx), its rising edge is used to clock the counter of TIM_slv.

**Using one timer to enable another timer**

In this example, we control the enable of TIM_slv with the output compare 1 of TIM_mstr. Refer to Figure 432 for connections. TIM_slv counts on the divided internal clock only when tim_oc1ref of TIM_mstr is high. Both counter clock frequencies are divided by 3 by the prescaler compared to tim_ker_ck (f_{tim_cnt_ck} = f_{tim_ker_ck}/3).
1. Configure TIM_mstr master mode to send its Output Compare 1 Reference (tim_oc1ref) signal as trigger output (MMS=100 in the TIM_mstr_CR2 register).
2. Configure the TIM_mstr tim_oc1ref waveform (TIM_mstr_CCMR1 register).
3. Configure TIM_slv to get the input trigger from TIM_mstr (TS=00010 in the TIM_slv_SMCR register).
4. Configure TIM_slv in gated mode (SMS=101 in TIM_slv_SMCR register).
5. Enable TIM_slv by writing ‘1’ in the CEN bit (TIM_slv_CR1 register).
6. Start TIM_mstr by writing ‘1’ in the CEN bit (TIM_mstr_CR1 register).

**Note:** The slave timer counter clock is not synchronized with the master timer counter clock, this mode only affects the TIM_slv counter enable signal.

![Figure 434. Gating TIM_slv with tim_oc1ref of TIM_mstr](MSv62376V1)

In the example in **Figure 434**, the TIM_slv counter and prescaler are not initialized before being started. So they start counting from their current value. It is possible to start from a given value by resetting both timers before starting TIM_mstr. Then any value can be written in the timer counters. The timers can easily be reset by software using the UG bit in the TIMx_EGR registers.

In the next example (refer to **Figure 435**), we synchronize TIM_mstr and TIM_slv. TIM_mstr is the master and starts from 0. TIM_slv is the slave and starts from 0xE7. The prescaler ratio is the same for both timers. TIM_slv stops when TIM_mstr is disabled by writing ‘0’ to the CEN bit in the TIM_mstr_CR1 register:
1. Configure TIM_mstr master mode to send its Output Compare 1 Reference (tim_oc1ref) signal as trigger output (MMS=100 in the TIM_mstr_CR2 register).
2. Configure the TIM_mstr tim_oc1ref waveform (TIM_mstr_CCMR1 register).
3. Configure TIM_slv to get the input trigger from TIM_mstr (TS=00010 in the TIM_slv_SMCR register).
4. Configure TIM_slv in gated mode (SMS=101 in TIM_slv_SMCR register).
5. Reset TIM_mstr by writing ‘1’ in UG bit (TIM_mstr_EGR register).
6. Reset TIM_slv by writing ‘1’ in UG bit (TIM_slv_EGR register).
7. Initialize TIM_slv to 0xE7 by writing ‘0xE7’ in the TIM_slv counter (TIM_slv_CNT).
8. Enable TIM_slv by writing ‘1’ in the CEN bit (TIM_slv_CR1 register).
9. Start TIM_mstr by writing ‘1’ in the CEN bit (TIM_mstr_CR1 register).
10. Stop TIM_mstr by writing ‘0’ in the CEN bit (TIM_mstr_CR1 register).

**Figure 435. Gating TIM_slv with Enable of TIM_mstr**

Using one timer to start another timer

In this example, we set the enable of TIM_slv with the update event of TIM_mstr. Refer to Figure 432 for connections. TIM_slv starts counting from its current value (which can be non-zero) on the divided internal clock as soon as the update event is generated by TIM_mstr. When TIM_slv receives the trigger signal its CEN bit is automatically set and the counter counts until we write ‘0’ to the CEN bit in the TIM_slv_CR1 register. Both counter clock frequencies are divided by 3 by the prescaler compared to tim_ker_ck (f_{tim_cnt_ck} = f_{tim_ker_ck}/3).

1. Configure TIM_mstr master mode to send its Update Event (UEV) as trigger output (MMS=010 in the TIM_mstr_CR2 register).
2. Configure the TIM_mstr period (TIM_mstr_ARR registers).
3. Configure TIM_slv to get the input trigger from TIM_mstr (TS=00010 in the TIM_slv_SMCR register).
4. Configure TIM_slv in trigger mode (SMS=110 in TIM_slv_SMCR register).
5. Start TIM_mstr by writing ‘1’ in the CEN bit (TIM_mstr_CR1 register).
As in the previous example, both counters can be initialized before starting counting. *Figure 437* shows the behavior with the same configuration as in *Figure 436* but in trigger mode (SMS=110 in the TIM_slv_SMCR register) instead of gated mode.

**Starting 2 timers synchronously in response to an external trigger**

In this example, we set the enable of TIM_mstr when its tim_ti1 input rises, and the enable of TIM_slv with the enable of TIM_mstr. Refer to *Figure 432* for connections. To ensure the counters are aligned, TIM_mstr must be configured in Master/Slave mode (slave with respect to tim_ti1, master with respect to TIM_slv):
1. Configure TIM_mstr master mode to send its Enable as trigger output (MMS=001 in the TIM_mstr_CR2 register).

2. Configure TIM_mstr slave mode to get the input trigger from tim_ti1 (TS=00100 in the TIM_mstr_SMCR register).

3. Configure TIM_mstr in trigger mode (SMS=110 in the TIM_mstr_SMCR register).

4. Configure the TIM_mstr in Master/Slave mode by writing MSM=1 (TIM_mstr_SMCR register).

5. Configure TIM_slv to get the input trigger from TIM_mstr (TS=00000 in the TIM_slv_SMCR register).

6. Configure TIM_slv in trigger mode (SMS=110 in the TIM_slv_SMCR register).

When a rising edge occurs on tim_ti1 (TIM_mstr), both counters start counting synchronously on the internal clock and both TIF flags are set.

Note: In this example both timers are initialized before starting (by setting their respective UG bits). Both counters start from 0, but an offset can easily be inserted between them by writing any of the counter registers (TIMx_CNT). One can see that the master/slave mode insert a delay between CNT_EN and CK_PSC on TIM_mstr.

Figure 438. Triggering TIM_mstr and TIM_slv with TIM_mstr tim_ti1 input

Note: The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.

29.4.24 ADC triggers

The timer can generate an ADC triggering event with various internal signals, such as reset, enable or compare events.

Note: The clock of the slave peripherals (such as timer, ADC) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
29.4.25 DMA burst mode

The TIMx timers have the capability to generate multiple DMA requests upon a single event. The main purpose is to be able to re-program part of the timer multiple times without software overhead, but it can also be used to read several registers in a row, at regular intervals.

The DMA controller destination is unique and must point to the virtual register TIMx_DMAR. On a given timer event, the timer launches a sequence of DMA requests (burst). Each write into the TIMx_DMAR register is actually redirected to one of the timer registers.

The DBL[4:0] bits in the TIMx_DCR register set the DMA burst length. The timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address, i.e. the number of transfers (either in half-words or in bytes).

The DBA[4:0] bits in the TIMx_DCR registers define the DMA base address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register:

Example:

00000: TIMx_CR1
00001: TIMx_CR2
00010: TIMx_SMCR

As an example, the timer DMA burst feature is used to update the contents of the CCRx registers (x = 2, 3, 4) upon an update event, with the DMA transferring half words into the CCRx registers.

This is done in the following steps:

1. Configure the corresponding DMA channel as follows:
   - DMA channel peripheral address is the DMAR register address
   - DMA channel memory address is the address of the buffer in the RAM containing the data to be transferred by DMA into CCRx registers.
   - Number of data to transfer = 3 (See note below).
   - Circular mode disabled.
2. Configure the DCR register by configuring the DBA and DBL bit fields as follows:
   - DBL = 3 transfers, DBA = 0xE.
3. Enable the TIMx update DMA request (set the UDE bit in the DIER register).
4. Enable TIMx
5. Enable the DMA channel

This example is for the case where every CCRx register has to be updated once. If every CCRx register is to be updated twice for example, the number of data to transfer must be 6. Let's take the example of a buffer in the RAM containing data1, data2, data3, data4, data5 and data6. The data is transferred to the CCRx registers as follows: on the first update DMA request, data1 is transferred to CCR2, data2 is transferred to CCR3, data3 is transferred to CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is transferred to CCR3 and data6 is transferred to CCR4.

Note: A null value can be written to the reserved registers.
29.4.26 TIM2/TIM3/TIM4/TIM5 DMA requests

The TIM2/TIM3/TIM4/TIM5 can generate a DMA requests, as shown in Table 283.

<table>
<thead>
<tr>
<th>DMA request signal</th>
<th>DMA acronym</th>
<th>DMA request</th>
<th>Enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_upd_dma</td>
<td>TIM_UP</td>
<td>Update</td>
<td>UDE</td>
</tr>
<tr>
<td>tim_cc1_dma</td>
<td>TIM_CH1</td>
<td>Capture/compare 1</td>
<td>CC1DE</td>
</tr>
<tr>
<td>tim_cc2_dma</td>
<td>TIM_CH2</td>
<td>Capture/compare 2</td>
<td>CC2DE</td>
</tr>
<tr>
<td>tim_cc3_dma</td>
<td>TIM_CH3</td>
<td>Capture/compare 3</td>
<td>CC3DE</td>
</tr>
<tr>
<td>tim_cc4_dma</td>
<td>TIM_CH4</td>
<td>Capture/compare 4</td>
<td>CC4DE</td>
</tr>
<tr>
<td>tim_trg_dma</td>
<td>TIM_TRIG</td>
<td>Trigger</td>
<td>TDE</td>
</tr>
</tbody>
</table>

Note: Some timer’s DMA requests may not be connected to the DMA controller. Refer to the DMA section(s) for more details.

29.4.27 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 with FPU core halted), the TIMx counter can either continues to work normally or stops.

The behavior in debug mode can be programmed with a dedicated configuration bit per timer in the Debug support (DBG) module.

For more details, refer to section Debug support (DBG).

29.4.28 TIM2/TIM3/TIM4/TIM5 low-power modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect, peripheral is active. The interrupts can cause the device to exit from Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>The timer operation is stopped and the register content is kept. No interrupt can be generated.</td>
</tr>
<tr>
<td>Standby</td>
<td>The timer is powered-down and must be reinitialized after exiting the Standby mode.</td>
</tr>
</tbody>
</table>
## 29.4.29 TIM2/TIM3/TIM4/TIM5 interrupts

The TIM2/TIM3/TIM4/TIM5 can generate multiple interrupts, as shown in Table 285.

### Table 285. Interrupt requests

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop and Standby mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_UP</td>
<td>Update</td>
<td>UIF</td>
<td>UIE</td>
<td>write 0 in UIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_CC</td>
<td>Capture/compare 1</td>
<td>CC1IF</td>
<td>CC1IE</td>
<td>write 0 in CC1IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 2</td>
<td>CC2IF</td>
<td>CC2IE</td>
<td>write 0 in CC2IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 3</td>
<td>CC3IF</td>
<td>CC3IE</td>
<td>write 0 in CC3IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 4</td>
<td>CC4IF</td>
<td>CC4IE</td>
<td>write 0 in CC4IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_TRG</td>
<td>Trigger</td>
<td>TIF</td>
<td>TIE</td>
<td>write 0 in TIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_DIR _IDX</td>
<td>Index</td>
<td>IDXF</td>
<td>IDXIE</td>
<td>write 0 in IDXF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Direction</td>
<td>DIRF</td>
<td>DIRIE</td>
<td>write 0 in DIRF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_IERR</td>
<td>Index Error</td>
<td>IERRF</td>
<td>IERRIE</td>
<td>write 0 in IERRF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>TIM_TER</td>
<td>Transition Error</td>
<td>TERRF</td>
<td>TERRIE</td>
<td>write 0 in TERRF</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
29.5 TIM2/TIM3/TIM4/TIM5 registers

Refer to Section 1.2 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

29.5.1 TIMx control register 1 (TIMx_CR1) (x = 2 to 5)

Address offset: 0x000
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15:13 Reserved</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10 Reserved</th>
<th>Bit 9:8</th>
<th>Bit 7</th>
<th>Bit 6:5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>DITHEN</td>
<td>UIFREMAP</td>
<td>CKD[1:0]</td>
<td>ARPE</td>
<td>CMS[1:0]</td>
<td>DIR</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:13 Reserved, must be kept at reset value.

Bit 12 **DITHEN**: Dithering Enable

0: Dithering disabled
1: Dithering enabled

*Note: The DITHEN bit can only be modified when CEN bit is reset.*

Bit 11 **UIFREMAP**: UIF status bit remapping

0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.

Bit 10 Reserved, must be kept at reset value.

Bits 9:8 **CKD[1:0]**: Clock division

This bit-field indicates the division ratio between the timer clock (tim_ker_ck) frequency and sampling clock used by the digital filters (tim_etr_in, tim_tix),

00: \( t_{DTS} = t_{\text{tim_ker_ck}} \)
01: \( t_{DTS} = 2 \times t_{\text{tim_ker_ck}} \)
10: \( t_{DTS} = 4 \times t_{\text{tim_ker_ck}} \)
11: Reserved

Bit 7 **ARPE**: Auto-reload preload enable

0: TIMx_ARR register is not buffered
1: TIMx_ARR register is buffered

Bits 6:5 **CMS[1:0]**: Center-aligned mode selection

00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.
10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.
11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.

*Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)*
29.5.2 TIMx control register 2 (TIMx_CR2)(x = 2 to 5)

Address offset: 0x004
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:26  Reserved, must be kept at reset value.

Bits 24:8  Reserved, must be kept at reset value.

Bit 7  **TI1S**: tim_t1 selection  
0: The tim_t1_in[15:0] multiplexer output is to tim_t1 input  
1: The tim_t1_in[15:0], tim_t2_in[15:0] and tim_t3_in[15:0] multiplexers outputs are XORed and connected to the tim_t1 input. See also **Section 28.3.29: Interfacing with Hall sensors** on page 1174.

Bits 25, 6, 5, 4  **MMS[3:0]**: Master mode selection  
These bits are used to select the information to be sent in master mode to slave timers for synchronization (tim_trgo). The combination is as follows:

0000: **Reset** - the UG bit from the TIMx_EGR register is used as trigger output (tim_trgo). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on tim_trgo is delayed compared to the actual reset.

0001: **Enable** - the Counter enable signal, CNT_EN, is used as trigger output (tim_trgo). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on tim_trgo, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).

0010: **Update** - The update event is selected as trigger output (tim_trgo). For instance a master timer can then be used as a prescaler for a slave timer.

0011: **Compare Pulse** - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred (tim_trgo).

0100: **Compare** - tim_oc1refc signal is used as trigger output (tim_trgo)

0101: **Compare** - tim_oc2refc signal is used as trigger output (tim_trgo)

0110: **Compare** - tim_oc3refc signal is used as trigger output (tim_trgo)

0111: **Compare** - tim_oc4refc signal is used as trigger output (tim_trgo)

1000: **Encoder Clock output** - The encoder clock signal is used as trigger output (tim_trgo). This code is valid for the following SMS[3:0] values: 0001, 0010, 0011, 1010, 1011, 1100, 1101, 1110, 1111. Any other SMS[3:0] code is not allowed and may lead to unexpected behavior.

Others: Reserved

*Note:* The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.

Bit 3  **CCDS**: Capture/compare DMA selection  
0: CCx DMA request sent when CCx event occurs  
1: CCx DMA requests sent when update event occurs

Bits 2:0  Reserved, must be kept at reset value.
### 29.5.3 TIMx slave mode control register (TIMx_SMCR)(x = 2 to 5)

Address offset: 0x008  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:26</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>
| Bit 25 | **SMSPS**: SMS preload source  
This bit selects whether the events that triggers the SMS[3:0] bitfield transfer from preload to active  
0: The transfer is triggered by the Timer’s Update event  
1: The transfer is triggered by the Index event |
| Bit 24 | **SMSPE**: SMS preload enable  
This bit selects whether the SMS[3:0] bitfield is preloaded  
0: SMS[3:0] bitfield is not preloaded  
1: SMS[3:0] preload is enabled |
| Bits 23:22 | Reserved, must be kept at reset value. |
| Bits 19:17 | Reserved, must be kept at reset value. |
| Bit 15 | **ETP**: External trigger polarity  
This bit selects whether tim_etr_in or tim_etr_in is used for trigger operations  
0: tim_etr_in is non-inverted, active at high level or rising edge  
1: tim_etr_in is inverted, active at low level or falling edge |
| Bit 14 | **ECE**: External clock enable  
This bit enables External clock mode 2.  
0: External clock mode 2 disabled  
1: External clock mode 2 enabled. The counter is clocked by any active edge on the tim_etrf signal. |
| Note: | Setting the ECE bit has the same effect as selecting external clock mode 1 with tim_trgi connected to tim_etrf (SMS=111 and TS=00111).  
It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, tim_trgi must not be connected to tim_etrf in this case (TS bits must not be 00111). If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is tim_etrf. |
| Bits 13:12 | **ETPS[1:0]**: External trigger prescaler  
External trigger signal tim_etrp frequency must be at most 1/4 of tim_ker_ck frequency. A prescaler can be enabled to reduce tim_etrp frequency. It is useful when inputting fast external clocks on tim_etrp_in.  
00: Prescaler OFF  
01: tim_etrp frequency divided by 2  
10: tim_etrp frequency divided by 4  
11: tim_etrp frequency divided by 8 |
Bits 11:8 **ETF[3:0]:** External trigger filter

This bit-field then defines the frequency used to sample tim_etrp signal and the length of the digital filter applied to tim_etrp. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

- 0000: No filter, sampling is done at $f_{DTS}$
- 0001: \( f_{SAMPLING} = f_{tim\_ker\_ck}, N=2 \)
- 0010: \( f_{SAMPLING} = f_{tim\_ker\_ck}, N=4 \)
- 0011: \( f_{SAMPLING} = f_{tim\_ker\_ck}, N=8 \)
- 0100: \( f_{SAMPLING} = f_{DTS}/2, N=6 \)
- 0101: \( f_{SAMPLING} = f_{DTS}/2, N=8 \)
- 0110: \( f_{SAMPLING} = f_{DTS}/4, N=6 \)
- 0111: \( f_{SAMPLING} = f_{DTS}/4, N=8 \)
- 1000: \( f_{SAMPLING} = f_{DTS}/8, N=6 \)
- 1001: \( f_{SAMPLING} = f_{DTS}/8, N=8 \)
- 1010: \( f_{SAMPLING} = f_{DTS}/16, N=5 \)
- 1011: \( f_{SAMPLING} = f_{DTS}/16, N=6 \)
- 1100: \( f_{SAMPLING} = f_{DTS}/32, N=5 \)
- 1101: \( f_{SAMPLING} = f_{DTS}/32, N=6 \)
- 1110: \( f_{SAMPLING} = f_{DTS}/32, N=8 \)
- 1111: \( f_{SAMPLING} = f_{DTS}/32, N=8 \)

Bit 7 **MSM:** Master/Slave mode

- 0: No action
- 1: The effect of an event on the trigger input (tim_trgi) is delayed to allow a perfect synchronization between the current timer and its slaves (through tim_trgo). It is useful if we want to synchronize several timers on a single external event.
Bits 21, 20, 6, 5, 4  **TS[4:0]: Trigger selection**

This bit-field selects the trigger input to be used to synchronize the counter.

- 00000: Internal trigger 0 (tim_itr0)
- 00001: Internal trigger 1 (tim_itr1)
- 00010: Internal trigger 2 (tim_itr2)
- 00011: Internal trigger 3 (tim_itr3)
- 00100: tim_ti1 edge detector (tim_ti1f_ed)
- 00101: Filtered timer input 1 (tim_ti1fp1)
- 00110: Filtered timer input 2 (tim_ti2fp2)
- 00111: External trigger input (tim_etrf)
- 01000: Internal trigger 4 (tim_itr4)
- 01001: Internal trigger 5 (tim_itr5)
- 01010: Internal trigger 6 (tim_itr6)
- 01011: Internal trigger 7 (tim_itr7)
- 01100: Internal trigger 8 (tim_itr8)
- 01101: Internal trigger 9 (tim_itr9)
- 01110: Internal trigger 10 (tim_itr10)
- 01111: Internal trigger 11 (tim_itr11)
- 10000: Internal trigger 12 (tim_itr12)
- 10001: Internal trigger 13 (tim_itr13)
- 10010: Internal trigger 14 (tim_itr14)
- 10011: Internal trigger 15 (tim_itr15)
- Others: Reserved

See Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals for product specific implementation details.

**Note:** These bits must be changed only when they are not used (for example when SMS = 000) to avoid wrong edge detections at the transition.

Bit 3 **OCCS: OCREF clear selection**

This bit is used to select the OCREF clear source

- 0: tim_ocref_clr_int is connected to the tim_ocref_clr input
- 1: tim_ocref_clr_int is connected to tim_etrf

**Note:** If the OCREF clear selection feature is not supported, this bit is reserved and forced by hardware to '0'. Section 29.3: TIM2/TIM3/TIM4/TIM5 implementation.
Bits 16, 2, 1, 0  **SMS[3:0]**: Slave mode selection

When external signals are selected the active edge of the trigger signal (tim_trgi) is linked to the polarity selected on the external input (refer to ETP bit in TIMx_SMCR for tim_etr_in and CCxP/CCxNP bits in TIMx_CCER register for tim_ti1fp1 and tim_ti2fp2).

0000: Slave mode disabled - if CEN = '1 then the prescaler is clocked directly by the internal clock.

0001: Encoder mode 1 - Counter counts up/down on tim_ti1fp1 edge depending on tim_ti2fp2 level.

0010: Encoder mode 2 - Counter counts up/down on tim_ti2fp2 edge depending on tim_ti1fp1 level.

0011: Encoder mode 3 - Counter counts up/down on both tim_ti1fp1 and tim_ti2fp2 edges depending on the level of the other input.

0100: Reset Mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter and generates an update of the registers.

0101: Gated Mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.

0110: Trigger Mode - The counter starts at a rising edge of the trigger tim_trgi (but it is not reset). Only the start of the counter is controlled.

0111: External Clock Mode 1 - Rising edges of the selected trigger (tim_trgi) clock the counter.

1000: Combined reset + trigger mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter, generates an update of the registers and starts the counter.

1001: Combined gated + reset mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops and is reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.

1010: Encoder mode: Clock plus direction, x2 mode.

1011: Encoder mode: Clock plus direction, x1 mode, tim_ti2fp2 edge sensitivity is set by CC2P.

1100: Encoder mode: Directional Clock, x2 mode.

1101: Encoder mode: Directional Clock, x1 mode, tim_ti1fp1 and tim_ti2fp2 edge sensitivity is set by CC1P and CC2P.

1110: Quadrature encoder mode: x1 mode, counting on tim_ti1fp1 edges only, edge sensitivity is set by CC1P.

1111: Quadrature encoder mode: x1 mode, counting on tim_ti2fp2 edges only, edge sensitivity is set by CC2P.

**Note:** The gated mode must not be used if tim_ti1f_ed is selected as the trigger input (TS=00100). Indeed, tim_ti1f_ed outputs 1 pulse for each transition on tim_ti1f, whereas the gated mode checks the level of the trigger signal.

**Note:** The clock of the slave peripherals (timer, ADC, ...) receiving the tim_trgo signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
### 29.5.4 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5)

Address offset: 0x00C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:24</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>
| Bit 23 | **TERRIE**: Transition error interrupt enable  
| | 0: Transition error interrupt disabled  
| | 1: Transition error interrupt enabled |
| Bit 22 | **IERRIE**: Index error interrupt enable  
| | 0: Index error interrupt disabled  
| | 1: Index error interrupt enabled |
| Bit 21 | **DIRIE**: Direction change interrupt enable  
| | 0: Direction change interrupt disabled  
| | 1: Direction change interrupt enabled |
| Bit 20 | **IDXIE**: Index interrupt enable  
| | 0: Index interrupt disabled  
| | 1: Index interrupt enabled |
| Bits 19:15 | Reserved, must be kept at reset value. |
| Bit 14 | **TDE**: Trigger DMA request enable  
| | 0: Trigger DMA request disabled.  
| | 1: Trigger DMA request enabled. |
| Bit 13 | Reserved, must be kept at reset value. |
| Bit 12 | **CC4DE**: Capture/Compare 4 DMA request enable  
| | 0: CC4 DMA request disabled.  
| | 1: CC4 DMA request enabled. |
| Bit 11 | **CC3DE**: Capture/Compare 3 DMA request enable  
| | 0: CC3 DMA request disabled.  
| | 1: CC3 DMA request enabled. |
| Bit 10 | **CC2DE**: Capture/Compare 2 DMA request enable  
| | 0: CC2 DMA request disabled.  
| | 1: CC2 DMA request enabled. |
| Bit 9 | **CC1DE**: Capture/Compare 1 DMA request enable  
| | 0: CC1 DMA request disabled.  
| | 1: CC1 DMA request enabled. |
| Bit 8 | **UDE**: Update DMA request enable  
| | 0: Update DMA request disabled.  
| | 1: Update DMA request enabled. |
29.5.5 TIMx status register (TIMx_SR)(x = 2 to 5)

Address offset: 0x010
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 7</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>Bit 6</td>
<td>TIE: Trigger interrupt enable</td>
<td>0: Trigger interrupt disabled. 1: Trigger interrupt enabled.</td>
</tr>
<tr>
<td>Bit 5</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
</tr>
<tr>
<td>Bit 4</td>
<td>CC4IE: Capture/Compare 4 interrupt enable</td>
<td>0: CC4 interrupt disabled. 1: CC4 interrupt enabled.</td>
</tr>
<tr>
<td>Bit 3</td>
<td>CC3IE: Capture/Compare 3 interrupt enable</td>
<td>0: CC3 interrupt disabled. 1: CC3 interrupt enabled.</td>
</tr>
<tr>
<td>Bit 2</td>
<td>CC2IE: Capture/Compare 2 interrupt enable</td>
<td>0: CC2 interrupt disabled. 1: CC2 interrupt enabled.</td>
</tr>
<tr>
<td>Bit 1</td>
<td>CC1IE: Capture/Compare 1 interrupt enable</td>
<td>0: CC1 interrupt disabled. 1: CC1 interrupt enabled.</td>
</tr>
<tr>
<td>Bit 0</td>
<td>UIE: Update interrupt enable</td>
<td>0: Update interrupt disabled. 1: Update interrupt enabled.</td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 TERRF: Transition error interrupt flag
This flag is set by hardware when a transition error is detected in encoder mode. It is cleared by software by writing it to ‘0’.
0: No encoder transition error has been detected.
1: An encoder transition error has been detected

Bit 22 IERRF: Index error interrupt flag
This flag is set by hardware when an index error is detected. It is cleared by software by writing it to ‘0’.
0: No index error has been detected.
1: An index error has been detected
Bit 21 **DIRF**: Direction change interrupt flag
This flag is set by hardware when the direction changes in encoder mode (DIR bit value in TIMx_CR is changing). It is cleared by software by writing it to ‘0’.
- 0: No direction change
- 1: Direction change

Bit 20 **IDXF**: Index interrupt flag
This flag is set by hardware when an index event is detected. It is cleared by software by writing it to ‘0’.
- 0: No index event occurred.
- 1: An index event has occurred

Bits 19:13 Reserved, must be kept at reset value.

Bit 12 **CC4OF**: Capture/Compare 4 overcapture flag
Refer to CC1OF description

Bit 11 **CC3OF**: Capture/Compare 3 overcapture flag
Refer to CC1OF description

Bit 10 **CC2OF**: Capture/compare 2 overcapture flag
Refer to CC1OF description

Bit 9 **CC1OF**: Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to ‘0’.
- 0: No overcapture has been detected.
- 1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set

Bits 8:7 Reserved, must be kept at reset value.

Bit 6 **TIF**: Trigger interrupt flag
This flag is set by hardware on the TRG trigger event (active edge detected on tim_trgi input) when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.
- 0: No trigger event occurred.
- 1: Trigger interrupt pending.

Bit 5 Reserved, must be kept at reset value.

Bit 4 **CC4IF**: Capture/Compare 4 interrupt flag
Refer to CC1IF description

Bit 3 **CC3IF**: Capture/Compare 3 interrupt flag
Refer to CC1IF description
Bit 2 **CC2IF**: Capture/Compare 2 interrupt flag
Refer to CC1IF description

Bit 1 **CC1IF**: Capture/compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
- 0: No compare match / No input capture occurred
- 1: A compare match or an input capture occurred

If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in downcounting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.

If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER).

Bit 0 **UIF**: Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
- 0: No update occurred
- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
  - At overflow or underflow and if UDIS=0 in the TIMx_CR1 register.
  - When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
  - When CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register.

29.5.6 **TIMx event generation register (TIMx_EGR)(x = 2 to 5)**
Address offset: 0x014
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TG</td>
<td>CC4G</td>
<td>CC3G</td>
<td>CC2G</td>
<td>CC1G</td>
<td>UG</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:7 Reserved, must be kept at reset value.

Bit 6 **TG**: Trigger generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
- 0: No action
- 1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.

Bit 5 Reserved, must be kept at reset value.

Bit 4 **CC4G**: Capture/compare 4 generation
Refer to CC1G description

Bit 3 **CC3G**: Capture/compare 3 generation
Refer to CC1G description
29.5.7 TIMx capture/compare mode register 1 (TIMx_CCMR1) (x = 2 to 5)

Address offset: 0x018
Reset value: 0x0000 0000

The same register can be used for input capture mode (this section) or for output compare mode (next section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

<table>
<thead>
<tr>
<th>Bit 2</th>
<th>CC2G: Capture/compare 2 generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Refer to CC1G description</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 1</th>
<th>CC1G: Capture/compare 1 generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit is set by software in order to generate an event, it is automatically cleared by hardware.</td>
</tr>
<tr>
<td>0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>A capture/compare event is generated on channel 1:</td>
</tr>
</tbody>
</table>

**If channel CC1 is configured as output:**
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.

**If channel CC1 is configured as input:**
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

<table>
<thead>
<tr>
<th>Bit 0</th>
<th>UG: Update generation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit can be set by software, it is automatically cleared by hardware.</td>
</tr>
<tr>
<td>0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).</td>
</tr>
</tbody>
</table>

Input capture mode

| Bits 31:16 | Reserved, must be kept at reset value. |
| Bits 15:12 | IC2F[3:0]: Input capture 2 filter |
| Bits 11:10 | IC2PSC[1:0]: Input capture 2 prescaler |
Bits 9:8 **CC2S[1:0]**: Capture/compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC2 channel is configured as output.
01: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2.
10: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1.
11: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).

*Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)*.

Bits 7:4 **IC1F[3:0]**: Input capture 1 filter

This bit-field defines the frequency used to sample tim_ti1 input and the length of the digital filter applied to tim_ti1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

0000: No filter, sampling is done at fDTS
0001: fsampling = ftim_ker_ck, N=2
0010: fsampling = ftim_ker_ck, N=4
0011: fSampling = ftim_ker_ck, N=8
0100: fSampling = fDTS/2, N=6
0101: fSampling = fDTS/2, N=8
0110: fSampling = fDTS/4, N=6
0111: fSampling = fDTS/4, N=8
1000: fSampling = fDTS/8, N=6
1001: fSampling = fDTS/8, N=8
1010: fSampling = fDTS/16, N=5
1011: fSampling = fDTS/16, N=6
1100: fSampling = fDTS/16, N=8
1101: fSampling = fDTS/32, N=5
1110: fSampling = fDTS/32, N=6
1111: fSampling = fDTS/32, N=8

Bits 3:2 **IC1PSC[1:0]**: Input capture 1 prescaler

This bit-field defines the ratio of the prescaler acting on CC1 input (tim_ic1). The prescaler is reset as soon as CC1E=0 (TIMx_CCER register).

00: no prescaler, capture is done each time an edge is detected on the capture input
01: capture is done once every 2 events
10: capture is done once every 4 events
11: capture is done once every 8 events

Bits 1:0 **CC1S[1:0]**: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output
01: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1
10: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2
11: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).

*Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).*
29.5.8 TIMx capture/compare mode register 1 [alternate]
(TIMx_CCMR1)(x = 2 to 5)

Address offset: 0x018
Reset value: 0x0000 0000

The same register can be used for output compare mode (this section) or for input capture mode (previous section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

Output compare mode

Bits 31:25 Reserved, must be kept at reset value.

Bits 23:17 Reserved, must be kept at reset value.

Bit 15 OC2CE: Output compare 2 clear enable

Bits 24, 14:12 OC2M[3:0]: Output compare 2 mode refer to OC1M description on bits 6:4

Bit 11 OC2PE: Output compare 2 preload enable

Bit 10 OC2FE: Output compare 2 fast enable

Bits 9:8 CC2S[1:0]: Capture/Compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.
00: CC2 channel is configured as output
01: CC2 channel is configured as input, tim_ic2 is mapped on tim_t12
10: CC2 channel is configured as input, tim_ic2 is mapped on tim_t11
11: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)

Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).

Bit 7 OC1CE: Output compare 1 clear enable

0: tim_oc1ref is not affected by the tim_ocref_clr_int input
1: tim_oc1ref is cleared as soon as a High level is detected on tim_ocref_clr_int input
Bits 16, 6:4  **OC1M[3:0]:** Output compare 1 mode

These bits define the behavior of the output reference signal \( \text{tim\_oc1ref} \) from which \( \text{tim\_oc1} \) is derived. \( \text{tim\_oc1ref} \) is active high whereas \( \text{tim\_oc1} \) active level depends on CC1P bit.

- **0000:** Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs. This mode can be used when the timer serves as a software timebase. When the frozen mode is enabled during timer operation, the output keeps the state (active or inactive) it had before entering the frozen state.

- **0001:** Set channel 1 to active level on match. \( \text{tim\_oc1ref} \) signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

- **0010:** Set channel 1 to inactive level on match. \( \text{tim\_oc1ref} \) signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

- **0011:** Toggle - \( \text{tim\_oc1ref} \) toggles when TIMx_CNT=TIMx_CCR1.

- **0100:** Force inactive level - \( \text{tim\_oc1ref} \) is forced low.

- **0101:** Force active level - \( \text{tim\_oc1ref} \) is forced high.

- **0110:** PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (\( \text{tim\_oc1ref}=0 \)) as long as TIMx_CNT> TIMx_CCR1 else active (\( \text{tim\_oc1ref}=1 \)).

- **0111:** PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT> TIMx_CCR1 else inactive.

- **1000:** Retriggerable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on \( \text{tim\_trgi} \) signal). Then, a comparison is performed as in PWM mode 1 and the channel becomes inactive again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on \( \text{tim\_trgi} \) signal). Then, a comparison is performed as in PWM mode 1 and the channel becomes active again at the next update.

- **1001:** Retriggerable OPM mode 2 - In up-counting mode, the channel is inactive until a trigger event is detected (on \( \text{tim\_trgi} \) signal). Then, a comparison is performed as in PWM mode 2 and the channel becomes inactive again at the next update. In down-counting mode, the channel is active until a trigger event is detected (on \( \text{tim\_trgi} \) signal). Then, a comparison is performed as in PWM mode 1 and the channel becomes active again at the next update.

- **1010:** Reserved.

- **1011:** Reserved.

- **1100:** Combined PWM mode 1 - \( \text{tim\_oc1ref} \) has the same behavior as in PWM mode 1. \( \text{tim\_oc1refc} \) is the logical OR between \( \text{tim\_oc1ref} \) and \( \text{tim\_oc2ref} \).

- **1101:** Combined PWM mode 2 - \( \text{tim\_oc1ref} \) has the same behavior as in PWM mode 2. \( \text{tim\_oc1refc} \) is the logical AND between \( \text{tim\_oc1ref} \) and \( \text{tim\_oc2ref} \).

- **1110:** Asymmetric PWM mode 1 - \( \text{tim\_oc1ref} \) has the same behavior as in PWM mode 1. \( \text{tim\_oc1refc} \) outputs \( \text{tim\_oc1ref} \) when the counter is counting up, \( \text{tim\_oc2ref} \) when it is counting down.

- **1111:** Asymmetric PWM mode 2 - \( \text{tim\_oc1ref} \) has the same behavior as in PWM mode 2. \( \text{tim\_oc1refc} \) outputs \( \text{tim\_oc1ref} \) when the counter is counting up, \( \text{tim\_oc2ref} \) when it is counting down.

**Note:** In PWM mode, the OCREF level changes when the result of the comparison changes, when the output compare mode switches from “frozen” mode to “PWM” mode and when the output compare mode switches from “force active/inactive” mode to “PWM” mode.
**29.5.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 2 to 5)**

Address offset: 0x01C
Reset value: 0x0000 0000

The same register can be used for input capture mode (this section) or for output compare mode (next section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

### Input capture mode

- **Bits 31:16**: Reserved, must be kept at reset value.
- **Bits 15:12**: IC4F[3:0]: Input capture 4 filter
- **Bits 11:10**: IC4PSC[1:0]: Input capture 4 prescaler
29.5.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 2 to 5)

Address offset: 0x01C
Reset value: 0x0000 0000

The same register can be used for output compare mode (this section) or for input capture mode (previous section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

### Output compare mode

Bits 31:25 Reserved, must be kept at reset value.

Bits 23:17 Reserved, must be kept at reset value.

Bit 15 **OC4CE**: Output compare 4 clear enable

Bits 24, 14:12 **OC4M[3:0]**: Output compare 4 mode
   Refer to **OC3M[3:0]**

Bit 11 **OC4PE**: Output compare 4 preload enable

Bit 10 **OC4FE**: Output compare 4 fast enable
Bits 9:8  **CC4S[1:0]**: Capture/Compare 4 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

- **00**: CC4 channel is configured as output
- **01**: CC4 channel is configured as input, tim_ic4 is mapped on tim_ti4
- **10**: CC4 channel is configured as input, tim_ic4 is mapped on tim_ti3
- **11**: CC4 channel is configured as input, tim_ic4 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

**Note:** CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER).

Bit 7  **OC3CE**: Output compare 3 clear enable
Bits 16, 6:4 **OC3M[3:0]:** Output compare 3 mode

These bits define the behavior of the output reference signal tim_oc3ref from which tim_oc3 and tim_oc3n are derived. tim_oc3ref is active high whereas tim_oc3 and tim_oc3n active level depends on CC3P and CC3NP bits.

0000: Frozen - The comparison between the output compare register TIMx_CCR3 and the counter TIMx_CNT has no effect on the outputs (this mode is used to generate a timing base).

0001: Set channel 3 to active level on match. tim_oc3ref signal is forced high when the counter TIMx_CNT matches the capture/compare register 3 (TIMx_CCR3).

0010: Set channel 3 to inactive level on match. tim_oc3ref signal is forced low when the counter TIMx_CNT matches the capture/compare register 3 (TIMx_CCR3).

0011: Toggle - tim_oc3ref toggles when TIMx_CNT=TIMx_CCR3.

0100: Force inactive level - tim_oc3ref is forced low.

0101: Force active level - tim_oc3ref is forced high.

0110: PWM mode 1 - In upcounting, channel 3 is active as long as TIMx_CNT<TIMx_CCR3 else inactive. In downcounting, channel 3 is active as long as TIMx_CNT>TIMx_CCR3 else active (tim_oc3ref='1').

0111: PWM mode 2 - In upcounting, channel 3 is inactive as long as TIMx_CNT<TIMx_CCR3 else active. In downcounting, channel 3 is active as long as TIMx_CNT>TIMx_CCR3 else inactive.

1000: Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes inactive again at the next update.

1001: Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 2 and the channels becomes inactive again at the next update. In down-counting mode, the channel is active until a trigger event is detected (on tim_trgi signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update.

1010: Pulse on compare: a pulse is generated on tim_oc3ref upon CCR3 match event, as per PWPRSC[2:0] and PW[7:0] bitfields programming in TIMxECR.

1011: Direction output. The tim_oc3ref signal is overridden by a copy of the DIR bit.

1100: Combined PWM mode 1 - tim_oc3ref has the same behavior as in PWM mode 1. tim_oc3refc is the logical OR between tim_oc3ref and tim_oc4ref.

1101: Combined PWM mode 2 - tim_oc3ref has the same behavior as in PWM mode 2. tim_oc3refc is the logical AND between tim_oc3ref and tim_oc4ref.

1110: Asymmetric PWM mode 1 - tim_oc3ref has the same behavior as in PWM mode 1. tim_oc3refc outputs tim_oc3ref when the counter is counting up, tim_oc4ref when it is counting down.

1111: Asymmetric PWM mode 2 - tim_oc3ref has the same behavior as in PWM mode 2. tim_oc3refc outputs tim_oc3ref when the counter is counting up, tim_oc4ref when it is counting down.

**Note:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).

**Note:** In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from “frozen” mode to “PWM” mode.

On channels having a complementary output, this bit field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC3M active bits take the new value from the preloaded bits only when a COM event is generated.
29.5.11 TIMx capture/compare enable register (TIMx_CCER)(x = 2 to 5)

Address offset: 0x020

Reset value: 0x0000

Bit 15 **CC4NP**: Capture/Compare 4 output Polarity.
Refer to CC1NP description

Bit 14 Reserved, must be kept at reset value.

Bit 13 **CC4P**: Capture/Compare 4 output Polarity.
Refer to CC1P description

Bit 12 **CC4E**: Capture/Compare 4 output enable.
Refer to CC1E description

Bit 11 **CC3NP**: Capture/Compare 3 output Polarity.
Refer to CC1NP description

Bit 10 Reserved, must be kept at reset value.

Bit 9 **CC3P**: Capture/Compare 3 output Polarity.
Refer to CC1P description

Bit 8 **CC3E**: Capture/Compare 3 output enable.
Refer to CC1E description

Bit 7 **CC2NP**: Capture/Compare 2 output Polarity.
Refer to CC1NP description

Bit 6 Reserved, must be kept at reset value.

Bit 5 **CC2P**: Capture/Compare 2 output Polarity.
Refer to CC1P description

Bit 4 **CC2E**: Capture/Compare 2 output enable.
Refer to CC1E description

---

Note: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER).
Bit 3 **CC1NP**: Capture/Compare 1 output Polarity.

**CC1 channel configured as output**: CC1NP must be kept cleared in this case.

**CC1 channel configured as input**: This bit is used in conjunction with CC1P to define tim_ti1fp1/tim_ti2fp1 polarity. Refer to CC1P description.

Bit 2 Reserved, must be kept at reset value.

Bit 1 **CC1P**: Capture/Compare 1 output Polarity.

0: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)
1: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)

When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of Ti1FP1 and Ti2FP1 for trigger or capture operations.

**CC1NP=0, CC1P=0**: non-inverted/rising edge. The circuit is sensitive to Ti1FP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), Ti1FP1 is not inverted (trigger operation in gated mode or encoder mode).

**CC1NP=0, CC1P=1**: inverted/falling edge. The circuit is sensitive to Ti1FP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), Ti1FP1 is inverted (trigger operation in gated mode or encoder mode).

**CC1NP=1, CC1P=1**: non-inverted/both edges. The circuit is sensitive to both Ti1FP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), Ti1FP1 is not inverted (trigger operation in gated mode).

**CC1NP=1, CC1P=0**: this configuration is reserved, it must not be used.

Bit 0 **CC1E**: Capture/Compare 1 output enable.

0: Capture mode disabled / OC1 is not active
1: Capture mode enabled / OC1 signal is output on the corresponding output pin

### Table 286. Output control bit for standard tim_ocx channels

<table>
<thead>
<tr>
<th>CCxE bit</th>
<th>tim_ocx output state</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Output disabled (not driven by the timer: Hi-Z)</td>
</tr>
<tr>
<td>1</td>
<td>Output enabled (tim_ocx = tim_ocxref + Polarity)</td>
</tr>
</tbody>
</table>

*Note:* The state of the external IO pins connected to the standard tim_ocx channels depends only on the GPIO registers when CCxE=0.

### 29.5.12 TIMx counter (TIMx_CNT)(x = 3, 4)

Address offset: 0x024

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>CNT[15:0]</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>UIF</th>
<th>CPY</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
</tr>
</tbody>
</table>
General-purpose timers (TIM2/TIM3/TIM4/TIM5)

29.5.13 TIMx counter (TIMx_CNT)(x = 2, 5)

Address offset: 0x024
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>UIFCPY_CNT[31]: Value depends on IUFREMAP in TIMx_CR1.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>If IUFREMAP = 0</td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>If IUFREMAP = 1</td>
</tr>
<tr>
<td></td>
<td>UIFCPY: UIF Copy</td>
</tr>
<tr>
<td></td>
<td>This bit is a read-only copy of the UIF bit of the TIMx_ISR register</td>
</tr>
<tr>
<td></td>
<td><strong>Bits 30:16</strong>: Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td></td>
<td><strong>Bits 15:0</strong>: CNT[15:0]: Counter value</td>
</tr>
<tr>
<td></td>
<td>Non-dithering mode (DITHEN = 0)</td>
</tr>
<tr>
<td></td>
<td>The register holds the counter value.</td>
</tr>
<tr>
<td></td>
<td>Dithering mode (DITHEN = 1)</td>
</tr>
<tr>
<td></td>
<td>The register holds the non-dithered part in CNT[15:0]. The fractional part is not available.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>UIFCPY_CNT[31]: Value depends on IUFREMAP in TIMx_CR1.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>If IUFREMAP = 0</td>
</tr>
<tr>
<td></td>
<td>CNT[31]: Most significant bit of counter value</td>
</tr>
<tr>
<td></td>
<td>If IUFREMAP = 1</td>
</tr>
<tr>
<td></td>
<td>UIFCPY: UIF Copy</td>
</tr>
<tr>
<td></td>
<td>This bit is a read-only copy of the UIF bit of the TIMx_ISR register</td>
</tr>
<tr>
<td></td>
<td><strong>Bits 30:0</strong>: CNT[30:0]: Least significant part of counter value</td>
</tr>
<tr>
<td></td>
<td>Non-dithering mode (DITHEN = 0)</td>
</tr>
<tr>
<td></td>
<td>The register holds the counter value.</td>
</tr>
<tr>
<td></td>
<td>Dithering mode (DITHEN = 1)</td>
</tr>
<tr>
<td></td>
<td>The register holds the non-dithered part in CNT[30:0]. The fractional part is not available.</td>
</tr>
</tbody>
</table>

29.5.14 TIMx prescaler (TIMx_PSC)(x = 2 to 5)

Address offset: 0x028
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>PSC[15:0]:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Non-dithering mode (DITHEN = 0)</td>
</tr>
<tr>
<td></td>
<td>The register holds the prescaler value.</td>
</tr>
<tr>
<td></td>
<td>Dithering mode (DITHEN = 1)</td>
</tr>
<tr>
<td></td>
<td>The register holds the non-dithered part in PSC[15:0]. The fractional part is not available.</td>
</tr>
</tbody>
</table>
29.5.15 TIMx auto-reload register (TIMx_ARR)(x = 3, 4)

Address offset: 0x02C  
Reset value: 0x0000 FFFF

<table>
<thead>
<tr>
<th>Bits 31:20 Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 19:0 ARR[19:0]: Low Auto-reload value</td>
</tr>
<tr>
<td>ARR is the value to be loaded in the actual auto-reload register.</td>
</tr>
<tr>
<td>Refer to the Section 29.4.3: Time-base unit on page 1243 for more details about ARR update and behavior.</td>
</tr>
<tr>
<td>The counter is blocked while the auto-reload value is null.</td>
</tr>
<tr>
<td>Non-dithering mode (DITHEN = 0)</td>
</tr>
<tr>
<td>The register holds the auto-reload value.</td>
</tr>
<tr>
<td>Dithering mode (DITHEN = 1)</td>
</tr>
<tr>
<td>The register holds the integer part in ARR[19:4]. The ARR[3:0] bitfield contains the dithered part.</td>
</tr>
</tbody>
</table>

29.5.16 TIMx auto-reload register (TIMx_ARR)(x = 2, 5)

Address offset: 0x02C  
Reset value: 0xFFFF FFFF

<table>
<thead>
<tr>
<th>Bits 31:20 Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 19:0 ARR[19:0]: Low Auto-reload value</td>
</tr>
<tr>
<td>ARR is the value to be loaded in the actual auto-reload register.</td>
</tr>
<tr>
<td>Refer to the Section 29.4.3: Time-base unit on page 1243 for more details about ARR update and behavior.</td>
</tr>
<tr>
<td>The counter is blocked while the auto-reload value is null.</td>
</tr>
<tr>
<td>Non-dithering mode (DITHEN = 0)</td>
</tr>
<tr>
<td>The register holds the auto-reload value.</td>
</tr>
<tr>
<td>Dithering mode (DITHEN = 1)</td>
</tr>
<tr>
<td>The register holds the integer part in ARR[19:4]. The ARR[3:0] bitfield contains the dithered part.</td>
</tr>
</tbody>
</table>
Bits 31:0 **ARR[31:0]:** Auto-reload value
ARR is the value to be loaded in the actual auto-reload register.
Refer to the Section 29.4.3: Time-base unit on page 1243 for more details about ARR update and behavior.
The counter is blocked while the auto-reload value is null.
Non-dithering mode (DITHEN = 0)
The register holds the auto-reload value.
Dithering mode (DITHEN = 1)
The register holds the integer part in ARR[31:4]. The ARR[3:0] bitfield contains the dithered part.

### 29.5.17 TIMx capture/compare register 1 (TIMx_CCR1)(x = 3, 4)

Address offset: 0x034
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Reset Value</th>
<th>Access</th>
<th>Access</th>
<th>Access</th>
<th>Access</th>
<th>Access</th>
<th>Access</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-20</td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19-0</td>
<td>CCR1[19:0]: Capture/compare 1 value</td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

If channel CC1 is configured as output:
CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc1 output.
Non-dithering mode (DITHEN = 0)
The register holds the compare value in CCR1[15:0]. The CCR1[19:16] bits are reset.
Dithering mode (DITHEN = 1)
The register holds the integer part in CCR1[19:4]. The CCR1[3:0] bitfield contains the dithered part.

If channel CC1 is configured as input:
CCR1 is the counter value transferred by the last input capture 1 event (tim_ic1). The TIMx_CCR1 register is read-only and cannot be programmed.
Non-dithering mode (DITHEN = 0)
The CCR1[15:0] bits hold the capture value. The CCR1[19:16] bits are reserved.
Dithering mode (DITHEN = 1)
The register holds the capture in CCR1[19:0]. The CCR1[3:0] bits are reset.
29.5.18 TIMx capture/compare register 1 (TIMx_CCR1)(x = 2, 5)
Address offset: 0x034
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 31:0 CCR1[31:0]: Capture/compare 1 value
- **If channel CC1 is configured as output:**
  CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.
  The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc1 output.
  - **Non-dithering mode (DITHEN = 0)**
    The register holds the compare value.
  - **Dithering mode (DITHEN = 1)**
    The register holds the integer part in CCR1[31:4]. The CCR1[3:0] bitfield contains the dithered part.

- **If channel CC1 is configured as input:**
  CCR1 is the counter value transferred by the last input capture 1 event (tim_ic1). The TIMx_CCR1 register is read-only and cannot be programmed.
  - **Non-dithering mode (DITHEN = 0)**
    The register holds the capture value.
  - **Dithering mode (DITHEN = 1)**
    The register holds the capture in CCR1[31:0]. The CCR1[3:0] bits are reset.

29.5.19 TIMx capture/compare register 2 (TIMx_CCR2)(x = 3, 4)
Address offset: 0x038
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

- **SS**
Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  CCR2[19:0]: Capture/compare 1 value

If channel CC2 is configured as output:
CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc2 output.

Non-dithering mode (DITHEN = 0)
The register holds the compare value in CCR2[15:0]. The CCR2[19:16] bits are reset.

Dithering mode (DITHEN = 1)
The register holds the integer part in CCR2[19:4]. The CCR2[3:0] bitfield contains the dithered part.

If channel CC2 is configured as input:
CCR2 is the counter value transferred by the last input capture 2 event (tim_ic2). The TIMx_CCR2 register is read-only and cannot be programmed.

Non-dithering mode (DITHEN = 0)
The CCR2[15:0] bits hold the capture value. The CCR2[19:16] bits are reserved.

Dithering mode (DITHEN = 1)
The register holds the capture in CCR2[19:0]. The CCR2[3:0] bits are reset.

### 29.5.20 TIMx capture/compare register 2 (TIMx_CCR2)(x = 2, 5)

Address offset: 0x038

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CCR2[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CCR2[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:0 **CCR2[31:0]**: Capture/compare 2 value

**If channel CC2 is configured as output:**
CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc2 output.

**Non-dithering mode (DITHEN = 0)**
The register holds the compare value.

**Dithering mode (DITHEN = 1)**
The register holds the integer part in CCR2[31:4]. The CCR2[3:0] bitfield contains the dithered part.

**If channel CC2 is configured as input:**
CCR2 is the counter value transferred by the last input capture 2 event (tim_ic2). The TIMx_CCR2 register is read-only and cannot be programmed.

**Non-dithering mode (DITHEN = 0)**
The register holds the capture value.

**Dithering mode (DITHEN = 1)**
The register holds the capture in CCR2[31:0]. The CCR2[3:0] bits are reset.

### 29.5.21 TIMx capture/compare register 3 (TIMx_CCR3)(x = 3, 4)

**Address offset**: 0x03C

**Reset value**: 0x00000000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>CCR3[19:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

**CCR3[15:0]**

<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  **CCR3[19:0]:** Capture/compare 3 value

**If channel CC3 is configured as output:**
- CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.
- The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc3 output.
- **Non-dithering mode (DITHEN = 0)**
  - The register holds the compare value in CCR3[15:0]. The CCR3[19:16] bits are reset.
- **Dithering mode (DITHEN = 1)**
  - The register holds the integer part in CCR3[19:4]. The CCR3[3:0] bitfield contains the dithered part.

**If channel CC3 is configured as input:**
- CCR3 is the counter value transferred by the last input capture 3 event (tim_ic3). The TIMx_CCR3 register is read-only and cannot be programmed.
- **Non-dithering mode (DITHEN = 0)**
  - The CCR3[15:0] bits hold the capture value. The CCR3[19:16] bits are reserved.
- **Dithering mode (DITHEN = 1)**
  - The register holds the capture in CCR3[19:0]. The CCR3[3:0] bits are reset.

### 29.5.22  TIMx capture/compare register 3 (TIMx_CCR3)(x = 2, 5)

Address offset: 0x03C

<table>
<thead>
<tr>
<th></th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
<th>28</th>
<th>29</th>
<th>30</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CCR3[31:16]</strong></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
<th>28</th>
<th>29</th>
<th>30</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CCR3[15:0]</strong></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
Bits 31:0 **CCR3[31:0]**: Capture/compare 3 value

**If channel CC3 is configured as output:**
CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc3 output.

- **Non-dithering mode (DITHEN = 0)**
The register holds the compare value.

- **Dithering mode (DITHEN = 1)**
The register holds the integer part in CCR3[31:4]. The CCR3[3:0] bitfield contains the dithered part.

**If channel CC3 is configured as input:**
CCR3 is the counter value transferred by the last input capture 3 event (tim_ic3). The TIMx_CCR3 register is read-only and cannot be programmed.

- **Non-dithering mode (DITHEN = 0)**
The register holds the capture value.

- **Dithering mode (DITHEN = 1)**
The register holds the capture in CCR3[31:0]. The CCR3[3:0] bits are reset.

### 29.5.23 TIMx capture/compare register 4 (TIMx_CCR4)(x = 3, 4)

**Address offset**: 0x040  
**Reset value**: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CCR4[19:16]**  
**CCR4[15:0]**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**CCR4[15:0]**  
**CCR4[19:16]**

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  **CCR4[19:0]**: Capture/compare 4 value

If channel CC4 is configured as output:
- CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR4 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.
- The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc4 output.

  Non-dithering mode (DITHEN = 0)
  - The register holds the compare value in CCR4[15:0]. The CCR4[19:16] bits are reset.
  
  Dithering mode (DITHEN = 1)

If channel CC4 is configured as input:
- CCR4 is the counter value transferred by the last input capture 4 event (tim_ic4). The TIMx_CCR4 register is read-only and cannot be programmed.

  Non-dithering mode (DITHEN = 0)
  - The CCR4[15:0] bits hold the capture value. The CCR4[19:16] bits are reserved.
  
  Dithering mode (DITHEN = 1)
  - The register holds the capture in CCR4[19:0]. The CCR4[3:0] bits are reset.

### 29.5.24  TIMx capture/compare register 4 (TIMx_CCR4)(x = 2, 5)

Address offset: 0x040

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

© STMicroelectronics 2023
29.5.25 TIMx timer encoder control register (TIMx_ECR)(x = 2 to 5)

Address offset: 0x058

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:27 Reserved, must be kept at reset value.

Bits 26:24 PWPRSC[2:0]: Pulse width prescaler

This bitfield sets the clock prescaler for the pulse generator, as following:

\[ t_{PWG} = \left(2^{(PWPRSC[2:0])}\right) \times t_{\text{tim.ker_ck}} \]

Bits 23:16 PW[7:0]: Pulse width

This bitfield defines the pulse duration, as following:

\[ t_W = PW[7:0] \times t_{PWG} \]

Bits 15:8 Reserved, must be kept at reset value.

29.5.25 TIMx timer encoder control register (TIMx_ECR)(x = 2 to 5)

Address offset: 0x058

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:27 Reserved, must be kept at reset value.

Bits 26:24 PWPRSC[2:0]: Pulse width prescaler

This bitfield sets the clock prescaler for the pulse generator, as following:

\[ t_{PWG} = \left(2^{(PWPRSC[2:0])}\right) \times t_{\text{tim.ker_ck}} \]

Bits 23:16 PW[7:0]: Pulse width

This bitfield defines the pulse duration, as following:

\[ t_W = PW[7:0] \times t_{PWG} \]

Bits 15:8 Reserved, must be kept at reset value.
Bits 7:6 **IPOS[1:0]**: Index positioning

In quadrature encoder mode (SMS[3:0] = 0001, 0010, 0011, 1110, 1111), this bit indicates in which AB input configuration the Index event resets the counter.
- 00: Index resets the counter when AB = 00
- 01: Index resets the counter when AB = 01
- 10: Index resets the counter when AB = 10
- 11: Index resets the counter when AB = 11

In directional clock mode or clock plus direction mode (SMS[3:0] = 1010, 1011, 1100, 1101), these bits indicate on which level the Index event resets the counter. In bidirectional clock mode, this applies for both clock inputs.
- x0: Index resets the counter when clock is 0
- x1: Index resets the counter when clock is 1

*Note: IPOS[1] bit is not significant*

Bit 5 **FIDX**: First index

This bit indicates if the first index only is taken into account
- 0: Index is always active
- 1: the first index only resets the counter

Bits 4:3 Reserved, must be kept at reset value.

Bits 2:1 **IDIR[1:0]**: Index direction

This bit indicates in which direction the Index event resets the counter.
- 00: Index resets the counter whatever the direction
- 01: Index resets the counter when up-counting only
- 10: Index resets the counter when down-counting only
- 11: Reserved

*Note: The IDR[1:0] bitfield must be written when IE bit is reset (index disabled).*

Bit 0 **IE**: Index enable

This bit indicates if the Index event resets the counter.
- 0: Index disabled
- 1: Index enabled

### 29.5.26 TIMx timer input selection register (TIMx_TISEL)(x = 2 to 5)

**Address offset**: 0x05C

**Reset value**: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.
Bits 27:24  **TI4SEL[3:0]**: Selects tim_ti4[15:0] input
  0000: tim_ti4_in0: TIMx_CH4
  0001: tim_ti4_in1
  ...
  1111: tim_ti4_in15
  Refer to *Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals* for product specific implementation.

Bits 23:20  Reserved, must be kept at reset value.

Bits 19:16  **TI3SEL[3:0]**: Selects tim_ti3[15:0] input
  0000: tim_ti3_in0: TIMx_CH3
  0001: tim_ti3_in1
  ...
  1111: tim_ti3_in15
  Refer to *Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals* for product specific implementation.

Bits 15:12  Reserved, must be kept at reset value.

Bits 11:8  **TI2SEL[3:0]**: Selects tim_ti2[15:0] input
  0000: tim_ti2_in0: TIMx_CH2
  0001: tim_ti2_in1
  ...
  1111: tim_ti2_in15
  Refer to *Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals* for product specific implementation.

Bits 7:4  Reserved, must be kept at reset value.

Bits 3:0  **TI1SEL[3:0]**: Selects tim_ti1[15:0] input
  0000: tim_ti1_in0: TIMx_CH1
  0001: tim_ti1_in1
  ...
  1111: tim_ti1_in15
  Refer to *Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals* for product specific implementation.

**29.5.27  TIMx alternate function register 1 (TIMx_AF1)(x = 2 to 5)**

Address offset: 0x060
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ETRSEL[3:2]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ETRSEL[1:0]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ETRSEL[15:12]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ETRSEL[1:0]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bits 31:18  Reserved, must be kept at reset value.

Bits 17:14  **ETRSEL[3:0]:** etr_in source selection
These bits select the etr_in input source.
0000: tim_etr0: TIMx_ETR input
0001: tim_etr1
... 1111: tim_etr15
Refer to Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals for product specific implementation.

Bits 13:0  Reserved, must be kept at reset value.

### 29.5.28  TIMx alternate function register 2 (TIMx_AF2)(x = 2 to 5)

**Address offset:** 0x064

**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Value Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:18</td>
<td>Reserved</td>
<td>Must be kept at reset value</td>
</tr>
<tr>
<td>17:14</td>
<td>ETRSEL[3:0]</td>
<td>etr_in source selection</td>
</tr>
<tr>
<td>13:0</td>
<td>Reserved</td>
<td>Must be kept at reset value</td>
</tr>
<tr>
<td>11:0</td>
<td>OCRSEL[2:0]</td>
<td>ocref_clr source selection</td>
</tr>
</tbody>
</table>

Refer to Section 29.4.2: TIM2/TIM3/TIM4/TIM5 pins and internal signals for product specific implementation.

Bits 15:0  Reserved, must be kept at reset value.
29.5.29 TIMx DMA control register (TIMx_DCR)(x = 2 to 5)

Address offset: 0x3DC
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 31:13 Reserved, must be kept at reset value.

Bits 12:8 **DBL[4:0]**: DMA burst length

This 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).

- 00000: 1 transfer
- 00001: 2 transfers
- 00010: 3 transfers
- ...
- 11010: 26 transfers

**Example:** Let us consider the following transfer: DBL = 7 bytes & DBA = TIM2_CR1.

- If DBL = 7 bytes and DBA = TIM2_CR1 represents the address of the byte to be transferred, the address of the transfer is given by the following equation:
  
  \[(\text{TIMx}_\text{CR1 address}) + \text{DBA} + (\text{DMA index})\]

  where DMA index = DBL

  In this example, 7 bytes are added to (TIMx_CR1 address) + DBA, which gives us the address from/to which the data are copied. In this case, the transfer is done to 7 registers starting from the following address: (TIMx_CR1 address) + DBA

According to the configuration of the DMA Data Size, several cases may occur:

- If the DMA Data Size is configured in half-words, 16-bit data are transferred to each of the 7 registers.
- If the DMA Data Size is configured in bytes, the data are also transferred to 7 registers: the first register contains the first MSB byte, the second register, the first LSB byte and so on.

So with the transfer Timer, one also has to specify the size of data transferred by DMA.

Bits 7:5 Reserved, must be kept at reset value.

Bits 4:0 **DBA[4:0]**: DMA base address

This 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.

**Example:**

- 00000: TIMx_CR1,
- 00001: TIMx_CR2,
- 00010: TIMx_SMCR,
- ...
29.5.30 TIMx DMA address for full transfer (TIMx_DMAR)(x = 2 to 5)

Address offset: 0x3E0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>DMAB[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
</tr>
<tr>
<td>15</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DMAB[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:0 DMAB[31:0]: DMA register for burst accesses
A read or write operation to the DMAR register accesses the register located at the address
(TIMx_CR1 address) + (DBA + DMA index) x 4
where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).
### 29.5.31 TIMx register map

TIMx registers are mapped as described in the table below.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>0x000</th>
<th>0x004</th>
<th>0x008</th>
<th>0x00C</th>
<th>0x010</th>
<th>0x014</th>
<th>0x018</th>
<th>0x01C</th>
<th>0x020</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>TIMx_CR1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x004</td>
<td>TIMx_CR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x008</td>
<td>TIMx_SMCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x00C</td>
<td>TIMx_DIER</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x010</td>
<td>TIMx_SR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x014</td>
<td>TIMx_EGR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x018</td>
<td>TIMx_CCMR1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Input Capture mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td></td>
<td>TIMx_CCMR1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Output Compare mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x01C</td>
<td>TIMx_CCMR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Input Capture mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td></td>
<td>TIMx_CCMR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Output Compare mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0x020</td>
<td>TIMx_CCER</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0 0 0</td>
</tr>
</tbody>
</table>
### Table 287. TIM2/TIM3/TIM4/TIM5 register map and reset values (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Description</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x024</td>
<td>TIMx_CNT</td>
<td>CNT[30:16]</td>
<td>0x0000000000000000</td>
<td>CNT[15:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(CNT[31:16] on 32-bit timers only)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x028</td>
<td>TIMx_PSC</td>
<td>PSC[15:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td>0x02C</td>
<td>TIMx_ARR</td>
<td>ARR[19:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(x = 3, 4)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TIMx_ARR</td>
<td>ARR[31:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(x = 2, 5)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x030</td>
<td>TIMx_CCR1</td>
<td>CCR1[19:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(32-bit timers only)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x034</td>
<td>TIMx_CCR2</td>
<td>CCR2[19:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(32-bit timers only)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x038</td>
<td>TIMx_CCR3</td>
<td>CCR3[19:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(32-bit timers only)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x03C</td>
<td>TIMx_CCR4</td>
<td>CCR4[19:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(32-bit timers only)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x040</td>
<td>TIMx_ECR</td>
<td>PWPRSC[2:0]</td>
<td>0x0000000000000000</td>
<td>IP[1:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PW[7:0]</td>
<td></td>
<td>FDX[1:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IDIR[1:0]</td>
</tr>
<tr>
<td>0x058</td>
<td>TIMx_TISEL</td>
<td>T4SEL[3:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td>0x05C</td>
<td>TIMx_TISEL</td>
<td>T3SEL[3:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TIMx_TISEL</td>
<td>T2SEL[3:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TIMx_TISEL</td>
<td>T1SEL[3:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td>0x060</td>
<td>TIMx_AF1</td>
<td>ETRSEL[3:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td>0x064</td>
<td>TIMx_AF2</td>
<td>OCRSEL[2:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td>0x3DC</td>
<td>TIMx_DCR</td>
<td>DBL[4:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TIMx_DCR</td>
<td>DBA[4:0]</td>
<td>0x0000000000000000</td>
<td></td>
</tr>
</tbody>
</table>
Refer to Section 2.2 on page 81 for the register boundary addresses.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x3E0</td>
<td>TIMx_DMAR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
30 General purpose timers (TIM15/TIM16/TIM17)

30.1 TIM15/TIM16/TIM17 introduction

The TIM15/TIM16/TIM17 timers consist of a 16-bit auto-reload counter driven by a programmable prescaler.

They may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare, PWM, complementary PWM with dead-time insertion).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The TIM15/TIM16/TIM17 timers are completely independent, and do not share any resources. TIM15 can be synchronized as described in Section 30.4.26: Timer synchronization (TIM15 only).

30.2 TIM15 main features

TIM15 includes the following features:

- 16-bit auto-reload upcounter
- 16-bit programmable prescaler used to divide (also “on the fly”) the counter clock frequency by any factor between 1 and 65535
- Up to 2 independent channels for:
  - Input capture
  - Output compare
  - PWM generation (edge mode)
  - One-pulse mode output
- Complementary outputs with programmable dead-time (for channel 1 only)
- Synchronization circuit to control the timer with external signals and to interconnect several timers together
- Repetition counter to update the timer registers only after a given number of cycles of the counter
- Break input to put the timer’s output signals in the reset state or a known state
- Interrupt/DMA generation on the following events:
  - Update: counter overflow, counter initialization (by software or internal/external trigger)
  - Trigger event (counter start, stop, initialization or count by internal/external trigger)
  - Input capture
  - Output compare
  - Break input (interrupt request)
30.3 TIM16/TIM17 main features

The TIM16/TIM17 timers include the following features:

- 16-bit auto-reload upcounter
- 16-bit programmable prescaler used to divide (also “on the fly”) the counter clock frequency by any factor between 1 and 65535
- One channel for:
  - Input capture
  - Output compare
  - PWM generation (edge-aligned mode)
  - One-pulse mode output
- Complementary outputs with programmable dead-time
- Repetition counter to update the timer registers only after a given number of cycles of the counter
- Break input to put the timer’s output signals in the reset state or a known state
- Interrupt/DMA generation on the following events:
  - Update: counter overflow
  - Input capture
  - Output compare
  - Break input
### 30.4 TIM15/TIM16/TIM17 functional description

#### 30.4.1 Block diagram

**Figure 439. TIM15 block diagram**

1. Refer to Section 30.4.15: Using the break function for details.
1. Refer to Section 30.4.15: Using the break function for details.
2. This signal can be used as trigger for some slave timer (see internal trigger connection table in next section). See Section 30.4.27: Using timer output as trigger for other timers (TIM16/TIM17 only) for details.

30.4.2 TIM15/TIM16/TIM17 pins and internal signals

Table 288 and Table 289 in this section summarize the TIM inputs and outputs.

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_CH1</td>
<td>Input/Output</td>
<td>Timer multi-purpose channels. Each channel be used for capture, compare, or PWM. TIM_CH1 and TIM_CH2 can also be used as external clock (below 1/4 of the tim_ker_ck clock) and external trigger inputs.</td>
</tr>
<tr>
<td>TIM_CH2(1)</td>
<td>Input/Output</td>
<td></td>
</tr>
<tr>
<td>TIM_CH1N</td>
<td>Output</td>
<td>Timer complementary outputs, derived from TIM_CH1 output with the possibility to have deadtime insertion.</td>
</tr>
<tr>
<td>TIM_BKIN</td>
<td>Input / Output</td>
<td>Break input. This input can also be configured in bidirectional mode.</td>
</tr>
</tbody>
</table>

1. Available for TIM15 only.
### Table 289. TIM internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_ti1_in[15:0]</td>
<td>Input</td>
<td>Internal timer inputs bus. These inputs can be used for capture or as external clock (below 1/4 of the tim_ker_ck clock).</td>
</tr>
<tr>
<td>tim_ti2_in[15:0][1]</td>
<td>Input</td>
<td>Internal trigger input bus. These inputs can be used for the slave mode controller or as an input clock (below 1/4 of the tim_ker_ck clock).</td>
</tr>
<tr>
<td>tim_itr[15:0][1]</td>
<td>Input</td>
<td>Internal trigger output bus. These inputs can be used for the slave mode controller or as an input clock (below 1/4 of the tim_ker_ck clock).</td>
</tr>
<tr>
<td>tim_trgo[1]</td>
<td>Output</td>
<td>Internal trigger output. This trigger can trigger other on-chip peripherals.</td>
</tr>
<tr>
<td>tim_ocref_clr[7:0]</td>
<td>Input</td>
<td>Timer tim_ocref_clr input bus. These inputs can be used to clear the tim_ocref signals, typically for hardware cycle-by-cycle pulsewidth control.</td>
</tr>
<tr>
<td>tim_brk_cmp[8:1]</td>
<td>Input</td>
<td>Break input for internal signals</td>
</tr>
<tr>
<td>tim_sys_brk[n:0]</td>
<td>Input</td>
<td>System break input. This input gathers the MCU’s system level errors.</td>
</tr>
<tr>
<td>tim_pclk</td>
<td>Input</td>
<td>Timer APB clock</td>
</tr>
<tr>
<td>tim_ker_ck</td>
<td>Input</td>
<td>Timer kernel clock. This clock must be synchronous with tim_pclk (derived from the same source). The clock ratio tim_ker_ck/tim_pclk must be an integer: 1, 2, 3, ..., 16 (maximum value)</td>
</tr>
<tr>
<td>tim_it</td>
<td>Output</td>
<td>Global Timer interrupt, gathering capture/compare, update, break trigger and commutation requests</td>
</tr>
<tr>
<td>tim_cc1_dma</td>
<td>Output</td>
<td>Timer capture / compare 1 dma request</td>
</tr>
<tr>
<td>tim_upd_dma</td>
<td>Output</td>
<td>Timer update dma request</td>
</tr>
<tr>
<td>tim_trg_dma</td>
<td>Output</td>
<td>Timer trigger dma request</td>
</tr>
<tr>
<td>tim_com_dma</td>
<td>Output</td>
<td>Timer commutation dma request</td>
</tr>
</tbody>
</table>

1. Available for TIM15 only.

*Table 290 and Table 291 list the sources connected to the tim_ti[2:1] input multiplexers.*

### Table 290. Interconnect to the tim_ti1 input multiplexer

<table>
<thead>
<tr>
<th>tim_ti1 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TIM15</td>
</tr>
<tr>
<td>tim_ti1_in0</td>
<td>TIM15_CH1</td>
</tr>
<tr>
<td>tim_ti1_in1</td>
<td>LSE</td>
</tr>
<tr>
<td>tim_ti1_in2</td>
<td>comp1_out</td>
</tr>
</tbody>
</table>
Table 290. Interconnect to the tim_t1 input multiplexer (continued)

<table>
<thead>
<tr>
<th>tim_t1 inputs</th>
<th>Sources</th>
<th>TIM15</th>
<th>TIM16</th>
<th>TIM17</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_t1_in4</td>
<td>comp5_out</td>
<td>RTC Clock</td>
<td>RTC Clock</td>
<td></td>
</tr>
<tr>
<td>tim_t1_in5</td>
<td>comp7_out</td>
<td>LSE</td>
<td>LSE</td>
<td></td>
</tr>
<tr>
<td>tim_t1_in6</td>
<td>Reserved</td>
<td>LSI</td>
<td>LSI</td>
<td></td>
</tr>
<tr>
<td>tim_t1_in[15:7]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. This signal is available only if the HSE32EN bit is set in the TIMx_OR1 register. See Section 30.8.19: TIMx option register 1 (TIMx_OR1)(x = 16 to 17) for details.

Table 291. Interconnect to the tim_t2 input multiplexer

<table>
<thead>
<tr>
<th>tim_t2 inputs</th>
<th>Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_t2_in0</td>
<td>TIM15_CHAN2</td>
</tr>
<tr>
<td>tim_t2_in1</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_t2_in2</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_t2_in3</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_t2_in4</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_t2_in[15:5]</td>
<td></td>
</tr>
</tbody>
</table>

Table 292 lists the internal sources connected to the tim_itr input multiplexer.

Table 292. TIMx internal trigger connection

<table>
<thead>
<tr>
<th>tim_itrx inputs</th>
<th>TIM15</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_itr0</td>
<td>tim1_trgo</td>
</tr>
<tr>
<td>tim_itr1</td>
<td>tim2_trgo</td>
</tr>
<tr>
<td>tim_itr2</td>
<td>tim3_trgo</td>
</tr>
<tr>
<td>tim_itr3</td>
<td>tim4_trgo</td>
</tr>
<tr>
<td>tim_itr4</td>
<td>tim5_trgo</td>
</tr>
<tr>
<td>tim_itr5</td>
<td>tim8_trgo</td>
</tr>
<tr>
<td>tim_itr6</td>
<td>Reserved</td>
</tr>
<tr>
<td>tim_itr7</td>
<td>tim16_oc1</td>
</tr>
<tr>
<td>tim_itr8</td>
<td>tim17_oc1</td>
</tr>
<tr>
<td>tim_itr9</td>
<td>tim20_trgo</td>
</tr>
<tr>
<td>tim_itr10</td>
<td>hrtim_out_sync2</td>
</tr>
<tr>
<td>tim_itr[15:11]</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
Tables 293 and 294 list the sources connected to the tim_brk input.

### Table 293. Timer break interconnect

<table>
<thead>
<tr>
<th>tim_brk inputs</th>
<th>TIM15</th>
<th>TIM16</th>
<th>TIM17</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM_BKIN</td>
<td>TIM15_BKIN pin</td>
<td>TIM16_BKIN pin</td>
<td>TIM17_BKIN pin</td>
</tr>
<tr>
<td>tim_brk_cmp1</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_brk_cmp2</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_brk_cmp3</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_brk_cmp4</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_brk_cmp5</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_brk_cmp6</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_brk_cmp7</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_brk_cmp8</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 294. System break interconnect

<table>
<thead>
<tr>
<th>tim_sys_brk inputs</th>
<th>TIM15 / TIM16 / TIM17</th>
<th>Enable bit in SYSCFG_CFGR2 register</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_sys_brk0</td>
<td>Cortex®-M4 with FPU LOCKUP</td>
<td>CLL</td>
</tr>
<tr>
<td>tim_sys_brk1</td>
<td>Programmable Voltage Detector (PVD)</td>
<td>PVDL</td>
</tr>
<tr>
<td>tim_sys_brk2</td>
<td>SRAM parity error</td>
<td>SPL</td>
</tr>
<tr>
<td>tim_sys_brk3</td>
<td>Flash double ECC error</td>
<td>ECCL</td>
</tr>
<tr>
<td>tim_sys_brk4</td>
<td>Clock Security System (CSS)</td>
<td>None (always enabled)</td>
</tr>
</tbody>
</table>

Table 295 lists the internal sources connected to the tim_ocref_clr input multiplexer.

### Table 295. Interconnect to the ocref_clr input multiplexer

<table>
<thead>
<tr>
<th>Timer OCREF clear signal</th>
<th>TIM15</th>
<th>TIM16</th>
<th>TIM17</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_ocref_clr0</td>
<td>comp1_out</td>
<td>comp1_out</td>
<td>comp1_out</td>
</tr>
<tr>
<td>tim_ocref_clr1</td>
<td>comp2_out</td>
<td>comp2_out</td>
<td>comp2_out</td>
</tr>
<tr>
<td>tim_ocref_clr2</td>
<td>comp3_out</td>
<td>comp3_out</td>
<td>comp3_out</td>
</tr>
<tr>
<td>tim_ocref_clr3</td>
<td>comp4_out</td>
<td>comp4_out</td>
<td>comp4_out</td>
</tr>
<tr>
<td>tim_ocref_clr4</td>
<td>comp5_out</td>
<td>comp5_out</td>
<td>comp5_out</td>
</tr>
<tr>
<td>tim_ocref_clr5</td>
<td>comp6_out</td>
<td>comp6_out</td>
<td>comp6_out</td>
</tr>
<tr>
<td>tim_ocref_clr6</td>
<td>comp7_out</td>
<td>comp7_out</td>
<td>comp7_out</td>
</tr>
<tr>
<td>tim_ocref_clr7</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
30.4.3 Time-base unit

The main block of the programmable advanced-control timer is a 16-bit upcounter with its related auto-reload register. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:
- Counter register (TIMx_CNT)
- Prescaler register (TIMx_PSC)
- Auto-reload register (TIMx_ARR)
- Repetition counter register (TIMx_RCR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter reaches the overflow and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detailed for each configuration.

The counter is clocked by the prescaler output tim_cnt_ck, which is enabled only when the counter enable bit (CEN) in TIMx_CR1 register is set (refer also to the slave mode controller description to get more details on counter enabling).

Note that the counter starts counting 1 clock cycle after setting the CEN bit in the TIMx_CR1 register.

Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register). It can be changed on the fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.

*Figure 441* and *Figure 442* give some examples of the counter behavior when the prescaler ratio is changed on the fly:
Figure 441. Counter timing diagram with prescaler division change from 1 to 2

Counter register: F7 F8 F9 FA FB FC 00 01 02 03

Update event (UEV)

Prescaler control register: 0 1
Write a new value in TIMx_PSC

Prescaler buffer: 0 1

Prescaler counter: 0 0 1 0 1 0 1 0 1

Figure 442. Counter timing diagram with prescaler division change from 1 to 4

Counter register: F7 F8 F9 FA FB FC 00 01

Update event (UEV)

Prescaler control register: 0 3
Write a new value in TIMx_PSC

Prescaler buffer: 0 3

Prescaler counter: 0 0 1 2 3 0 1 2 3
30.4.4 Counter modes

Upcounting mode

In upcounting mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register), then restarts from 0 and generates a counter overflow event.

If the repetition counter is used, the update event (UEV) is generated after upcounting is repeated for the number of times programmed in the repetition counter register (TIMx_RCR). Else the update event is generated at each counter overflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

The UEV event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register,
- The auto-reload shadow register is updated with the preload value (TIMx_ARR),
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.
Figure 443. Counter timing diagram, internal clock divided by 1

- `tim_psc_ck`
- `CEN`
- `tim_cnt_ck`

Counter register: 31 32 33 34 35 36 00 01 02 03 04 05 06 07

- Counter overflow
- Update event (UEV)
- Update interrupt flag (UIF)

---

Figure 444. Counter timing diagram, internal clock divided by 2

- `tim_psc_ck`
- `CEN`
- `tim_cnt_ck`

Counter register: 0034 0035 0036 0000 0001 0002 0003

- Counter overflow
- Update event (UEV)
- Update interrupt flag (UIF)
Figure 445. Counter timing diagram, internal clock divided by 4

Figure 446. Counter timing diagram, internal clock divided by N
Figure 447. Counter timing diagram, update event when ARPE=0
(TIMx_ARR not preloaded)

- **tim_psc_ck**
- **CEN**
- **tim_cnt_ck**

Counter register:

- Counter overflow
- Update event (UEV)
- Update interrupt flag (UIF)

Auto-reload preload register:

- FF
- Write a new value in TIMx_ARR
Section 30.4.3: Time-base unit describes how the update event (UEV) is generated with respect to the counter overflows. It is actually generated only when the repetition counter has reached zero. This can be useful when generating PWM signals.

This means that data are transferred from the preload registers to the shadow registers (TIMx_ARR auto-reload register, TIMx_PSC prescaler register, but also TIMx_CCRx capture/compare registers in compare mode) every N counter overflows, where N is the value in the TIMx_RCR repetition counter register.

The repetition counter is decremented at each counter overflow.

The repetition counter is an auto-reload type; the repetition rate is maintained as defined by the TIMx_RCR register value (refer to Figure 449). When the update event is generated by software (by setting the UG bit in TIMx_EGR register) or by hardware through the slave mode controller, it occurs immediately whatever the value of the repetition counter is and the repetition counter is reloaded with the content of the TIMx_RCR register.
30.4.6 Clock selection

The counter clock can be provided by the following clock sources:

- Internal clock (tim_ker_ck)
- External clock mode1: external input pin (tim_ti1 or tim_ti2, if available)
- Internal trigger inputs (tim_itrx) (only for TIM15): using one timer as the prescaler for another timer, for example, TIM1 can be configured to act as a prescaler for TIM15. Refer to Using one timer to enable another timer for more details.

Internal clock source (tim_ker_ck)

If the slave mode controller is disabled (SMS=000), then the CEN (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed...
only by software (except UG which remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock tim_ker_ck.

Figure 450 shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.

**Figure 450. Control circuit in normal mode, internal clock divided by 1**

![Control circuit diagram](image)

**External clock source mode 1**

This mode is selected when SMS=111 in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input.

**Figure 451. tim_ti2 external clock connection example**

For example, to configure the upcounter to count in response to a rising edge on the tim_ti2 input, use the following procedure:
1. Select the proper `tim_t2_in[15:0]` source (internal or external) with the `TI2SEL[3:0]` bits in the TIMx_TISEL register.
2. Configure channel 2 to detect rising edges on the `tim_t2` input by writing `CC2S = '01'` in the TIMx_CCMR1 register.
3. Configure the input filter duration by writing the `IC2F[3:0]` bits in the TIMx_CCMR1 register (if no filter is needed, keep `IC2F=0000`).
4. Select rising edge polarity by writing `CC2P=0` in the TIMx_CCER register.
5. Configure the timer in external clock mode 1 by writing `SMS=111` in the TIMx_SMCR register.
6. Select `tim_t2` as the trigger input source by writing `TS=00110` in the TIMx_SMCR register.
7. Enable the counter by writing `CEN=1` in the TIMx_CR1 register.

*Note:* The capture prescaler is not used for triggering, it is not necessary to configure it.

When a rising edge occurs on `tim_t2`, the counter counts once and the TIF flag is set. The delay between the rising edge on `tim_t2` and the actual clock of the counter is due to the resynchronization circuit on `tim_t2` input.

**Figure 452. Control circuit in external clock mode 1**

---

### 30.4.7 Capture/compare channels

Each Capture/Compare channel is built around a capture/compare register (including a shadow register), an input stage for capture (with digital filter, multiplexing and prescaler) and an output stage (with comparator and output control).

*Figure 453* to *Figure 456* give an overview of one Capture/Compare channel.

The input stage samples the corresponding `tim_tix` input to generate a filtered signal `tim_tixf`. Then, an edge detector with polarity selection generates a signal (`tim_tixfpy`) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (`ICxPS`).
The output stage generates an intermediate waveform which is then used for reference: `tim_occxref` (active high). The polarity acts at the end of the chain.
The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register.

In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

### 30.4.8 Input capture mode

In Input capture mode, the Capture/Compare Registers (TIMx_CCRx) are used to latch the value of the counter after a transition detected by the corresponding TIMx_ICx signal. When a capture occurs, the corresponding CCXI flag (TIMx_SR register) is set and an interrupt or a DMA request can be sent if they are enabled. If a capture occurs while the CCXI flag was
already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be cleared by software by writing it to '0' or by reading the captured data stored in the TIMx_CCRx register. CCxOF is cleared when it is written with 0.

The following example shows how to capture the counter value in TIMx_CCR1 when tim_t1 input rises. To do this, use the following procedure:

1. Select the proper tim_t1_in[15:1] source (internal or external) with the TI1SEL[3:0] bits in the TIMx_TISEL register.
2. Select the active input: TIMx_CCR1 must be linked to the tim_t1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1 register becomes read-only.
3. Program the appropriate input filter duration in relation with the signal connected to the timer (when the input is one of the tim_tix (ICxF bits in the TIMx_CCMRx register). Let's imagine that, when toggling, the input signal is not stable during at least 5 internal clock cycles. We must program a filter duration longer than these 5 clock cycles. We can validate a transition on tim_t1 when 8 consecutive samples with the new level have been detected (sampled at fDTS frequency). Then write IC1F bits to 0011 in the TIMx_CCMR1 register.
4. Select the edge of the active transition on the tim_t1 channel by writing CC1P bit to 0 in the TIMx_CCER register (rising edge in this case).
5. Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to '00' in the TIMx_CCMR1 register).
6. Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx_CCER register.
7. If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the TIMx_DIER register.

When an input capture occurs:
- The TIMx_CCR1 register gets the value of the counter on the active transition.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.
- A DMA request is generated depending on the CC1DE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which may happen after reading the flag and before reading the data.

Note: IC interrupt and/or DMA requests can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.
30.4.9 **PWM input mode (only for TIM15)**

This mode is used to measure both the period and the duty cycle of a PWM signal connected to single tim_tix input:

- The TIMx_CCR1 register holds the period value (interval between two consecutive rising edges)
- The TIMx_CCR2 register holds the pulse width (interval between two consecutive rising and falling edges)

This mode is a particular case of input capture mode. The set-up procedure is similar with the following differences:

- Two tim_icx signals are mapped on the same tim_tix input.
- These 2 tim_icx signals are active on edges with opposite polarity.
- One of the two tim_tixfpy signals is selected as trigger input and the slave mode controller is configured in reset mode.

For example, one can measure the period (in TIMx_CCR1 register) and the duty cycle (in TIMx_CCR2 register) of the PWM applied on tim_ti1 using the following procedure (depending on tim_ker_ck frequency and prescaler value):

1. Select the proper tim_ti1_in[15:0] source (internal or external) with the TI1SEL[3:0] bits in the TIMx_TISEL register.
2. Select the active input for TIMx_CCR1: write the CC1S bits to 01 in the TIMx_CCMR1 register (tim_ti1 selected).
3. Select the active polarity for tim_ti1f1p1 (used both for capture in TIMx_CCR1 and counter clear): write the CC1P and CC1NP bits to ‘0’ (active on rising edge).
4. Select the active input for TIMx_CCR2: write the CC2S bits to 10 in the TIMx_CCMR1 register (tim_ti1 selected).
5. Select the active polarity for tim_ti1f2p (used for capture in TIMx_CCR2): write the CC2P and CC2NP bits to ‘10’ (active on falling edge).
6. Select the valid trigger input: write the TS bits to 00101 in the TIMx_SMCR register (tim_ti1f1p1 selected).
7. Configure the slave mode controller in reset mode: write the SMS bits to 100 in the TIMx_SMCR register.
8. Enable the captures: write the CC1E and CC2E bits to ‘1’ in the TIMx_CCER register.
30.4.10 Forced output mode

In output mode (CCxS bits = 00 in the TIMx_CCMRx register), each output compare signal (tim_ocxref and then tim_ocx/tim_ocxn) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal (tim_ocxref/tim_ocx) to its active level, one just needs to write 101 in the OCxM bits in the corresponding TIMx_CCMRx register. Thus tim_ocxref is forced high (tim_ocxref is always active high) and tim_ocx get opposite value to CCxP polarity bit.

For example: CCxP=0 (tim_ocx active high) => tim_ocx is forced to high level.

The tim_ocxref signal can be forced low by writing the OCxM bits to 100 in the TIMx_CCMRx register.

Anyway, the comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt and DMA requests can be sent accordingly. This is described in the output compare mode section below.

30.4.11 Output compare mode

This function is used to control an output waveform or indicating when a period of time has elapsed.

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP...
bit in the TIMx_CCRER register). The output pin can keep its level (OCxM=000), be set active (OCxM=001), be set inactive (OCxM=010) or can toggle (OCxM=011) on match.

- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the TIMx_DIER register).
- Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request selection).

The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register.

In output compare mode, the update event UEV has no effect on tim_ocxref and tim_ocx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One-pulse mode).

Procedure

1. Select the counter clock (internal, external, prescaler).
2. Write the desired data in the TIMx_ARR and TIMx_CCRx registers.
3. Set the CCxIE bit if an interrupt request is to be generated.
4. Select the output mode. For example:
   - Write OCxM = 011 to toggle tim_ocx output pin when CNT matches CCRx
   - Write OCxPE = 0 to disable preload register
   - Write CCxE = 0 to select active high polarity
   - Write CCxE = 1 to enable the output
5. Enable the counter by setting the CEN bit in the TIMx_CR1 register.

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE='0', else TIMx_CCRx shadow register is updated only at the next update event UEV). An example is given in Figure 458.
30.4.12 PWM mode

Pulse width modulation mode is used to generate a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register.

The PWM mode can be selected independently on each channel (one PWM per tim_ocx output) by writing ‘110’ (PWM mode 1) or ‘111’ (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register (in upcounting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, all registers must be initialized by setting the UG bit in the TIMx_EGR register.

tim_ocx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. tim_ocx output is enabled by a combination of the CCxE, CCxNE, MOE, OSSI and OSSR bits (TIMx_CCER and TIMx_BDTR registers). Refer to the TIMx_CCER register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether TIMx_CCRx ≤ TIMx_CNT or TIMx_CNT ≤ TIMx_CCRx (depending on the direction of the counter).

The TIM15/TIM16/TIM17 are capable of upcounting only. Refer to Upcounting mode on page 1363.
In the following example, we consider PWM mode 1. The reference PWM signal `tim_ocxref` is high as long as TIMx_CNT < TIMx_CCRx else it becomes low. If the compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then `tim_ocxref` is held at ‘1’. If the compare value is 0 then `tim_ocxref` is held at ‘0’. Figure 459 shows some edge-aligned PWM waveforms in an example where TIMx_ARR=8.

**Figure 459. Edge-aligned PWM waveforms (ARR=8)**

<table>
<thead>
<tr>
<th>Counter register</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>tim_ocxref</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCRx = 4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=01</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCRx=7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=10 or 11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCRx=8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCRx&gt;8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=01</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCRx=0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=01</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMS=11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Dithering mode**

The PWM mode effective resolution can be increased by enabling the dithering mode, using the DITHEN bit in the TIMx_CR1 register. This applies to both the CCR (for duty cycle resolution increase) and ARR (for PWM frequency resolution increase).

The operating principle is to have the actual CCR (or ARR) value slightly changed (adding or not one timer clock period) over 16 consecutive PWM periods, with predefined patterns. This allows a 16-fold resolution increase, considering the average duty cycle or PWM period. The Figure 460 below presents the dithering principle applied to 4 consecutive PWM cycles.
When the dithering mode is enabled, the register coding is changed as following (see Figure 461 for example):

- the 4 LSBs are coding for the enhanced resolution part (fractional part)
- the MSBs are left-shifted to the bits 19:4 and are coding for the base value.

**Note:** The ARR and CCR values will be updated automatically if the DITHEN bit is set / reset (for instance, if ARR= 0x05 with DITHEN=0, it will be updated to ARR = 0x50 with DITHEN = 1).

The following sequence must be followed when resetting the DITHEN bit:
1. CEN and ARPE bits must be reset
2. The ARR[3:0] bits must be reset
3. The DITHEN bit must be reset
4. The CCIF flags must be cleared
5. The CEN bit can be set (eventually with ARPE = 1).

The minimum frequency is given by the following formula:
The maximum TIMx_ARR and TIMxCCRx values are limited to 0xFFFFE in dithering mode (corresponds to 65534 for the integer part and 15 for the dithered part).

As shown on the Figure 462 below, the dithering mode is used to increase the PWM resolution whatever the PWM frequency.

Note: The maximum TIMx_ARR and TIMxCCRx values are limited to 0xFFFFE in dithering mode (corresponds to 65534 for the integer part and 15 for the dithered part).

As shown on the Figure 462 below, the dithering mode is used to increase the PWM resolution whatever the PWM frequency.

Figure 462. PWM resolution vs frequency

The duty cycle and/or period changes are spread over 16 consecutive periods, as described in the Figure 463 below.
The auto-reload and compare values increments are spread following specific patterns described in the Table 296 below. The dithering sequence is done to have increments distributed as evenly as possible and minimize the overall ripple.

**Table 296. CCR and ARR register change dithering pattern**

<table>
<thead>
<tr>
<th>-</th>
<th>PWM period</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LSB value</strong></td>
<td>1</td>
</tr>
<tr>
<td>0000</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>+1</td>
</tr>
<tr>
<td>0010</td>
<td>+1</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
</tr>
<tr>
<td>0100</td>
<td>+1</td>
</tr>
<tr>
<td>0101</td>
<td>+1</td>
</tr>
<tr>
<td>0110</td>
<td>+1</td>
</tr>
<tr>
<td>0111</td>
<td>+1</td>
</tr>
<tr>
<td>1000</td>
<td>+1</td>
</tr>
<tr>
<td>1001</td>
<td>+1</td>
</tr>
<tr>
<td>1010</td>
<td>+1</td>
</tr>
<tr>
<td>1011</td>
<td>+1</td>
</tr>
<tr>
<td>1100</td>
<td>+1</td>
</tr>
<tr>
<td>1101</td>
<td>+1</td>
</tr>
</tbody>
</table>
30.4.13 Combined PWM mode (TIM15 only)

Combined PWM mode allows two edge or center-aligned PWM signals to be generated with programmable delay and phase shift between respective pulses. While the frequency is determined by the value of the TIMx_ARR register, the duty cycle and delay are determined by the two TIMx_CCRx registers. The resulting signals, tim_ocxrefc, are made of an OR or AND logical combination of two reference PWMs:

- tim_oc1refc (or tim_oc2refc) is controlled by the TIMx_CCR1 and TIMx_CCR2 registers

Combined PWM mode can be selected independently on two channels (one tim_ocx output per pair of CCR registers) by writing ‘1100’ (Combined PWM mode 1) or ‘1101’ (Combined PWM mode 2) in the OCxM bits in the TIMx_CCMRx register.

When a given channel is used as a combined PWM channel, its complementary channel must be configured in the opposite PWM mode (for instance, one in Combined PWM mode 1 and the other in Combined PWM mode 2).

**Note:** The OCxM[3:0] bit field is split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

**Figure 464** represents an example of signals that can be generated using combined PWM mode, obtained with the following configuration:

- Channel 1 is configured in Combined PWM mode 2,
- Channel 2 is configured in PWM mode 1,
30.4.14 Complementary outputs and dead-time insertion

The TIM15/TIM16/TIM17 general-purpose timers can output one complementary signal and manage the switching-off and switching-on of the outputs.

This time is generally known as dead-time and it has to be adjusted depending on the devices that are connected to the outputs and their characteristics (intrinsic delays of level-shifters, delays due to power switches...)

The polarity of the outputs (main output \text{tim\_ocx} or complementary \text{tim\_ocxn}) can be selected independently for each output. This is done by writing to the CCxP and CCxNP bits in the TIMx\_CCER register.

The complementary signals \text{tim\_ocx} and \text{tim\_ocxn} are activated by a combination of several control bits: the CCxE and CCxNE bits in the TIMx\_CCER register and the MOE, OISx, OISxN, OSI and OSSR bits in the TIMx\_BDTR and TIMx\_CR2 registers. Refer to Table 303: Output control bits for complementary \text{tim\_oc1} and \text{tim\_oc1n} channels with break feature (TIM16/TIM17) on page 1444 for more details. In particular, the dead-time is activated when switching to the idle state (MOE falling down to 0).
Dead-time insertion is enabled by setting both CCxE and CCxNE bits, and the MOE bit if the break circuit is present. There is one 10-bit dead-time generator for each channel. From a reference waveform tim_ocxref, it generates 2 outputs tim_ocx and tim_ocxn. If tim_ocx and tim_ocxn are active high:

- The tim_ocx output signal is the same as the reference signal except for the rising edge, which is delayed relative to the reference rising edge.
- The tim_ocxn output signal is the opposite of the reference signal except for the rising edge, which is delayed relative to the reference falling edge.

If the delay is greater than the width of the active output (tim_ocx or tim_ocxn) then the corresponding pulse is not generated.

The following figures show the relationships between the output signals of the dead-time generator and the reference signal tim_ocxref. (we suppose CCxP=0, CCxNP=0, MOE=1, CCxE=1 and CCxNE=1 in these examples)

![Figure 465. Complementary output with symmetrical dead-time insertion.](image)

The DTAE bit in the TIMx_DTR2 is used to differentiate the deadtime values for rising and falling edges of the reference signal, as shown on Figure 466.

In asymmetrical mode (DTAE = 1), the rising edge-referred deadtime is defined by the DTG[7:0] bitfield in the TIMx_BDTR register, while the falling edge-referred is defined by the DTGF[7:0] bitfield in the TIMx_DTR2 register. The DTAE bit must be written before enabling the counter and must be not modified while CEN = 1.

It is possible to have the deadtime value updated on-the-fly during pwm operation, using a preload mechanism. The deadtime bitfield DTG[7:0] and DTGF[7:0] are preloaded when the DTPE bit is set, in the TIMX_DTR2 register. The preload value is loaded in the active register on the next update event.

*Note:* If the DTPE bit is enabled while the counter is enabled, any new value written since last update is discarded and previous value is used.
The dead-time delay is the same for each of the channels and is programmable with the DTG bits in the TIMx_BDTR register. Refer to Section 30.8.14: TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17) on page 1448 for delay calculation.
Re-directing `tim_ocxref` to `tim_ocx` or `tim_ocxn`

In output mode (forced, output compare or PWM), `tim_ocxref` can be re-directed to the `tim_ocx` output or to `tim_ocxn` output by configuring the CCxE and CCxNE bits in the TIMx_CCER register.

This is used to send a specific waveform (such as PWM or static active level) on one output while the complementary remains at its inactive level. Other alternative possibilities are to have both outputs at inactive level or both outputs active and complementary with dead-time.

**Note:** When only `tim_ocxn` is enabled (CCxE=0, CCxNE=1), it is not complemented and becomes active as soon as `tim_ocxref` is high. For example, if CCxNP=0 then `tim_ocx=tim_ocxref`. On the other hand, when both `tim_ocx` and `tim_ocxn` are enabled (CCxE=CCxNE=1) `tim_ocx` becomes active when `tim_ocxref` is high whereas `tim_ocxn` is complemented and becomes active when `tim_ocxref` is low.

30.4.15 Using the break function

The purpose of the break function is to protect power switches driven by PWM signals generated with the timers. The break input is usually connected to fault outputs of power stages and 3-phase inverters. When activated, the break circuitry shuts down the PWM outputs and forces them to a predefined safe state.

The break channel gathers both system-level fault (clock failure, ECC / parity errors,...) and application fault (from input pins and built-in comparator), and can force the outputs to a predefined level (either active or inactive) after a deadtime duration.

The output enable signal and output levels during break are depending on several control bits:

- the MOE bit in TIMx_BDTR register is used to enable /disable the outputs by software and is reset in case of break or break2 event.
- the OSSI bit in the TIMx_BDTR register defines whether the timer controls the output in inactive state or releases the control to the GPIO controller (typically to have it in Hi-Z mode)
- the OISx and OISxN bits in the TIMx_CR2 register which are setting the output shutdown level, either active or inactive. The `tim_ocx` and `tim_ocxn` outputs cannot be set both to active level at a given time, whatever the OISx and OISxN values. Refer to Table 303: Output control bits for complementary `tim_ocx` and `tim_ocxn` channels with break feature (TIM16/TIM17) on page 1444 for more details.

When exiting from reset, the break circuit is disabled and the MOE bit is low. The break function is enabled by setting the BKE bit in the TIMx_BDTR register. The break input polarity can be selected by configuring the BKP bit in the same register. BKE and BKP can be modified at the same time. When the BKE and BKP bits are written, a delay of 1 APB clock cycle is applied before the writing is effective. Consequently, it is necessary to wait 1 APB clock period to correctly read back the bit after the write operation.

Because MOE falling edge can be asynchronous, a resynchronization circuit has been inserted between the actual signal (acting on the outputs) and the synchronous control bit (accessed in the TIMx_BDTR register). It results in some delays between the asynchronous and the synchronous signals. In particular, if MOE is set to 1 whereas it was low, a delay must be inserted (dummy instruction) before reading it correctly. This is because the write acts on the asynchronous signal whereas the read reflects the synchronous signal.
The break is generated by the tim_brk inputs which has:
- Programmable polarity (BKP bit in the TIMx_BDTR register)
- Programmable enable bit (BKE bit in the TIMx_BDTR register)
- Programmable filter (BKF[3:0] bits in the TIMx_BDTR register) to avoid spurious events.

The break can be generated from multiple sources which can be individually enabled and with programmable edge sensitivity, using the TIMx_AF1 register.

The sources for break (tim_brk) channel are:
- External sources connected to one of the TIM_BKIN pin (as per selection done in the GPIO alternate function selection registers), with polarity selection and optional digital filtering
- Internal sources:
  - coming from a tim_brk_cmpx input (refer to Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals for product specific implementation)
  - coming from a system break request on the tim_sys_brk inputs (refer to Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals for product specific implementation)

Break events can also be generated by software using BG bit in the TIMx_EGR register. All sources are ORed before entering the timer tim_brk inputs, as per Figure 469 below.

**Figure 469. Break circuitry overview**

Caution: An asynchronous (clockless) operation is only guaranteed when the programmable filter is disabled. If it is enabled, a fail safe clock mode (for example, using the internal PLL and/or the CSS) must be used to guarantee that break events are handled.
When a break occurs (selected level on the break input):

- The MOE bit is cleared asynchronously, putting the outputs in inactive state, idle state or even releasing the control to the GPIO (selected by the OSSI bit). This feature functions even if the MCU oscillator is off.
- Each output channel is driven with the level programmed in the OISx bit in the TIMx_CR2 register as soon as MOE=0. If OSSI=0, the timer releases the output control (taken over by the GPIO) else the enable output remains high.
- When complementary outputs are used:
  - The outputs are first put in reset state inactive state (depending on the polarity). This is done asynchronously so that it works even if no clock is provided to the timer.
  - If the timer clock is still present, then the dead-time generator is reactivated in order to drive the outputs with the level programmed in the OISx and OISxN bits after a dead-time. Even in this case, tim_oxx and tim_ocxn cannot be driven to their active level together. Note that because of the resynchronization on MOE, the dead-time duration is a bit longer than usual (around 2 tim_ker_ck clock cycles).
  - If OSSI=0 then the timer releases the enable outputs (taken over by the GPIO which forces a Hi-Z state) else the enable outputs remain or become high as soon as one of the CCxE or CCxNE bits is high.
- The break status flag (BIF bit in the TIMx_SR register) is set. An interrupt can be generated if the BIE bit in the TIMx_DIER register is set. A DMA request can be sent if the BDE bit in the TIMx_DIER register is set.
- If the AOE bit in the TIMx_BDTR register is set, the MOE bit is automatically set again at the next update event UEV. This can be used to perform a regulation, for instance. Else, MOE remains low until it is written with 1 again. In this case, it can be used for security and the break input can be connected to an alarm from power drivers, thermal sensors or any security components.

**Note:** If the MOE is reset by the CPU while the AOE bit is set, the outputs are in idle state and forced to inactive level or Hi-Z depending on OSSI value. If both the MOE and AOE bits are reset by the CPU, the outputs are in disabled state and driven with the level programmed in the OISx bit in the TIMx_CR2 register.

**Note:** The break inputs is acting on level. Thus, the MOE cannot be set while the break input is active (neither automatically nor by software). In the meantime, the status flag BIF cannot be cleared.

The break can be generated by the tim_brk input which has a programmable polarity and an enable bit BKE in the TIMx_BDTR Register.

In addition to the break input and the output management, a write protection has been implemented inside the break circuit to safeguard the application. It is used to freeze the configuration of several parameters (dead-time duration, tim_occx/tim_ocxn polarities and state when disabled, OCxM configurations, break enable and polarity). The protection can be selected among 3 levels with the LOCK bits in the TIMx_BDTR register. Refer to Section 30.8.14: TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17). The LOCK bits can be written only once after an MCU reset.

The Figure 470 shows an example of behavior of the outputs in response to a break.
Figure 470. Output behavior in response to a break event on tim_brk

<table>
<thead>
<tr>
<th>Condition</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_ocxref</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (tim_ocxn not implemented, CCxP=0, OISx=1)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (tim_ocxn not implemented, CCxP=0, OISx=0)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (tim_ocxn not implemented, CCxP=1, OISx=1)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (tim_ocxn not implemented, CCxP=1, OISx=0)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (tim_ocxn not implemented, CCxP=1, OISx=0)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (CCxE=1, CCxP=0, OISx=0, CCxNE=1, CCxNP=0, OISxN=1)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (CCxE=1, CCxP=0, OISx=1, CCxNE=1, CCxNP=1, OISxN=1)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (CCxE=1, CCxP=0, CCxNP=0, OISxN=1)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (CCxE=1, CCxP=0, CCxNP=0, OISxN=0)</td>
<td></td>
</tr>
<tr>
<td>tim_ocx (CCxE=1, CCxP=0, CCxNP=0, OISxN=0 or OISx=OISxN=1)</td>
<td></td>
</tr>
</tbody>
</table>
30.4.16 Bidirectional break input

The TIM15/TIM16/TIM17 are featuring bidirectional break I/Os, as represented on Figure 471.

They are used to have:
- A board-level global break signal available for signaling faults to external MCUs or gate drivers, with a unique pin being both an input and an output status pin
- Internal break sources and multiple external open drain sources ORed together to trigger a unique break event, when multiple internal and external break sources must be merged

The tim_brk input is configured in bidirectional mode using the BKBID bit in the TIMxBDTR register. The BKBID programming bit can be locked in read-only mode using the LOCK bits in the TIMxBDTR register (in LOCK level 1 or above).

The bidirectional mode requires the I/O to be configured in open-drain mode with active low polarity (using BKINP and BKP bits). Any break request coming either from system (for example CSS), from on-chip peripherals or from break inputs forces a low level on the break input to signal the fault event. The bidirectional mode is inhibited if the polarity bits are not correctly set (active high polarity), for safety purposes.

The break software event (triggered by setting the BG bit) also causes the break I/O to be forced to '0' to indicate to the external components that the timer has entered in break state. However, this is valid only if the break is enabled (BKE = 1). When a software break event is generated with BKE = 0, the outputs are put in safe state and the break flag is set, but there is no effect on the TIM_BKIN I/O.

A safe disarming mechanism prevents the system to be definitively locked-up (a low level on the break input triggers a break which enforces a low level on the same input).

When the BKDSRM bit is set to 1, this releases the break output to clear a fault signal and to give the possibility to re-arm the system.

At no point the break protection circuitry can be disabled:
- The break input path is always active: a break event is active even if the BKDSRM bit is set and the open drain control is released. This prevents the PWM output to be re-started as long as the break condition is present.
- The BKDSRM bit cannot disarm the break protection as long as the outputs are enabled (MOE bit is set) (see Table 297)

<table>
<thead>
<tr>
<th>MOE</th>
<th>BKBID</th>
<th>BKDSRM</th>
<th>Break protection state</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>Armed</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Armed</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Disarmed</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>Armed</td>
</tr>
</tbody>
</table>

Arming and re-arming break circuitry

The break circuitry (in input or bidirectional mode) is armed by default (peripheral reset configuration).
The following procedure must be followed to re-arm the protection after a break event:

- The BKDSRM bit must be set to release the output control
- The software must wait until the system break condition disappears (if any) and clear the SBIF status flag (or clear it systematically before re-arming)
- The software must poll the BKDSRM bit until it is cleared by hardware (when the application break condition disappears)

From this point, the break circuitry is armed and active, and the MOE bit can be set to re-enable the PWM outputs.

30.4.17 Clearing the tim_ocxref signal on an external event

The tim_ocxref signal of a given channel can be cleared when a high level is applied on the tim_ocref_clr_int input (OCxCE enable bit in the corresponding TIMx_CCMRx register set to 1). tim_ocxref remains low until the next transition to the active state, on the following PWM cycle. This function can only be used in Output compare and PWM modes. It does not work in Forced mode.

The tim_ocref_clr_int input can be selected among several inputs, as shown on Figure 472 below.
When complementary outputs are used on a channel, preload bits are available on the OCxM, CCxE and CCxNE bits. The preload bits are transferred to the shadow bits at the COM commutation event. Thus one can program in advance the configuration for the next step and change the configuration of all the channels at the same time. COM can be generated by software by setting the COM bit in the TIMx_EGR register or by hardware (on tim_trgi rising edge).

A flag is set when the COM event occurs (COMIF bit in the TIMx_SR register), which can generate an interrupt (if the COMIE bit is set in the TIMx_DIER register) or a DMA request (if the COMDE bit is set in the TIMx_DIER register).

The Figure 473 describes the behavior of the tim_ocx and tim_ocxn outputs when a COM event occurs, in 3 different examples of programmed configurations.
Figure 473. 6-step generation, COM example (OSSR=1)

Counter (CNT) (CCRx)

Example 1
- **tim_ocx**: CCxE = 1, CCxNE = 0, OCxM = 0010 (forced inactive)
- **tim_ocxref**: Write COM to 1
- **tim_ocxn**: Write OCxM to 0100

Example 2
- **tim_ocx**: CCxE = 1, CCxNE = 0, OCxM = 0100 (forced inactive)
- **tim_ocxref**: Write CCxNE to 1 and OCxM to 0101
- **tim_ocxn**: CxM = 0101

Example 3
- **tim_ocx**: CCxE = 1, CCxNE = 0, OCxM = 0010 (forced inactive)
- **tim_ocxref**: Write CCxNE to 0 and OCxM to 0100
- **tim_ocxn**: CCxE = 1, CCxNE = 1, OCxM = 0100
30.4.19 One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. One-pulse mode is selected by setting the OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

- \( \text{CNT} < \text{CCRx} \leq \text{ARR} \) (in particular, \( 0 < \text{CCRx} \))

**Figure 474. Example of one pulse mode.**

For example one may want to generate a positive pulse on \( \text{tim_oc1} \) with a length of \( \text{tPULSE} \) and after a delay of \( \text{tDELAY} \) as soon as a positive edge is detected on the \( \text{tim_ti2} \) input pin.

Let’s use \( \text{tim_ti2fp2} \) as trigger 1:

1. Select the proper \( \text{tim_ti2\_in}[15:1] \) source (internal or external) with the TI2SEL[3:0] bits in the TIMx_TISEL register.
2. Map \( \text{tim_ti2fp2} \) to \( \text{tim_ti2} \) by writing CC2S='01' in the TIMx_CCMR1 register.
3. \( \text{tim_ti2fp2} \) must detect a rising edge, write CC2P='0' and CC2NP='0' in the TIMx_CCER register.
4. Configure \( \text{tim_ti2fp2} \) as trigger for the slave mode controller (tim_trgi) by writing TS='00110' in the TIMx_SMCR register.
5. \( \text{tim_ti2fp2} \) is used to start the counter by writing SMS to ‘110’ in the TIMx_SMCR register (trigger mode).
The OPM waveform is defined by writing the compare registers (taking into account the
clock frequency and the counter prescaler).

- The $t_{\text{DELAY}}$ is defined by the value written in the TIMx_CCR1 register.
- The $t_{\text{PULSE}}$ is defined by the difference between the auto-reload value and the compare value $(\text{TIMx.ARR} - \text{TIMx.CCR1})$.
- Let's say one want to build a waveform with a transition from ‘0’ to ‘1’ when a compare
  match occurs and a transition from ‘1’ to ‘0’ when the counter reaches the auto-reload
  value. To do this PWM mode 2 must be enabled by writing OC1M=111 in the
  TIMx_CCMR1 register. Optionally the preload registers can be enabled by writing
  OC1PE=’1’ in the TIMx_CCMR1 register and ARPE in the TIMx_CCR1 register. In this
  case one has to write the compare value in the TIMx_CCR1 register, the auto-reload
  value in the TIMx_ARR register, generate an update by setting the UG bit and wait for
  external trigger event on tim_ti2. CC1P is written to ‘0’ in this example.

Since only 1 pulse is needed, a 1 must be written in the OPM bit in the TIMx_CR1 register to
stop the counter at the next update event (when the counter rolls over from the auto-reload
value back to 0).

Particular case: tim_ocx fast enable

In One-pulse mode, the edge detection on tim_tix input set the CEN bit which enables the
counter. Then the comparison between the counter and the compare value makes the
output toggle. But several clock cycles are needed for these operations and it limits the
minimum delay $t_{\text{DELAY min}}$ we can get.

If one wants to output a waveform with the minimum delay, the OCxFE bit can be set in the
TIMx_CCMRx register. Then tim_ocxref (and tim_ocx) are forced in response to the
stimulus, without taking in account the comparison. Its new level is the same as if a compare
match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2
mode.

### 30.4.20 Retriggerable one pulse mode (TIM15 only)

This mode allows the counter to be started in response to a stimulus and to generate a
pulse with a programmable length, but with the following differences with Non-retriggerable
one pulse mode described in Section 30.4.19:

- The pulse starts as soon as the trigger occurs (no programmable delay)
- The pulse is extended if a new trigger occurs before the previous one is completed

The timer must be in Slave mode, with the bits SMS[3:0] = ‘1000’ (Combined Reset + trigger
mode) in the TIMx_SMCR register, and the OCxM[3:0] bits set to ‘1000’ or ‘1001’ for
Retriggerable OPM mode 1 or 2.

If the timer is configured in Up-counting mode, the corresponding CCRx must be set to 0
(the ARR register sets the pulse length). If the timer is configured in Down-counting mode,
CCRx must be above or equal to ARR.

**Note:** The OCxM[3:0] and SMS[3:0] bit fields are split into two parts for compatibility reasons, the
most significant bit are not contiguous with the 3 least significant ones.

This mode must not be used with center-aligned PWM modes. It is mandatory to have
CMS[1:0] = 00 in TIMx_CR1.
30.4.21 **UIF bit remapping**

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the Update Interrupt Flag UIF into bit 31 of the timer counter register (TIMx_CNT[31]). This is used to atomically read both the counter value and a potential roll-over condition signaled by the UIFCPY flag. In particular cases, it can ease the calculations by avoiding race conditions caused for instance by a processing shared between a background task (counter reading) and an interrupt (Update Interrupt).

There is no latency between the assertions of the UIF and UIFCPY flags.

30.4.22 **Timer input XOR function (TIM15 only)**

The TI1S bit in the TIMx_CR2 register, allows the input filter of channel 1 to be connected to the output of a XOR gate, combining the two input pins tim_ti1 and tim_ti2.

The XOR output can be used with all the timer input functions such as trigger or input capture. It is useful for measuring the interval between the edges on two input signals, as shown in *Figure 476*.

30.4.23 **External trigger synchronization (TIM15 only)**

The TIM timers are linked together internally for timer synchronization or chaining.
The TIM15 timer can be synchronized with an external trigger in several modes: Reset mode, Gated mode, Trigger mode, Reset + trigger and gated + reset modes.

**Slave mode: Reset mode**

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx_ARR, TIMx_CCRx) are updated.

In the following example, the upcounter is cleared in response to a rising edge on tim_ti1 input:

1. Configure the channel 1 to detect rising edges on tim_ti1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S = 01 in the TIMx_CCMR1 register. Write CC1P='0' and CC1NP='0' in the TIMx_CCER register to validate the polarity (and detect rising edges only).

2. Configure the timer in reset mode by writing SMS=100 in TIMx_SMCR register. Select tim_ti1 as the input source by writing TS=00101 in TIMx_SMCR register.

3. Start the counter by writing CEN=1 in the TIMx_CR1 register.

The counter starts counting on the internal clock, then behaves normally until tim_ti1 rising edge. When tim_ti1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA request can be sent if enabled (depending on the TIE and TDE bits in TIMx_DIER register).

The following figure shows this behavior when the auto-reload register TIMx_ARR=0x36. The delay between the rising edge on tim_ti1 and the actual reset of the counter is due to the resynchronization circuit on tim_ti1 input.

**Figure 477. Control circuit in reset mode**

![Control circuit in reset mode](MSv62361V1)
**Slave mode: Gated mode**

The counter can be enabled depending on the level of a selected input.

In the following example, the upcounter counts only when `tim_ti1` input is low:

1. Configure the channel 1 to detect low levels on `tim_ti1`. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S=01 in TIMx_CCMR1 register. Write CC1P=1 and CC1NP = '0' in the TIMx_CCER register to validate the polarity (and detect low level only).

2. Configure the timer in gated mode by writing SMS=101 in TIMx_SMCR register. Select `tim_ti1` as the input source by writing TS=00101 in TIMx_SMCR register.

3. Enable the counter by writing CEN=1 in the TIMx_CR1 register (in gated mode, the counter doesn’t start if CEN=0, whatever is the trigger input level).

The counter starts counting on the internal clock as long as `tim_ti1` is low and stops as soon as `tim_ti1` becomes high. The TIF flag in the TIMx_SR register is set both when the counter starts or stops.

The delay between the rising edge on `tim_ti1` and the actual stop of the counter is due to the resynchronization circuit on `tim_ti1` input.

**Figure 478. Control circuit in gated mode**
Slave mode: Trigger mode

The counter can start in response to an event on a selected input.

In the following example, the upcounter starts in response to a rising edge on tim_ti2 input:

1. Configure the channel 2 to detect rising edges on tim_ti2. Configure the input filter duration (in this example, we do not need any filter, so we keep IC2F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC2S bits are configured to select the input capture source only, CC2S=01 in TIMx_CCMR1 register. Write CC2P=’1’ and CC2NP=’0’ in the TIMx_CCER register to validate the polarity (and detect low level only).

2. Configure the timer in trigger mode by writing SMS=110 in the TIMx_SMCR register. Select tim_ti2 as the input source by writing TS=00110 in the TIMx_SMCR register.

When a rising edge occurs on tim_ti2, the counter starts counting on the internal clock and the TIF flag is set.

The delay between the rising edge on tim_ti2 and the actual start of the counter is due to the resynchronization circuit on tim_ti2 input.

**Figure 479. Control circuit in trigger mode**

Slave mode selection preload for run-time update

The SMS[3:0] bit can be preloaded. This is enabled by setting the SMSPE enable bit in the TIMx_SMCR register. The trigger for the transfer from SMS[3:0] preload to active value is the update event (UEV) occurring when the counter overflows.

### 30.4.24 Slave mode – combined reset + trigger mode (TIM15 only)

In this case, a rising edge of the selected trigger input (tim_trgi) reinitializes the counter, generates an update of the registers, and starts the counter.

This mode is used for one-pulse mode.

### 30.4.25 Slave mode – combined reset + gated mode (TIM15 only)

The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops and is reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.

This mode is used to detect out-of-range PWM signal (duty cycle exceeding a maximum expected value).
30.4.26  Timer synchronization (TIM15 only)

The TIMx timers are linked together internally for timer synchronization or chaining. Refer to Section 29.4.23: Timer synchronization for details.

Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TIM_TRGO signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.

30.4.27  Using timer output as trigger for other timers (TIM16/TIM17 only)

The timers with one channel only do not feature a master mode. However, the OC1 output signal can be used to trigger some other timers (including timers described in other sections of this document). Check the “TIMx internal trigger connection” table of any timer on the device to identify which timers can be targeted as slave.

The OC1 signal pulse width must be programmed to be at least 2 clock cycles of the destination timer, to make sure the slave timer detects the trigger.

For instance, if the destination's timer CK_INT clock is 4 times slower than the source timer, the OC1 pulse width must be 8 clock cycles.

30.4.28  ADC triggers (TIM15 only)

The timer can generate an ADC triggering event with various internal signals, such as reset, enable or compare events.

Note: The clock of the slave peripherals (such as timer, ADC) receiving the TIM_TRGO signal must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.

30.4.29  DMA burst mode

The TIMx timers have the capability to generate multiple DMA requests on a single event. The main purpose is to be able to re-program several timer registers multiple times without software overhead, but it can also be used to read several registers in a row, at regular intervals.

The DMA controller destination is unique and must point to the virtual register TIMx_DMAR. On a given timer event, the timer launches a sequence of DMA requests (burst). Each write into the TIMx_DMAR register is actually redirected to one of the timer registers.

The DBL[4:0] bits in the TIMx_DCR register set the DMA burst length. The timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers (either in half-words or in bytes).

The DBA[4:0] bits in the TIMx_DCR registers define the DMA base address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.

Example:
00000: TIMx_CR1,
00001: TIMx_CR2,
00010: TIMx_SMCR,
For example, the timer DMA burst feature can be used to update the contents of the CCRx registers \((x = 2, 3, 4)\) on an update event, with the DMA transferring half words into the CCRx registers.

This is done in the following steps:

1. Configure the corresponding DMA channel as follows:
   - DMA channel peripheral address is the DMAR register address
   - DMA channel memory address is the address of the buffer in the RAM containing the data to be transferred by DMA into the CCRx registers.
   - Number of data to transfer = 3 (See note below).
   - Circular mode disabled.
2. Configure the DCR register by configuring the DBA and DBL bit fields as follows:
   \(DBL = 3\) transfers, \(DBA = 0x E\).
3. Enable the TIMx update DMA request (set the UDE bit in the DIER register).
4. Enable TIMx
5. Enable the DMA channel

This example is for the case where every CCRx register is to be updated once. If every CCRx register is to be updated twice for example, the number of data to transfer must be 6. Let's take the example of a buffer in the RAM containing data1, data2, data3, data4, data5 and data6. The data is transferred to the CCRx registers as follows: on the first update DMA request, data1 is transferred to CCR2, data2 is transferred to CCR3, data3 is transferred to CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is transferred to CCR3 and data6 is transferred to CCR4.

Note: A null value can be written to the reserved registers.

### 30.4.30 TIM15/TIM16/TIM17 DMA requests

The TIM15/TIM16/TIM17 can generate a DMA requests, as shown in Table 298.

<table>
<thead>
<tr>
<th>DMA request signal</th>
<th>DMA acronym</th>
<th>DMA request</th>
<th>Enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_upd_dma</td>
<td>TIM_UP</td>
<td>Update</td>
<td>UDE</td>
</tr>
<tr>
<td>tim_cc1_dma</td>
<td>TIM_CH1</td>
<td>Capture/compare 1</td>
<td>CC1DE</td>
</tr>
<tr>
<td>tim_com_dma(^{(1)})</td>
<td>TIM_COM</td>
<td>Commutation (COM)</td>
<td>COMDE</td>
</tr>
<tr>
<td>tim_trg_dma(^{(1)})</td>
<td>TIM_TRIG</td>
<td>Trigger</td>
<td>TDE</td>
</tr>
</tbody>
</table>

1. Available for TIM15 only.

### 30.4.31 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 with FPU core halted), the TIMx counter can either continue to work normally or stop.

The behavior in debug mode can be programmed with a dedicated configuration bit per timer in the Debug support (DBG) module.
For safety purposes, when the counter is stopped, the outputs are disabled (as if the MOE bit was reset). The outputs can either be forced to an inactive state (OSSI bit = 1), or have their control taken over by the GPIO controller (OSSI bit = 0) to force them to Hi-Z.

For more details, refer to the debug section.

### 30.5 TIM15/TIM16/TIM17 low-power modes

Table 299. Effect of low-power modes on TIM15/TIM16/TIM17

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect, peripheral is active. The interrupts can cause the device to exit from Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>The timer operation is stopped and the register content is kept. No interrupt can be generated.</td>
</tr>
<tr>
<td>Standby</td>
<td>The timer is powered-down and must be reinitialized after exiting the Standby mode.</td>
</tr>
</tbody>
</table>

### 30.6 TIM15/TIM16/TIM17 interrupts

The TIM15/TIM16/TIM17 can generate multiple interrupts, as shown in Table 300.

Table 300. Interrupt requests

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop and Standby mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM</td>
<td>Update</td>
<td>UIF</td>
<td>UIE</td>
<td>write 0 in UIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 1</td>
<td>CC1IF</td>
<td>CC1IE</td>
<td>write 0 in CC1IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Capture/compare 2(1)</td>
<td>CC2IF</td>
<td>CC2IE</td>
<td>write 0 in CC2IF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Commutation (COM)</td>
<td>COMIF</td>
<td>COMIE</td>
<td>write 0 in COMIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Trigger(1)</td>
<td>TIF</td>
<td>TIE</td>
<td>write 0 in TIF</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Break</td>
<td>BIF</td>
<td>BIE</td>
<td>write 0 in BIF</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

1. Available for TIM15 only.
30.7 TIM15 registers

Refer to Section 1.2 for a list of abbreviations used in register descriptions.

30.7.1 TIM15 control register 1 (TIM15_CR1)

Address offset: 0x00
Reset value: 0x0000

| Bit 15:13 Reserved, must be kept at reset value. |
| Bit 12 DITHEN: Dithering enable |
| 0: Dithering disabled |
| 1: Dithering enabled |
| Note: The DITHEN bit can only be modified when CEN bit is reset. |
| Bit 11 UIFREMAP: UIF status bit remapping |
| 0: No remapping. UIF status bit is not copied to TIM15_CNT register bit 31. |
| 1: Remapping enabled. UIF status bit is copied to TIM15_CNT register bit 31. |
| Bit 10 Reserved, must be kept at reset value. |
| Bits 9:8 CKD[1:0]: Clock division |
| This bit-field indicates the division ratio between the timer clock (tim_ker_ck) frequency and the dead-time and sampling clock (tDTS) used by the dead-time generators and the digital filters (tim_tix) |
| 00: tDTS = tim_ker_ck |
| 01: tDTS = 2*tim_ker_ck |
| 10: tDTS = 4*tim_ker_ck |
| 11: Reserved |
| Bit 7 ARPE: Auto-reload preload enable |
| 0: TIM15_ARR register is not buffered |
| 1: TIM15_ARR register is buffered |
| Bits 6:4 Reserved, must be kept at reset value. |
| Bit 3 OPM: One-pulse mode |
| 0: Counter is not stopped at update event |
| 1: Counter stops counting at the next update event (clearing the bit CEN) |
Bit 2 **URS**: Update request source
This bit is set and cleared by software to select the UEV event sources.
0: Any of the following events generate an update interrupt if enabled. These events can be:
  – Counter overflow/underflow
  – Setting the UG bit
  – Update generation through the slave mode controller
1: Only counter overflow/underflow generates an update interrupt if enabled

Bit 1 **UDIS**: Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
0: UEV enabled. The Update (UEV) event is generated by one of the following events:
  – Counter overflow/underflow
  – Setting the UG bit
  – Update generation through the slave mode controller
Buffered registers are then loaded with their preload values.
1: UEV disabled. The Update event is not generated, shadow registers keep their value
(ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is
set or if a hardware reset is received from the slave mode controller.

Bit 0 **CEN**: Counter enable
0: Counter disabled
1: Counter enabled
*Note: External clock and gated mode can work only if the CEN bit has been previously set by
software. However trigger mode can set the CEN bit automatically by hardware.*

30.7.2 **TIM15 control register 2 (TIM15_CR2)**

Address offset: 0x04
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:11 Reserved, must be kept at reset value.

Bit 10 **OIS2**: Output idle state 2 (tim_oc2 output)
0: tim_oc2=0 when MOE=0
1: tim_oc2=1 when MOE=0
*Note: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed
(LOCK bits in the TIM15_BKR register).*

Bit 9 **OIS1N**: Output Idle state 1 (tim_oc1n output)
0: tim_oc1n=0 after a dead-time when MOE=0
1: tim_oc1n=1 after a dead-time when MOE=0
*Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed
(LOCK bits in TIM15_BKR register).*

Bit 8 **OIS1**: Output Idle state 1 (tim_oc1 output)
0: tim_oc1=0 after a dead-time when MOE=0
1: tim_oc1=1 after a dead-time when MOE=0
*Note: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed
(LOCK bits in TIM15_BKR register).*
Bit 7  **TI1S**: tim_t1 selection
0: The tim_t1_in[15:0] multiplexer output is connected to tim_t1 input
1: The tim_t1_in[15:0] and tim_t12_in[15:0] multiplexers output are connected to the tim_t1 input (XOR combination)

Bits 6:4  **MMS[2:0]**: Master mode selection
These bits are used to select the information to be sent in master mode to slave timers for synchronization (tim_trgo). The combination is as follows:
000: **Reset** - the UG bit from the TIM15_EGR register is used as trigger output (tim_trgo). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on tim_trgo is delayed compared to the actual reset.
001: **Enable** - the Counter Enable signal CNT_EN is used as trigger output (tim_trgo). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on tim_trgo, except if the master/slave mode is selected (see the MSM bit description in TIM15_SMCR register).
010: **Update** - The update event is selected as trigger output (tim_trgo). For instance a master timer can then be used as a prescaler for a slave timer.
011: **Compare Pulse** - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred (tim_trgo).
100: **Compare** - tim_oc1refc signal is used as trigger output (tim_trgo).
101: **Compare** - tim_oc2refc signal is used as trigger output (tim_trgo).

Bit 3  **CCDS**: Capture/compare DMA selection
0: CCx DMA request sent when CCx event occurs
1: CCx DMA requests sent when update event occurs

Bit 2  **CCUS**: Capture/compare control update selection
0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only.
1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on tim_trgi.

*Note: This bit acts only on channels that have a complementary output.*

Bit 1  Reserved, must be kept at reset value.

Bit 0  **CCPC**: Capture/compare preloaded control
0: CCxE, CCxNE and OCxM bits are not preloaded
1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on tim_trgi, depending on the CCUS bit).

*Note: This bit acts only on channels that have a complementary output.*
### 30.7.3 TIM15 slave mode control register (TIM15_SMCR)

Address offset: 0x08
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>SMSPE</th>
<th></th>
<th>TS[4:3]</th>
<th></th>
<th></th>
<th></th>
<th>SMS[3]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>rw</td>
<td></td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>rw</td>
<td></td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:25: Reserved, must be kept at reset value.

Bit 24 **SMSPE**: SMS preload enable
- This bit selects whether the SMS[3:0] bitfield is preloaded.
  - 0: SMS[3:0] bitfield is not preloaded
  - 1: SMS[3:0] preload is enabled

Bits 23:22: Reserved, must be kept at reset value.

Bits 19:17: Reserved, must be kept at reset value.

Bits 15:8: Reserved, must be kept at reset value.

Bit 7 **MSM**: Master/slave mode
- 0: No action
- 1: The effect of an event on the trigger input (tim_trgi) is delayed to allow a perfect synchronization between the current timer and its slaves (through tim_trgo). It is useful if we want to synchronize several timers on a single external event.
Bits 21, 20, 6, 5, 4  **TS[4:0]: Trigger selection**

This bit field selects the trigger input to be used to synchronize the counter.

- 00000: Internal Trigger 0 (tim_itr0)
- 00001: Internal Trigger 1 (tim_itr1)
- 00010: Internal Trigger 2 (tim_itr2)
- 00011: Internal Trigger 3 (tim_itr3)
- 00100: tim_ti1 Edge Detector (tim_ti1f_ed)
- 00101: Filtered Timer Input 1 (tim_ti1fp1)
- 00110: Filtered Timer Input 2 (tim_ti2fp2)
- 00111: Reserved
- 01000: Internal Trigger 4 (tim_itr4)
- 01001: Internal Trigger 5 (tim_itr5)
- 01010: Internal Trigger 6 (tim_itr6)
- 01011: Internal Trigger 7 (tim_itr7)
- 01100: Internal Trigger 8 (tim_itr8)
- 01101: Internal Trigger 9 (tim_itr9)
- 01110: Internal Trigger 10 (tim_itr10)
- 10000: Internal trigger 12 (tim_itr12)
- 10001: Internal trigger 13 (tim_itr13)
- 10010: Internal trigger 14 (tim_itr14)
- 10011: Internal trigger 15 (tim_itr15)

Others: Reserved

See [Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals](#) for more details on tim_itrx meaning for each timer.

**Note:** These bits must be changed only when they are not used (for example when SMS=000) to avoid wrong edge detections at the transition.

Bit 3  **Reserved, must be kept at reset value.**
30.7.4 TIM15 DMA/interrupt enable register (TIM15_DIER)

Address offset: 0x0C

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 15 Reserved, must be kept at reset value.

Bit 14 **TDE**: Trigger DMA request enable
0: Trigger DMA request disabled
1: Trigger DMA request enabled

Bit 13 **COMDE**: COM DMA request enable
0: COM DMA request disabled
1: COM DMA request enabled

Bits 12:10 Reserved, must be kept at reset value.
Bit 9 **CC1DE**: Capture/Compare 1 DMA request enable
0: CC1 DMA request disabled
1: CC1 DMA request enabled

Bit 8 **UDE**: Update DMA request enable
0: Update DMA request disabled
1: Update DMA request enabled

Bit 7 **BIE**: Break interrupt enable
0: Break interrupt disabled
1: Break interrupt enabled

Bit 6 **TIE**: Trigger interrupt enable
0: Trigger interrupt disabled
1: Trigger interrupt enabled

Bit 5 **COMIE**: COM interrupt enable
0: COM interrupt disabled
1: COM interrupt enabled

Bits 4:3 Reserved, must be kept at reset value.

Bit 2 **CC2IE**: Capture/Compare 2 interrupt enable
0: CC2 interrupt disabled
1: CC2 interrupt enabled

Bit 1 **CC1IE**: Capture/Compare 1 interrupt enable
0: CC1 interrupt disabled
1: CC1 interrupt enabled

Bit 0 **UIE**: Update interrupt enable
0: Update interrupt disabled
1: Update interrupt enabled

### 30.7.5 TIM15 status register (TIM15_SR)

Address offset: 0x10
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>14</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>13</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>12</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>11</td>
<td>CC2OF: Capture/Compare 2 overcapture flag</td>
</tr>
<tr>
<td>10</td>
<td>CC1OF: Capture/Compare 1 overcapture flag</td>
</tr>
<tr>
<td>9</td>
<td>BIF: Break interrupt flag</td>
</tr>
<tr>
<td>8</td>
<td>TIF: Trigger interrupt flag</td>
</tr>
<tr>
<td>7</td>
<td>COMIF: COM interrupt flag</td>
</tr>
<tr>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>CC2OF: Capture/Compare 2 overcapture flag</td>
</tr>
<tr>
<td>9</td>
<td>CC1OF: Capture/Compare 1 overcapture flag</td>
</tr>
</tbody>
</table>

This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'.

0: No overcapture has been detected
1: The counter value has been captured in TIM15_CCR1 register while CC1F flag was already set

Bit 8 Reserved, must be kept at reset value.
Bit 7  **BIF**: Break interrupt flag
This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.
0: No break event occurred
1: An active level has been detected on the break input

Bit 6  **TIF**: Trigger interrupt flag
This flag is set by hardware on the TRG trigger event (active edge detected on tim_trgi input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is set when the counter starts or stops when gated mode is selected. It is cleared by software.
0: No trigger event occurred
1: Trigger interrupt pending

Bit 5  **COMIF**: COM interrupt flag
This flag is set by hardware on a COM event (once the capture/compare control bits –CCxE, CCxNE, OCxM– have been updated). It is cleared by software.
0: No COM event occurred
1: COM interrupt pending

Bits 4:3 Reserved, must be kept at reset value.

Bit 2  **CC2IF**: Capture/Compare 2 interrupt flag
refer to CC1IF description

Bit 1  **CC1IF**: Capture/Compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
0: No compare match / No input capture occurred
1: A compare match or an input capture occurred

If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in downcounting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.

If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER).

Bit 0  **UIF**: Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
0: No update occurred.
1: Update interrupt pending. This bit is set by hardware when the registers are updated:
– At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIM15_CR1 register.
– When CNT is reinitialized by software using the UG bit in TIM15_EGR register, if URS=0 and UDIS=0 in the TIM15_CR1 register.
– When CNT is reinitialized by a trigger event (refer to Section 30.7.3: TIM15 slave mode control register (TIM15_SMCR)), if URS=0 and UDIS=0 in the TIM15_CR1 register.
30.7.6 TIM15 event generation register (TIM15_EGR)

Address offset: 0x14
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>w</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 BG: Break generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
0: No action
1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.

Bit 6 TG: Trigger generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
0: No action
1: The TIF flag is set in TIM15_SR register. Related interrupt or DMA transfer can occur if enabled.

Bit 5 COMG: Capture/Compare control update generation
This bit can be set by software, it is automatically cleared by hardware.
0: No action
1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits

*Note: This bit acts only on channels that have a complementary output.*

Bits 4:3 Reserved, must be kept at reset value.

Bit 2 CC2G: Capture/Compare 2 generation
Refer to CC1G description

Bit 1 CC1G: Capture/Compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
0: No action
1: A capture/compare event is generated on channel 1:

**If channel CC1 is configured as output:**
CC1IF flag is set. Corresponding interrupt or DMA request is sent if enabled.

**If channel CC1 is configured as input:**
The current value of the counter is captured in TIM15_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

Bit 0 UG: Update generation
This bit can be set by software, it is automatically cleared by hardware.
0: No action
1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected).
30.7.7 TIM15 capture/compare mode register 1 (TIM15_CCMR1)

Address offset: 0x18
Reset value: 0x0000 0000

The same register can be used for input capture mode (this section) or for output compare mode (next section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

### Input capture mode

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **IC2F[3:0]**: Input capture 2 filter
- **IC2PSC[1:0]**: Input capture 2 prescaler
- **CC2S[1:0]**: Capture/Compare 2 selection
  - Bits 9:8 This bit-field defines the direction of the channel (input/output) as well as the used input.
    - 00: CC2 channel is configured as output
    - 01: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2
    - 10: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1
    - 11: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIM15_SMCR register)

*Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIM15_CCER).*
Bits 7:4 **IC1F[3:0]**: Input capture 1 filter
This bit-field defines the frequency used to sample tim_ti1 input and the length of the digital filter applied to tim_ti1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:
- 0000: No filter, sampling is done at fDTS
- 0001: fSAMPLING=ftim_ker_ck, N=2
- 0010: fSAMPLING=ftim_ker_ck, N=4
- 0011: fSAMPLING=ftim_ker_ck, N=8
- 0100: fSAMPLING=fDTS/2, N=6
- 0101: fSAMPLING=fDTS/2, N=8
- 0110: fSAMPLING=fDTS/4, N=6
- 0111: fSAMPLING=fDTS/4, N=8
- 1000: fSAMPLING=fDTS/8, N=6
- 1001: fSAMPLING=fDTS/8, N=8
- 1010: fSAMPLING=fDTS/16, N=5
- 1011: fSAMPLING=fDTS/16, N=6
- 1100: fSAMPLING=fDTS/32, N=5
- 1101: fSAMPLING=fDTS/32, N=6
- 1110: fSAMPLING=fDTS/32, N=8
- 1111: fSAMPLING=fDTS/32, N=8

Bits 3:2 **IC1PSC[1:0]**: Input capture 1 prescaler
This bit-field defines the ratio of the prescaler acting on CC1 input (tim_ic1). The prescaler is reset as soon as CC1E='0' (TIM15_CCER register).
- 00: no prescaler, capture is done each time an edge is detected on the capture input
- 01: capture is done once every 2 events
- 10: capture is done once every 4 events
- 11: capture is done once every 8 events

Bits 1:0 **CC1S[1:0]**: Capture/Compare 1 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
- 00: CC1 channel is configured as output
- 01: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1
- 10: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2
- 11: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIM15_SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIM15_CCER).

### 30.7.8 TIM15 capture/compare mode register 1 [alternate]
**(TIM15_CCMR1)**

Address offset: 0x18
Reset value: 0x0000 0000

The same register can be used for output compare mode (this section) or for input capture mode (previous section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).
Output compare mode:

Bits 31:25  Reserved, must be kept at reset value.

Bits 23:17  Reserved, must be kept at reset value.

Bit 15  **OC2CE**: Output compare 2 clear enable

Bits 24, 14:12  **OC2M[3:0]**: Output compare 2 mode

Bit 11  **OC2PE**: Output compare 2 preload enable

Bit 10  **OC2FE**: Output compare 2 fast enable

Bits 9:8  **CC2S[1:0]**: Capture/Compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.
00: CC2 channel is configured as output.
01: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2.
10: C2 channel is configured as input, tim_ic2 is mapped on tim_ti1.
11: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through the TS bit (TIM15_SMCR register)

*Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIM15_CCER).*

Bit 7  **OC1CE**: Output compare 1 clear enable

0: tim_oc1ref is not affected by the tim_ocref_clr_int input.
1: tim_oc1ref is cleared as soon as a High level is detected on tim_ocref_clr_int input.
Bits 16, 6:4 **OC1M[3:0]**: Output compare 1 mode

These bits define the behavior of the output reference signal `tim_oc1ref` from which `tim_oc1` and `tim_oc1n` are derived. `tim_oc1ref` is active high whereas `tim_oc1` and `tim_oc1n` active level depends on CC1P and CC1NP bits.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Frozen - The comparison between the output compare register TIM15_CCR1 and the counter TIM15_CNT has no effect on the outputs. This mode can be used when the timer serves as a software timebase. When the frozen mode is enabled during timer operation, the output keeps the state (active or inactive) it had before entering the frozen state.</td>
</tr>
<tr>
<td>0001</td>
<td>Set channel 1 to active level on match. <code>tim_oc1ref</code> signal is forced high when the counter TIM15_CNT matches the capture/compare register 1 (TIM15_CCR1).</td>
</tr>
<tr>
<td>0010</td>
<td>Set channel 1 to inactive level on match. <code>tim_oc1ref</code> signal is forced low when the counter TIM15_CNT matches the capture/compare register 1 (TIM15_CCR1).</td>
</tr>
<tr>
<td>0011</td>
<td>Toggle - <code>tim_oc1ref</code> toggles when TIM15_CNT=TIM15_CCR1.</td>
</tr>
<tr>
<td>0100</td>
<td>Force inactive level - <code>tim_oc1ref</code> is forced low.</td>
</tr>
<tr>
<td>0101</td>
<td>Force active level - <code>tim_oc1ref</code> is forced high.</td>
</tr>
<tr>
<td>0110</td>
<td>PWM mode 1 - Channel 1 is active as long as TIM15_CNT&lt;TIM15_CCR1 else inactive.</td>
</tr>
<tr>
<td>0111</td>
<td>PWM mode 2 - Channel 1 is inactive as long as TIM15_CNT&lt;TIM15_CCR1 else active.</td>
</tr>
<tr>
<td>1000</td>
<td>Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on <code>tim_trgi</code> signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on <code>tim_trgi</code> signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes inactive again at the next update.</td>
</tr>
<tr>
<td>1001</td>
<td>Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a trigger event is detected (on <code>tim_trgi</code> signal). Then, a comparison is performed as in PWM mode 2 and the channels becomes inactive again at the next update. In down-counting mode, the channel is active until a trigger event is detected (on <code>tim_trgi</code> signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update.</td>
</tr>
<tr>
<td>1010</td>
<td>Reserved</td>
</tr>
<tr>
<td>1011</td>
<td>Reserved</td>
</tr>
<tr>
<td>1100</td>
<td>Combined PWM mode 1 - <code>tim_oc1ref</code> has the same behavior as in PWM mode 1. <code>tim_oc1ref</code> is the logical OR between <code>tim_oc1ref</code> and <code>tim_oc2ref</code>.</td>
</tr>
<tr>
<td>1101</td>
<td>Combined PWM mode 2 - <code>tim_oc1ref</code> has the same behavior as in PWM mode 2. <code>tim_oc1ref</code> is the logical AND between <code>tim_oc1ref</code> and <code>tim_oc2ref</code>.</td>
</tr>
<tr>
<td>1110</td>
<td>Reserved</td>
</tr>
<tr>
<td>1111</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**Note:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIM15_BDTR register) and CC1S='00' (the channel is configured in output). In PWM mode, the OCRE1 level changes when the result of the comparison changes, when the output compare mode switches from “frozen” mode to “PWM” mode and when the output compare mode switches from “force active/inactive” mode to “PWM” mode.

On channels that have a complementary output, this bit field is preloaded. If the CCPC bit is set in the TIM15_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated.
Bit 3 **OC1PE**: Output Compare 1 preload enable

0: Preload register on TIM15_CCR1 disabled. TIM15_CCR1 can be written at anytime, the new value is taken in account immediately.
1: Preload register on TIM15_CCR1 enabled. Read/Write operations access the preload register. TIM15_CCR1 preload value is loaded in the active register at each update event.

**Note**: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIM15_BDTR register) and CC1S='00' (the channel is configured in output).

Bit 2 **OC1FE**: Output Compare 1 fast enable

This bit decreases the latency between a trigger event and a transition on the timer output. It must be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting as soon as possible after the starting trigger.
0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.
1: An active edge on the trigger input acts like a compare match on CC1 output. Then, tim_ocx is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 **CC1S[1:0]**: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.
00: CC1 channel is configured as output.
01: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1.
10: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2.
11: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIM15_SMCR register)

**Note**: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIM15_CCER).

### 30.7.9 TIM15 capture.compare enable register (TIM15_CCER)

Address offset: 0x20

Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15-8</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>7</td>
<td><strong>CC2NP</strong>: Capture/Compare 2 complementary output polarity</td>
</tr>
<tr>
<td></td>
<td>Refer to CC1NP description</td>
</tr>
<tr>
<td>6</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>5</td>
<td><strong>CC2P</strong>: Capture/Compare 2 output polarity</td>
</tr>
<tr>
<td></td>
<td>Refer to CC1P description</td>
</tr>
<tr>
<td>4</td>
<td><strong>CC2E</strong>: Capture/Compare 2 output enable</td>
</tr>
<tr>
<td></td>
<td>Refer to CC1E description</td>
</tr>
</tbody>
</table>
Bit 3 **CC1NP**: Capture/Compare 1 complementary output polarity

CC1 channel configured as output:
0: tim_oc1n active high
1: tim_oc1n active low

CC1 channel configured as input:
This bit is used in conjunction with CC1P to define the polarity of tim_ti1fp1 and tim_ti2fp1. Refer to CC1P description.

**Note:** This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register) and CC1S="00" (the channel is configured in output).

On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIM15_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated.

Bit 2 **CC1NE**: Capture/Compare 1 complementary output enable

0: Off - tim_oc1n is not active. tim_oc1n level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
1: On - tim_oc1n signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.

Bit 1 **CC1P**: Capture/Compare 1 output polarity

CC1 channel configured as output:
0: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)
1: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)

When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of T1FP1 and T2FP1 for trigger or capture operations.

CC1NP=0, CC1P=0: non-inverted/rising edge. The circuit is sensitive to T1xP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), T1xP1 is not inverted (trigger operation in gated mode).

CC1NP=0, CC1P=1: inverted/falling edge. The circuit is sensitive to T1xFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), T1xFP1 is inverted (trigger operation in gated mode).

CC1NP=1, CC1P=1: non-inverted/both edges/ The circuit is sensitive to both T1xFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), T1xFP1 is not inverted (trigger operation in gated mode).

CC1NP=1, CC1P=0: this configuration is reserved, it must not be used.

**Note:** This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register).

On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIM15_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated.

Bit 0 **CC1E**: Capture/Compare 1 output enable

0: Capture mode disabled / OC1 is not active (see below)
1: Capture mode enabled / OC1 signal is output on the corresponding output pin

When CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 301 for details.
Table 301. Output control bits for complementary tim_ocx and tim_ocxn channels with break feature (TIM15)

<table>
<thead>
<tr>
<th>Control bits</th>
<th>Output states(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOE bit</td>
<td>OSSI bit</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

1. When both outputs of a channel are not used (control taken over by GPIO controller), the OISx, OISxN, CCxP and CCxNP bits must be kept cleared.

Note: The state of the external I/O pins connected to the complementary tim_ocx and tim_ocxn channels depends on the tim_ocx and tim_ocxn channel state and GPIO control and alternate function selection registers.
### 30.7.10 TIM15 counter (TIM15_CNT)

Address offset: 0x24  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>UIFCPY</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>UIFCPY</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 **UIFCPY**: UIF Copy  
This bit is a read-only copy of the UIF bit in the TIM15_ISR register.

Bits 30:16 **Reserved, must be kept at reset value.**

Bits 15:0 **CNT[15:0]**: Counter value  
- **Non-dithering mode (DITHEN = 0)**  
The register holds the counter value.
- **Dithering mode (DITHEN = 1)**  
The register only holds the non-dithered part in CNT[15:0]. The fractional part is not available.

### 30.7.11 TIM15 prescaler (TIM15_PSC)

Address offset: 0x28  
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:0 **PSC[15:0]**: Prescaler value  
The counter clock frequency \( f_{tim\_cnt\_ck} \) is equal to \( f_{tim\_psec\_ck} / (PSC[15:0] + 1) \).  
PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIM15_EGR register or through trigger controller when configured in “reset mode”).
30.7.12 TIM15 auto-reload register (TIM15_ARR)

Address offset: 0x2C
Reset value: 0x0000 FFFF

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Access</th>
<th>Reset Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:20</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19:0</td>
<td>ARR[19:0]: Auto-reload value</td>
<td>rw</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ARR is the value to be loaded in the actual auto-reload register.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Refer to the Section 30.4.3: Time-base unit on page 1361 for more details about ARR update and behavior.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>The counter is blocked while the auto-reload value is null.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Non-dithering mode (DITHEN = 0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>The register holds the auto-reload value in ARR[15:0]. The ARR[19:16] bits are reset.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Dithering mode (DITHEN = 1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>The register holds the integer part in ARR[19:4]. The ARR[3:0] bitfield contains the dithered part.</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

30.7.13 TIM15 repetition counter register (TIM15_RCR)

Address offset: 0x30
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Access</th>
<th>Reset Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:8</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7:0</td>
<td>REP[7:0]: Repetition counter reload value</td>
<td>rw</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bitfield defines the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable. It also defines the update interrupt generation rate, if this interrupt is enable.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>When the repetition down-counter reaches zero, an update event is generated and it restarts counting from REP value. As the repetition counter is reloaded with REP value only at the repetition update event UEV, any write to the TIM15_RCR register is not taken in account until the next repetition update event.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>It means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>• the number of PWM periods in edge-aligned mode</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>• the number of half PWM period in center-aligned mode</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 30.7.14 TIM15 capture/compare register 1 (TIM15_CCR1)

Address offset: 0x34
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>CCR1[19:16]</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td></td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CCR1[15:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, must be kept at reset value.

**Bits 19:0 CCR1[19:0]**: Capture/compare 1 value

If channel CC1 is configured as output:

- CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).
- It is loaded permanently if the preload feature is not selected in the TIM15_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.
- The active capture/compare register contains the value to be compared to the counter TIM15_CNT and signaled on tim_oc1 output.

Non-dithering mode (DITHEN = 0)

- The register holds the compare value in CCR1[15:0]. The CCR1[19:16] bits are reset.

Dithering mode (DITHEN = 1)

- The register holds the integer part in CCR1[19:4]. The CCR1[3:0] bitfield contains the dithered part.

If channel CC1 is configured as input:

- CR1 is the counter value transferred by the last input capture 1 event (tim_ic1). The TIMx_CCR1 register is read-only and cannot be programmed.

Non-dithering mode (DITHEN = 0)

- The register holds the capture value in CCR1[15:0]. The CCR1[19:16] bits are reset.

Dithering mode (DITHEN = 1)

- The register holds the capture in CCR1[19:4]. The CCR1[3:0] bits are reset.
30.7.15  TIM15 capture/compare register 2 (TIM15_CCR2)

Address offset: 0x38
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:20  Reserved, must be kept at reset value.

Bits 19:0  CCR2[19:0]: Capture/compare 2 value

If channel CC2 is configured as output:

CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIM15_CCMR2 register
(bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when
an update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIM15_CNT and signalled on tim_oc2 output.
Non-dithering mode (DITHEN = 0)
The register holds the compare value in CCR2[15:0]. The CCR2[19:16] bits are reset.
Dithering mode (DITHEN = 1)
The register holds the integer part in CCR2[19:4]. The CCR2[3:0] bitfield contains the
dithered part.

If channel CC2 is configured as input:

CCR2 is the counter value transferred by the last input capture 1 event (tim_ic2). The
TIMx_CCR2 register is read-only and cannot be programmed.
Non-dithering mode (DITHEN = 0)
The register holds the capture value in CCR2[15:0]. The CCR2[19:16] bits are reset.
Dithering mode (DITHEN = 1)
The register holds the capture in CCR2[19:4]. The CCR2[3:0] bits are reset.

30.7.16  TIM15 break and dead-time register (TIM15_BDTR)

Address offset: 0x44
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

MOE AOE BKP BKE OSSR OSSI LOCK[1:0] DTG[7:0]

Note:  As the BKBID, BKDSRM, BKF[3:0], AOE, BKP, BKE, OSSR, OSSR and DTG[7:0] bits may
be write-locked depending on the LOCK configuration, it may be necessary to configure all
of them during the first write access to the TIM15_BDTR register.
Bits 31:29  Reserved, must be kept at reset value.

Bit 28  **BKBID**: Break bidirectional
- 0: Break input tim\_brk in input mode
- 1: Break input tim\_brk in bidirectional mode

In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.

*Note:* This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15\_BDTR register).

*Note:* Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 27  Reserved, must be kept at reset value.

Bit 26  **BKDSRM**: Break disarm
- 0: Break input tim\_brk is armed
- 1: Break input tim\_brk is disarmed

This bit is cleared by hardware when no break source is active.

The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled until it is reset by hardware, indicating that the fault condition has disappeared.

*Note:* Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bits 25:20  Reserved, must be kept at reset value.

Bits 19:16  **BKF[3:0]**: Break filter

This bit-field defines the frequency used to sample the tim\_brk input signal and the length of the digital filter applied to tim\_brk. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:

- 0000: No filter, tim\_brk acts asynchronously
- 0001: f\_{SAMPLING}=f\_{tim\_ker\_ck}, N=2
- 0010: f\_{SAMPLING}=f\_{tim\_ker\_ck}, N=4
- 0011: f\_{SAMPLING}=f\_{tim\_ker\_ck}, N=8
- 0100: f\_{SAMPLING}=f\_{DTS}/2, N=6
- 0101: f\_{SAMPLING}=f\_{DTS}/2, N=8
- 0110: f\_{SAMPLING}=f\_{DTS}/4, N=6
- 0111: f\_{SAMPLING}=f\_{DTS}/4, N=8
- 1000: f\_{SAMPLING}=f\_{DTS}/8, N=6
- 1001: f\_{SAMPLING}=f\_{DTS}/8, N=8
- 1010: f\_{SAMPLING}=f\_{DTS}/16, N=5
- 1011: f\_{SAMPLING}=f\_{DTS}/16, N=6
- 1100: f\_{SAMPLING}=f\_{DTS}/16, N=8
- 1101: f\_{SAMPLING}=f\_{DTS}/32, N=5
- 1110: f\_{SAMPLING}=f\_{DTS}/32, N=6
- 1111: f\_{SAMPLING}=f\_{DTS}/32, N=8

*Note:* This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIM15\_BDTR register).
General purpose timers (TIM15/TIM16/TIM17)

Bit 15  **MOE**: Main output enable

- This bit is cleared asynchronously by hardware as soon as the tim_brk input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.
- 0: tim_ocx and tim_ocxn outputs are disabled or forced to idle state depending on the OSSI bit.
- 1: tim_ocx and tim_ocxn outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIM15_CCER register)

See tim_ocx/tim_ocxn enable description for more details (Section 30.7.9: TIM15 capture/compare enable register (TIM15_CCER) on page 1416).

Bit 14  **AOE**: Automatic output enable

- 0: MOE can be set only by software
- 1: MOE can be set by software or automatically at the next update event (if the break input is not be active)

*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).

Bit 13  **BKP**: Break polarity

- 0: Break input tim_brk is active low
- 1: Break input tim_brk is active high

*Note:* This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).

Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 12  **BKE**: Break enable

- 0: Break inputs (tim_brk and tim_sys_brk clock failure event) disabled
- 1: Break inputs (tim_brk and tim_sys_brk clock failure event) enabled

This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).

*Note:* Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 11  **OSSR**: Off-state selection for Run mode

This bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.

See tim_ocx/tim_ocxn enable description for more details (Section 30.7.9: TIM15 capture/compare enable register (TIM15_CCER) on page 1416).

- 0: When inactive, tim_ocx/tim_ocxn outputs are disabled (the timer releases the output control which is taken over by the GPIO, which forces a Hi-Z state)
- 1: When inactive, tim_ocx/tim_ocxn outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer).

*Note:* This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIM15_BDTR register).

Bit 10  **OSSI**: Off-state selection for Idle mode

This bit is used when MOE=0 on channels configured as outputs.

See tim_ocx/tim_ocxn enable description for more details (Section 30.7.9: TIM15 capture/compare enable register (TIM15_CCER) on page 1416).

- 0: When inactive, tim_ocx/tim_ocxn outputs are disabled (tim_ocx/tim_ocxn enable output signal=0)
- 1: When inactive, tim_ocx/tim_ocxn outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. tim_ocx/tim_ocxn enable output signal=1)

*Note:* This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIM15_BDTR register).
### 30.7.17 TIM15 timer deadtime register 2 (TIM15_DTR2)

**Address offset:** 0x054  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>DTPE</td>
<td>rw</td>
</tr>
<tr>
<td>16</td>
<td>DTAE</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>DTGF[7:0]</td>
<td>rw</td>
</tr>
</tbody>
</table>

**Bits 31:18** Reserved, must be kept at reset value.

**Bit 17** DTPE: Deadtime preload enable

- 0: Deadtime value is not preloaded
- 1: Deadtime value preload is enabled

*Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register).*
Bit 16  **DTAE:** Deadtime asymmetric enable
0: Deadtime on rising and falling edges are identical, and defined with \( DTG[7:0] \) register
1: Deadtime on rising edge is defined with \( DTG[7:0] \) register and deadtime on falling edge is defined with \( DTGF[7:0] \) bits.

*Note:* This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register).

Bits 15:8  Reserved, must be kept at reset value.

Bits 7:0  **DTGF[7:0]:** Dead-time falling edge generator setup
This bit-field defines the duration of the dead-time inserted between the complementary outputs, on the falling edge.

\[ DTGF[7:5] = 0 \Rightarrow DTF = \frac{DTGF[7:0] \times t_{dlg}}{t_{dtg}} = \frac{DTGF[5:0]}{TDTS} \]
\[ DTGF[7:5] = 10 \Rightarrow DTF = [64 + DTGF[5:0]] \times t_{dlg} \times T_{dty} = 2 \times t_{dtg} \]
\[ DTGF[7:5] = 110 \Rightarrow DTF = [32 + DTGF[4:0]] \times t_{dlg} \times T_{dty} = 8 \times t_{dtg} \]
\[ DTGF[7:5] = 111 \Rightarrow DTF = [32 + DTGF[4:0]] \times t_{dlg} \times T_{dty} = 16 \times t_{dtg} \]

Example if \( TDTS = 125\, ns \) (8MHz), dead-time possible values are:
- 0 to 15875\, ns by 125\, ns steps,
- 16\, us to 31750\, ns by 250\, ns steps,
- 32\, us to 63\, us by 1\, us steps,
- 64\, us to 126\, us by 2\, us steps

*Note:* This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register).

### 30.7.18  **TIM15 input selection register (TIM15_TISEL)**

Address offset: 0x5C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 31:12  Reserved, must be kept at reset value.

Bits 11:8  **TISEL[3:0]:** selects tim_ti2_in[15:0] input

0000: TIM15_CH2 input (tim_ti2_in0)
0001: tim_ti2_in1
...
1111: tim_ti2_in15
Refer to *Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals* for interconnects list.

Bits 7:4  Reserved, must be kept at reset value.

Bits 3:0  **TISEL[3:0]:** selects tim_ti1_in[15:0] input

0000: TIM15_CH1 input (tim_ti1_in0)
0001: tim_ti1_in1
...
1111: tim_ti1_in15
Refer to *Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals* for interconnects list.
### 30.7.19 TIM15 alternate function register 1 (TIM15_AF1)

Address offset: 0x060  
Reset value: 0x0000 0001

<table>
<thead>
<tr>
<th>Bit</th>
<th>Address Offset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>30</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>29</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>28</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>27</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>26</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>25</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>24</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>23</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>22</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>21</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>20</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>19</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>18</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>17</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>16</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>15</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>14</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>13</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>12</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>9</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>8</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>4</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>3</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Refer to Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals for product specific implementation.

**Bits 31:14** Reserved, must be kept at reset value.

**Bit 13 BKCMP4P: tim_brk_cmp4 input polarity**

This bit selects the tim_brk_cmp4 input sensitivity. It must be programmed together with the BKP polarity bit.

- 0: tim_brk_cmp4 input is active high
- 1: tim_brk_cmp4 input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

**Bit 12 BKCMP3P: tim_brk_cmp3 input polarity**

This bit selects the tim_brk_cmp3 input sensitivity. It must be programmed together with the BKP polarity bit.

- 0: tim_brk_cmp3 input is active high
- 1: tim_brk_cmp3 input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

**Bit 11 BKCMP2P: tim_brk_cmp2 input polarity**

This bit selects the tim_brk_cmp2 input sensitivity. It must be programmed together with the BKP polarity bit.

- 0: tim_brk_cmp2 input is active high
- 1: tim_brk_cmp2 input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

**Bit 10 BKCMP1P: tim_brk_cmp1 input polarity**

This bit selects the tim_brk_cmp1 input sensitivity. It must be programmed together with the BKP polarity bit.

- 0: tim_brk_cmp1 input is active high
- 1: tim_brk_cmp1 input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*
Bit 9 **BKINP**: TIMx_BKIN input polarity
This bit selects the TIMx_BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
0: TIMx_BKIN input is active high
1: TIMx_BKIN input is active low
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

Bit 8 **BKCMP8E**: tim_brk_cmp8 enable
This bit enables the tim_brk_cmp8 for the timer's tim_brk input. mdf_brkx output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp8 input disabled
1: tim_brk_cmp8 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

Bit 7 **BKCMP7E**: tim_brk_cmp7 enable
This bit enables the tim_brk_cmp7 for the timer's tim_brk input. COMP7 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp7 input disabled
1: tim_brk_cmp7 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

Bit 6 **BKCMP6E**: tim_brk_cmp6 enable
This bit enables the tim_brk_cmp6 for the timer's tim_brk input. tim_brk_cmp6 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp6 input disabled
1: tim_brk_cmp6 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

Bit 5 **BKCMP5E**: tim_brk_cmp5 enable
This bit enables the tim_brk_cmp5 for the timer's tim_brk input. tim_brk_cmp5 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp5 input disabled
1: tim_brk_cmp5 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

Bit 4 **BKCMP4E**: tim_brk_cmp4 enable
This bit enables the tim_brk_cmp4 for the timer's tim_brk input. tim_brk_cmp4 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp4 input disabled
1: tim_brk_cmp4 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*

Bit 3 **BKCMP3E**: tim_brk_cmp3 enable
This bit enables the tim_brk_cmp3 for the timer's tim_brk input. tim_brk_cmp3 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp3 input disabled
1: tim_brk_cmp3 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).*
Bit 2 **BKCMP2E**: tim_brk_cmp2 enable
This bit enables the tim_brk_cmp2 for the timer’s tim_brk input. tim_brk_cmp2 output is 'ORed' with the other tim_brk sources.
- 0: tim_brk_cmp2 input disabled
- 1: tim_brk_cmp2 input enabled
*Note*: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).

Bit 1 **BKCMP1E**: tim_brk_cmp1 enable
This bit enables the tim_brk_cmp1 for the timer’s tim_brk input. tim_brk_cmp1 output is 'ORed' with the other tim_brk sources.
- 0: tim_brk_cmp1 input disabled
- 1: tim_brk_cmp1 input enabled
*Note*: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).

Bit 0 **BKINE**: TIMx_BKIN input enable
This bit enables the TIMx_BKIN alternate function input for the timer’s tim_brk input. TIMx_BKIN input is 'ORed' with the other tim_brk sources.
- 0: TIMx_BKIN input disabled
- 1: TIMx_BKIN input enabled
*Note*: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).

### 30.7.20 TIM15 alternate function register 2 (TIM15_AF2)

**Address offset**: 0x064

**Reset value**: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**OCRSEL[2:0]**: ocref_clr source selection

These bits select the ocref_clr input source.
- 000: tim_ocref_clr0
- 001: tim_ocref_clr1
- 010: tim_ocref_clr2
- 011: tim_ocref_clr3
- 100: tim_ocref_clr4
- 101: tim_ocref_clr5
- 110: tim_ocref_clr6
- 111: tim_ocref_clr7

*Note*: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM15_BDTR register).
### 30.7.21 TIM15 DMA control register (TIM15_DCR)

**Address offset:** 0x3DC  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bits 15:0** Reserved, must be kept at reset value.

**Bits 12:8** **DBL[4:0]: DMA burst length**  
This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIM15_DMAR address).  
00000: 1 transfer,  
00001: 2 transfers,  
00010: 3 transfers,  
...  
10001: 18 transfers.

**Bits 7:5** Reserved, must be kept at reset value.

**Bits 4:0** **DBA[4:0]: DMA base address**  
This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIM15_DMAR address). DBA is defined as an offset starting from the address of the TIM15_CR1 register.  
Example:  
00000: TIM15_CR1,  
00001: TIM15_CR2,  
00010: TIM15_SMCR,  
...

### 30.7.22 TIM15 DMA address for full transfer (TIM15_DMAR)

**Address offset:** 0x3E0  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**DMAB[31:16]**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**DMAB[15:0]**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:0  **DMAB[31:0]**: DMA register for burst accesses

A read or write operation to the DMAR register accesses the register located at the address (TIM15_CR1 address) + (DBA + DMA index) x 4

where TIM15_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIM15_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIM15_DCR).

### 30.7.23 TIM15 register map

TIM15 registers are mapped as 16-bit addressable registers as described in the table below:

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Bits 31:0</th>
<th>Reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>TIM15_CR1</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x04</td>
<td>TIM15_CR2</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x08</td>
<td>TIM15_SMCR</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x0C</td>
<td>TIM15_DIER</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x10</td>
<td>TIM15_SR</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x14</td>
<td>TIM15_EGR</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x18</td>
<td>TIM15_CCMR1</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x20</td>
<td>TIM15_CCMR1</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
</tbody>
</table>

**Table 302. TIM15 register map and reset values**

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Bits 31:0</th>
<th>Reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>TIM15_CR1</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x04</td>
<td>TIM15_CR2</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x08</td>
<td>TIM15_SMCR</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x0C</td>
<td>TIM15_DIER</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x10</td>
<td>TIM15_SR</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x14</td>
<td>TIM15_EGR</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x18</td>
<td>TIM15_CCMR1</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x20</td>
<td>TIM15_CCMR1</td>
<td></td>
<td>00000000000000000000000000000000</td>
</tr>
</tbody>
</table>
### Table 302. TIM15 register map and reset values (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Description</th>
<th>Reset value</th>
<th>SRI</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x24</td>
<td>TIM15_CNT</td>
<td>UECTP or Res. CNT[15:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x28</td>
<td>TIM15_PSC</td>
<td>PSC[15:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x2C</td>
<td>TIM15_ARR</td>
<td>ARR[19:0]</td>
<td>1111111111111111</td>
<td>1111111111111111</td>
</tr>
<tr>
<td>0x30</td>
<td>TIM15_RCR</td>
<td>REP[7:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x34</td>
<td>TIM15_CCR1</td>
<td>CCR1[19:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x38</td>
<td>TIM15_CCR2</td>
<td>CCR2[19:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x44</td>
<td>TIM15_BDTR</td>
<td>BKF[3:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x48</td>
<td>TIM15_DTR2</td>
<td>DTRE DTNE DTGF[7:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x54</td>
<td>TIM15_TISEL</td>
<td>T1SEL[3:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x60</td>
<td>TIM15_AF1</td>
<td>OCM[35:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
<tr>
<td>0x64</td>
<td>TIM15_AF2</td>
<td>OCR[23:0]</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
</tr>
</tbody>
</table>

**Note:** The table shows the register map and reset values for TIM15, including detailed fields and reset values for various registers.
Refer to *Section 2.2 on page 81* for the register boundary addresses.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x3DC</td>
<td>TIM15_DCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x3E0</td>
<td>TIM15_DMAR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 302. TIM15 register map and reset values (continued)
30.8 **TIM16/TIM17 registers**

Refer to *Section 1.2* for a list of abbreviations used in register descriptions.

### 30.8.1 TIMx control register 1 (TIMx_CR1)(x = 16 to 17)

Address offset: 0x00

Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15:13</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 12</td>
<td><strong>DITHEN</strong>: Dithering enable</td>
</tr>
<tr>
<td></td>
<td>0: Dithering disabled</td>
</tr>
<tr>
<td></td>
<td>1: Dithering enabled</td>
</tr>
<tr>
<td></td>
<td><em>Note</em>: The DITHEN bit can only be modified when CEN bit is reset.</td>
</tr>
<tr>
<td>Bit 11</td>
<td><strong>UIFREMAP</strong>: UIF status bit remapping</td>
</tr>
<tr>
<td></td>
<td>0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.</td>
</tr>
<tr>
<td></td>
<td>1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.</td>
</tr>
<tr>
<td>Bit 10</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bits 9:8</td>
<td><strong>CKD[1:0]</strong>: Clock division</td>
</tr>
<tr>
<td></td>
<td>This bit-field indicates the division ratio between the timer clock (tim_ker_ck) frequency and the dead-time and sampling clock (tDTS) used by the dead-time generators and the digital filters (tim_tix),</td>
</tr>
<tr>
<td></td>
<td>00: tDTS = tim_ker_ck</td>
</tr>
<tr>
<td></td>
<td>01: tDTS = 2*tim_ker_ck</td>
</tr>
<tr>
<td></td>
<td>10: tDTS = 4*tim_ker_ck</td>
</tr>
<tr>
<td></td>
<td>11: Reserved</td>
</tr>
<tr>
<td>Bit 7</td>
<td><strong>ARPE</strong>: Auto-reload preload enable</td>
</tr>
<tr>
<td></td>
<td>0: TIMx_ARR register is not buffered</td>
</tr>
<tr>
<td></td>
<td>1: TIMx_ARR register is buffered</td>
</tr>
<tr>
<td>Bits 6:4</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 3</td>
<td><strong>OPM</strong>: One pulse mode</td>
</tr>
<tr>
<td></td>
<td>0: Counter is not stopped at update event</td>
</tr>
<tr>
<td></td>
<td>1: Counter stops counting at the next update event (clearing the bit CEN)</td>
</tr>
<tr>
<td>Bit 2</td>
<td><strong>URS</strong>: Update request source</td>
</tr>
<tr>
<td></td>
<td>This bit is set and cleared by software to select the UEV event sources.</td>
</tr>
<tr>
<td></td>
<td>0: Any of the following events generate an update interrupt or DMA request if enabled.</td>
</tr>
<tr>
<td></td>
<td>These events can be:</td>
</tr>
<tr>
<td></td>
<td>– Counter overflow/underflow</td>
</tr>
<tr>
<td></td>
<td>– Setting the UG bit</td>
</tr>
<tr>
<td></td>
<td>– Update generation through the slave mode controller</td>
</tr>
<tr>
<td></td>
<td>1: nly counter overflow/underflow generates an update interrupt or DMA request if enabled.</td>
</tr>
</tbody>
</table>
Bit 1 **UDIS**: Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
0: UEV enabled. The Update (UEV) event is generated by one of the following events:
   – Counter overflow/underflow
   – Setting the UG bit
   – Update generation through the slave mode controller
Buffered registers are then loaded with their preload values.
1: UEV disabled. The Update event is not generated, shadow registers keep their value
   (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is
   set or if a hardware reset is received from the slave mode controller.

Bit 0 **CEN**: Counter enable
0: Counter disabled
1: Counter enabled
*Note*: External clock and gated mode can work only if the CEN bit has been previously set by
   software. However trigger mode can set the CEN bit automatically by hardware.

### 30.8.2 TIMx control register 2 (TIMx_CR2)(x = 16 to 17)

Address offset: 0x04
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15-10</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>9</td>
<td><strong>OIS1N</strong>: Output Idle state 1 (tim_oc1n output)</td>
</tr>
<tr>
<td>0:</td>
<td>tim_oc1n=0 after a dead-time when MOE=0</td>
</tr>
<tr>
<td>1:</td>
<td>tim_oc1n=1 after a dead-time when MOE=0</td>
</tr>
<tr>
<td><em>Note</em>: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed</td>
<td></td>
</tr>
<tr>
<td>(LOCK bits in TIMx_BKR register).</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td><strong>OIS1</strong>: Output Idle state 1 (tim_oc1 output)</td>
</tr>
<tr>
<td>0:</td>
<td>tim_oc1=0 after a dead-time when MOE=0</td>
</tr>
<tr>
<td>1:</td>
<td>tim_oc1=1 after a dead-time when MOE=0</td>
</tr>
<tr>
<td><em>Note</em>: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed</td>
<td></td>
</tr>
<tr>
<td>(LOCK bits in TIMx_BKR register).</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-4</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>3</td>
<td><strong>CCDS</strong>: Capture/compare DMA selection</td>
</tr>
<tr>
<td>0:</td>
<td>CCx DMA request sent when CCx event occurs</td>
</tr>
<tr>
<td>1:</td>
<td>CCx DMA requests sent when update event occurs</td>
</tr>
<tr>
<td>2</td>
<td><strong>CCUS</strong>: Capture/compare control update selection</td>
</tr>
<tr>
<td>0:</td>
<td>When capture/compare control bits are preloaded (CCPC=1), they are updated by setting</td>
</tr>
<tr>
<td></td>
<td>the COMG bit only.</td>
</tr>
<tr>
<td>1:</td>
<td>When capture/compare control bits are preloaded (CCPC=1), they are updated by setting</td>
</tr>
<tr>
<td></td>
<td>the COMG bit or when a rising edge occurs on tim_trgi (if available).</td>
</tr>
<tr>
<td><em>Note</em>: This bit acts only on channels that have a complementary output.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
</tbody>
</table>
30.8.3 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17)

Address offset: 0x0C
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15:10</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 9</td>
<td>CC1DE: Capture/Compare 1 DMA request enable</td>
</tr>
<tr>
<td></td>
<td>0: CC1 DMA request disabled</td>
</tr>
<tr>
<td></td>
<td>1: CC1 DMA request enabled</td>
</tr>
<tr>
<td>Bit 8</td>
<td>UDE: Update DMA request enable</td>
</tr>
<tr>
<td></td>
<td>0: Update DMA request disabled</td>
</tr>
<tr>
<td></td>
<td>1: Update DMA request enabled</td>
</tr>
<tr>
<td>Bit 7</td>
<td>BIE: Break interrupt enable</td>
</tr>
<tr>
<td></td>
<td>0: Break interrupt disabled</td>
</tr>
<tr>
<td></td>
<td>1: Break interrupt enabled</td>
</tr>
<tr>
<td>Bit 6</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 5</td>
<td>COMIE: COM interrupt enable</td>
</tr>
<tr>
<td></td>
<td>0: COM interrupt disabled</td>
</tr>
<tr>
<td></td>
<td>1: COM interrupt enabled</td>
</tr>
<tr>
<td>Bits 4:2</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 1</td>
<td>CC1IE: Capture/Compare 1 interrupt enable</td>
</tr>
<tr>
<td></td>
<td>0: CC1 interrupt disabled</td>
</tr>
<tr>
<td></td>
<td>1: CC1 interrupt enabled</td>
</tr>
<tr>
<td>Bit 0</td>
<td>UIE: Update interrupt enable</td>
</tr>
<tr>
<td></td>
<td>0: Update interrupt disabled</td>
</tr>
<tr>
<td></td>
<td>1: Update interrupt enabled</td>
</tr>
</tbody>
</table>
30.8.4 **TIMx status register (TIMx_SR)(x = 16 to 17)**

Address offset: 0x10
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td>rc_w0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:10 Reserved, must be kept at reset value.

Bit 9 **CC1OF**: Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to ‘0’.
0: No overcapture has been detected
1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set

Bit 8 Reserved, must be kept at reset value.

Bit 7 **BIF**: Break interrupt flag
This flag is set by hardware as soon as the tim_brk input goes active. It can be cleared by software if the break input is not active.
0: No break event occurred
1: An active level has been detected on the break input

Bit 6 Reserved, must be kept at reset value.

Bit 5 **COMIF**: COM interrupt flag
This flag is set by hardware on a COM event (once the capture/compare control bits –CCxE, CCxNE, OCxM– have been updated). It is cleared by software.
0: No COM event occurred
1: COM interrupt pending

Bits 4:2 Reserved, must be kept at reset value.

Bit 1 **CC1IF**: Capture/Compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
0: No compare match / No input capture occurred
1: A compare match or an input capture occurred

**If channel CC1 is configured as output**: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.

**If channel CC1 is configured as input**: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER).
30.8.5 TIMx event generation register (TIMx_EGR)(x = 16 to 17)

Address offset: 0x14
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 **BG**: Break generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
0: No action.
1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.

Bit 6 Reserved, must be kept at reset value.

Bit 5 **COMG**: Capture/Compare control update generation
This bit can be set by software, it is automatically cleared by hardware.
0: No action
1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits

*Note: This bit acts only on channels that have a complementary output.*

Bits 4:2 Reserved, must be kept at reset value.

Bit 1 **CC1G**: Capture/Compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
0: No action.
1: A capture/compare event is generated on channel 1:

**If channel CC1 is configured as output:**
CC1IF flag is set. Corresponding interrupt or DMA request is sent if enabled.

**If channel CC1 is configured as input:**
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

Bit 0 **UG**: Update generation
This bit can be set by software, it is automatically cleared by hardware.
0: No action.
1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected).
30.8.6 TIMx capture/compare mode register 1 (TIMx_CCMR1)  
x = 16 to 17

Address offset: 0x18  
Reset value: 0x0000 0000

The same register can be used for input capture mode (this section) or for output compare mode (next section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

Input capture mode

Bits 31:8  Reserved, must be kept at reset value.

Bits 7:4  IC1F[3:0]: Input capture 1 filter  
This bit-field defines the frequency used to sample tim_t1 input and the length of the digital filter applied to tim_t1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

- 0000: No filter, sampling is done at fDTS
- 0001: fSAMPLING=fT1, N=2
- 0010: fSAMPLING=fT1, N=4
- 0011: fSAMPLING=fT1, N=8
- 0100: fSAMPLING=fDTS/2, N=
- 0101: fSAMPLING=fDTS/2, N=8
- 0110: fSAMPLING=fDTS/4, N=6
- 0111: fSAMPLING=fDTS/4, N=8
- 1000: fSAMPLING=fDTS/8, N=6
- 1001: fSAMPLING=fDTS/8, N=8
- 1010: fSAMPLING=fDTS/16, N=5
- 1011: fSAMPLING=fDTS/16, N=6
- 1100: fSAMPLING=fDTS/16, N=8
- 1101: fSAMPLING=fDTS/32, N=5
- 1110: fSAMPLING=fDTS/32, N=6
- 1111: fSAMPLING=fDTS/32, N=8

Bits 3:2  IC1PSC[1:0]: Input capture 1 prescaler  
This bit-field defines the ratio of the prescaler acting on CC1 input (tim_ic1). The prescaler is reset as soon as CC1E='0' (TIMx_CCER register).

- 00: no prescaler, capture is done each time an edge is detected on the capture input.
- 01: capture is done each time an edge is detected on the capture input.
- 10: capture is done once every 2 events
- 11: capture is done once every 4 events
30.8.7 TIMx capture/compare mode register 1 [alternate]
(TIMx_CCMR1)(x = 16 to 17)

Address offset: 0x18
Reset value: 0x0000 0000

The same register can be used for output compare mode (this section) or for input capture mode (previous section). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function for input capture and for output compare modes. It is possible to combine both modes independently (for example channel 1 in input capture mode and channel 2 in output compare mode).

Output compare mode:

Bits 31:17 Reserved, must be kept at reset value.

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 OC1CE: Output Compare 1 clear enable
0: tim_oc1ref is not affected by the tim_ocref_clr input.
1: tim_oc1ref is cleared as soon as a High level is detected on tim_ocref_clr input.
Bits 16, 6:4 **OC1M[3:0]**: Output Compare 1 mode

These bits define the behavior of the output reference signal Tim_oc1ref from which Tim_oc1 and Tim_oc1n are derived. Tim_oc1ref is active high whereas Tim_oc1 and Tim_oc1n active level depends on CC1P and CC1NP bits.

- **0000**: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs. This mode can be used when the timer serves as a software timebase. When the frozen mode is enabled during timer operation, the output keeps the state (active or inactive) it had before entering the frozen state.
- **0001**: Set channel 1 to active level on match. Tim_oc1ref signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
- **0010**: Set channel 1 to inactive level on match. Tim_oc1ref signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
- **0011**: Toggle - Tim_oc1ref toggles when TIMx_CNT=TIMx_CCR1.
- **0100**: Force inactive level - Tim_oc1ref is forced low.
- **0101**: Force active level - Tim_oc1ref is forced high.
- **0110**: PWM mode 1 - Channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive.
- **0111**: PWM mode 2 - Channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active.
- Others: Reserved

**Note:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).

In PWM mode, the OCREF level changes when the result of the comparison changes, when the output compare mode switches from “frozen” mode to “PWM” mode and when the output compare mode switches from “force active/inactive” mode to “PWM” mode.

Bit 3 **OC1PE**: Output Compare 1 preload enable

- **0**: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
- **1**: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.

**Note:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).

Bit 2 **OC1FE**: Output Compare 1 fast enable

This bit decreases the latency between a trigger event and a transition on the timer output. It must be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting as soon as possible after the starting trigger.

- **0**: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.
- **1**: An active edge on the trigger input acts like a compare match on CC1 output. Then, Tim_ocx is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 **CC1S[1:0]**: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

- **00**: CC1 channel is configured as output
- **01**: CC1 channel is configured as input, Tim_ic1 is mapped on Tim_ti1
- Others: Reserved

**Note:** CC1S bits are writable only when the channel is OFF (CC1E = ‘0’ in TIMx_CCER).
30.8.8  TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17)

Address offset: 0x20
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:4  Reserved, must be kept at reset value.

Bit 3  **CC1NP**: Capture/Compare 1 complementary output polarity

CC1 channel configured as output:
0: tim_oc1n active high
1: tim_oc1n active low

CC1 channel configured as input:
This bit is used in conjunction with CC1P to define the polarity of tim_ti1fp1. Refer to the description of CC1P.

**Note**: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S="00" (the channel is configured in output).

On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a commutation event is generated.
Bit 2 **CC1NE**: Capture/Compare 1 complementary output enable

0: Off - tim_oc1n is not active. tim_oc1n level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
1: On - tim_oc1n signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.

Bit 1 **CC1P**: Capture/Compare 1 output polarity

0: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)
1: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)

When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of Ti1FP1 and Ti2FP1 for trigger or capture operations.

- CC1NP=0, CC1P=0: non-inverted/rising edge. The circuit is sensitive to Ti1FP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), Ti1FP1 is not inverted (trigger operation in gated mode).
- CC1NP=0, CC1P=1: inverted/falling edge. The circuit is sensitive to Ti1FP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), Ti1FP1 is inverted (trigger operation in gated mode).
- CC1NP=1, CC1P=1: non-inverted/both edges. The circuit is sensitive to both Ti1FP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), Ti1FP1 is not inverted (trigger operation in gated mode).
- CC1NP=1, CC1P=0: this configuration is reserved, it must not be used.

Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).

On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated.

Bit 0 **CC1E**: Capture/Compare 1 output enable

0: Capture mode disabled / OC1 is not active (see below)
1: Capture mode enabled / OC1 signal is output on the corresponding output pin

When CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 303 for details.
### Table 303. Output control bits for complementary tim\_oc1 and tim\_oc1n channels with break feature (TIM16/TIM17)

<table>
<thead>
<tr>
<th>Control bits</th>
<th>Output states(1)</th>
<th>Output states(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOE bit</td>
<td>OSSI bit</td>
<td>OSSR bit</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. When both outputs of a channel are not used (control taken over by GPIO controller), the OIS1, OIS1N, CC1P and CC1NP bits must be kept cleared.

**Note:** The state of the external I/O pins connected to the complementary tim\_oc1 and tim\_oc1n channels depends on the tim\_oc1 and tim\_oc1n channel state and GPIO control and alternate function selection registers.
30.8.9 TIMx counter (TIMx_CNT)(x = 16 to 17)

Address offset: 0x24
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>UIFCPY: UIF Copy</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 30:16</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bits 15:0</th>
<th>CNT[15:0]: Counter value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-dithering mode (DITHEN = 0)</td>
<td>The register holds the counter value.</td>
</tr>
<tr>
<td>Dithering mode (DITHEN = 1)</td>
<td>The register only holds the non-dithered part in CNT[15:0]. The fractional part is not available.</td>
</tr>
</tbody>
</table>

30.8.10 TIMx prescaler (TIMx_PSC)(x = 16 to 17)

Address offset: 0x28
Reset value: 0x000000

<table>
<thead>
<tr>
<th>Bits 15:0</th>
<th>PSC[15:0]: Prescaler value</th>
</tr>
</thead>
<tbody>
<tr>
<td>The counter clock frequency (tim_cnt_ck) is equal to $f_{tim_psc_ck} / (PSC[15:0] + 1)$.</td>
<td></td>
</tr>
<tr>
<td>PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in “reset mode”).</td>
<td></td>
</tr>
</tbody>
</table>
30.8.11 TIMx auto-reload register (TIMx_ARR)(x = 16 to 17)

Address offset: 0x2C
Reset value: 0x0000 FFFF

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:0 Arr[19:0]: Auto-reload value
- Arr is the value to be loaded in the actual auto-reload register.
- Refer to the Section 30.4.3: Time-base unit on page 1361 for more details about ARR update and behavior.
- The counter is blocked while the auto-reload value is null.
- Non-dithering mode (DITHEN = 0)
  - The register holds the auto-reload value in ARR[15:0]. The ARR[19:16] bits are reset.
- Dithering mode (DITHEN = 1)

30.8.12 TIMx repetition counter register (TIMx_RCR)(x = 16 to 17)

Address offset: 0x30
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 Rep[7:0]: Repetition counter reload value
- This bitfield defines the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable. It also defines the update interrupt generation rate, if this interrupt is enable.
- When the repetition down-counter reaches zero, an update event is generated and it restarts counting from REP value. As the repetition counter is reloaded with REP value only at the repetition update event UEV, any write to the TIMx_RCR register is not taken in account until the next repetition update event.
- It means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode:
  - the number of PWM periods in edge-aligned mode
  - the number of half PWM period in center-aligned mode
### 30.8.13 TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17)

Address offset: 0x34  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
<th>Access</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31–20</td>
<td>Reserved, must be kept at reset value.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19–0</td>
<td>CCR1[19:0]: Capture/Compare 1 value</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**If channel CC1 is configured as output:**
- CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).
- It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.
- The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on tim_oc1 output.

**Non-dithering mode (DITHEN = 0):**
- The register holds the compare value in CCR1[15:0]. The CCR1[19:16] bits are reset.

**Dithering mode (DITHEN = 1):**
- The register holds the integer part in CCR1[19:4]. The CCR1[3:0] bitfield contains the dithered part.

**If channel CC1 is configured as input:**
- CCR1 is the counter value transferred by the last input capture 1 event (tim_ic1).

**Non-dithering mode (DITHEN = 0):**
- The register holds the capture value in CCR1[15:0]. The CCR1[19:16] bits are reset.

**Dithering mode (DITHEN = 1):**
- The register holds the capture in CCR1[19:4]. The CCR1[3:0] bits are reset.
30.8.14  TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17)

Address offset: 0x44
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>MOE</td>
<td>AOE</td>
<td>BKP</td>
<td>BKE</td>
<td>OSSR</td>
<td>OSSI</td>
<td>LOCK[1:0]</td>
<td>DTG[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: As the BKBID, BKDSRM, BKF[3:0], AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] bits may be write-locked depending on the LOCK configuration, it may be necessary to configure all of them during the first write access to the TIMx_BDTR register.

Bits 31:29  Reserved, must be kept at reset value.

Bit 28  BKBID: Break Bidirectional
0: Break input tim_brk in input mode
1: Break input tim_brk in bidirectional mode

In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.

Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 27  Reserved, must be kept at reset value.

Bit 26  BKDSRM: Break Disarm
0: Break input tim_brk is armed
1: Break input tim_brk is disarmed

This bit is cleared by hardware when no break source is active.
The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.

Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
Bits 25:20  Reserved, must be kept at reset value.

Bits 19:16  **BKF[3:0]**: Break filter

This bit-field defines the frequency used to sample tim_brk input and the length of the digital filter applied to tim_brk. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:

- 0000: No filter, tim_brk acts asynchronously
- 0001: \( f_{SAMPLING} = f_{tim_ker_ck} \), \( N = 2 \)
- 0010: \( f_{SAMPLING} = f_{tim_ker_ck} \), \( N = 4 \)
- 0011: \( f_{SAMPLING} = f_{tim_ker_ck} \), \( N = 8 \)
- 0100: \( f_{SAMPLING} = f_{DTS}/2 \), \( N = 6 \)
- 0101: \( f_{SAMPLING} = f_{DTS}/2 \), \( N = 8 \)
- 0110: \( f_{SAMPLING} = f_{DTS}/4 \), \( N = 6 \)
- 0111: \( f_{SAMPLING} = f_{DTS}/4 \), \( N = 8 \)
- 1000: \( f_{SAMPLING} = f_{DTS}/8 \), \( N = 6 \)
- 1001: \( f_{SAMPLING} = f_{DTS}/8 \), \( N = 8 \)
- 1010: \( f_{SAMPLING} = f_{DTS}/16 \), \( N = 5 \)
- 1011: \( f_{SAMPLING} = f_{DTS}/16 \), \( N = 6 \)
- 1100: \( f_{SAMPLING} = f_{DTS}/32 \), \( N = 5 \)
- 1101: \( f_{SAMPLING} = f_{DTS}/32 \), \( N = 6 \)
- 1110: \( f_{SAMPLING} = f_{DTS}/32 \), \( N = 8 \)
- 1111: \( f_{SAMPLING} = f_{DTS}/32 \), \( N = 8 \)

This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 15  **MOE**: Main output enable

This bit is cleared asynchronously by hardware as soon as the tim_brk input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.

- 0: tim_oc1 and tim_oc1n outputs are disabled or forced to idle state depending on the OSSI bit.
- 1: tim_oc1 and tim_oc1n outputs are enabled if their respective enable bits are set (CC1E, CC1NE in TIMx_CCER register)

See tim_oc1/tim_oc1n enable description for more details (Section 30.8.8: TIMx capture/compare enable register (TIMx_CCER)\((x = 16 \text{ to } 17)\) on page 1442).

Bit 14  **AOE**: Automatic output enable

- 0: MOE can be set only by software
- 1: MOE can be set by software or automatically at the next update event (if the tim_brk input is not active)

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 13  **BKP**: Break polarity

- 0: Break input tim_brk is active low
- 1: Break input tim_brk is active high

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 12  **BKE**: Break enable

- 0: Break inputs (tim_brk and tim_sys_brk event) disabled
- 1: Break inputs (tim_brk and tim_sys_brk event) enabled

*Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
Bit 11 **OSSR**: Off-state selection for Run mode

This bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.

See tim_oc1/tim_oc1n enable description for more details (Section 30.8.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 1442).

0: When inactive, tim_oc1/tim_oc1n outputs are disabled (the timer releases the output control which is taken over by the GPIO, which forces a Hi-Z state)
1: When inactive, tim_oc1/tim_oc1n outputs are enabled with their inactive level as soon as CC1E=1 or CC1NE=1 (the output is still controlled by the timer).

**Note:** This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 10 **OSSI**: Off-state selection for Idle mode

This bit is used when MOE=0 on channels configured as outputs.

See tim_oc1/tim_oc1n enable description for more details (Section 30.8.8: TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) on page 1442).

0: When inactive, tim_oc1/tim_oc1n outputs are disabled (tim_oc1/tim_oc1n enable output signal=0)
1: When inactive, tim_oc1/tim_oc1n outputs are forced first with their idle level as soon as CC1E=1 or CC1NE=1. tim_oc1/tim_oc1n enable output signal=1)

**Note:** This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).

Bits 9:8 **LOCK[1:0]**: Lock configuration

These bits offer a write protection against software errors.

00: LOCK OFF - No bit is write protected
01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxn bits in TIMx_CR2 register and BKBD/BK/BK/AOE bits in TIMx_BDTR register can no longer be written.
10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.
11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.

**Note:** The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.

Bits 7:0 **DTG[7:0]**: Dead-time generator setup

This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.

```
DTG[7:0]=0xx => DT=DTG[7:0]x tDTS with tDTS=TDTS
DTG[7:0]=10x => DT=(64+DTG[5:0])x tDTS with TdTS=2xTDTS
DTG[7:0]=110 => DT=(32+DTG[4:0])x tDTS with TdTS=8xTDTS
DTG[7:0]=111 => DT=(32+DTG[4:0])x tDTS with TdTS=16xTDTS
```

Example if TDTS=125ns (8MHz), dead-time possible values are:
0 to 15875 ns by 125 ns steps,
16 µs to 31750 ns by 250 ns steps,
32 µs to 63 µs by 1 µs steps,
64 µs to 126 µs by 2 µs steps

**Note:** This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
### 30.8.15 TIMx timer deadtime register 2 (TIMx_DTR2) (x = 16 to 17)

Address offset: 0x054  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 15:14</td>
<td>Bit 13:12</td>
<td>Bit 11:10</td>
<td>Bit 9:8</td>
<td>Bit 7:6</td>
<td>Bit 5:4</td>
<td>Bit 3:2</td>
<td>Bit 1:0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
</table>
| **DTPE**: Deadtime preload enable  
0: Deadtime value is not preloaded  
1: Deadtime value preload is enabled  
**Note**: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register). |
| **DTAE**: Deadtime asymmetric enable  
0: Deadtime on rising and falling edges are identical, and defined with DTG[7:0] register  
1: Deadtime on rising edge is defined with DTG[7:0] register and deadtime on falling edge is defined with DTGF[7:0] bits.  
**Note**: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register). |

<table>
<thead>
<tr>
<th>Bits 15:8</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bits 7:0</th>
<th><strong>DTGF[7:0]</strong>: Dead-time falling edge generator setup</th>
</tr>
</thead>
</table>
| This bit-field defines the duration of the dead-time inserted between the complementary outputs, on the falling edge.  
DTGF[7:5]=0xx => DTF=DTGF[7:0]x t_d tg with t_d tg=tDTS.  
DTGF[7:5]=10x => DTF=(64+DTGF[5:0])x t_d tg with t_d tg=2xT_DTS.  
DTGF[7:5]=110 => DTF=(32+DTGF[4:0])x t_d tg with t_d tg=8xT_DTS.  
DTGF[7:5]=111 => DTF=(32+DTGF[4:0])x t_d tg with t_d tg=16xT_DTS.  
Example if T_DTS=125ns (8MHz), dead-time possible values are:  
0 to 15875 ns by 125 ns steps,  
16 us to 31750 ns by 250 ns steps,  
32 us to 63us by 1 us steps,  
64 us to 126 ns by 2 us steps.  
**Note**: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register). |
30.8.16 TIMx input selection register (TIMx_TISEL)(x = 16 to 17)

Address offset: 0x5C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:4 Reserved, must be kept at reset value.
Bits 3:0 Tisel[3:0]: selects tim_ti1_in[15:0] input
0000: TIMx_CH1 input (tim_ti1_in0)
0001: tim_ti1_in1
...
1111: tim_ti1_in15
Refer to Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals for interconnects list.

30.8.17 TIMx alternate function register 1 (TIMx_AF1)(x = 16 to 17)

Address offset: 0x060
Reset value: 0x0000 0001

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:14 Reserved, must be kept at reset value.
Bit 13 Bkcmp4p: tim_brk_cmp4 input polarity
This bit selects the tim_brk_cmp4 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp4 input is active high
1: tim_brk_cmp4 input is active low
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Bit 12 **BKCMPP3**: tim_brk_cmp3 input polarity
This bit selects the tim_brk_cmp3 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp3 input is active high
1: tim_brk_cmp3 input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 11 **BKCMPP2**: tim_brk_cmp2 input polarity
This bit selects the tim_brk_cmp2 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp2 input is active high
1: tim_brk_cmp2 input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 10 **BKCMPP1**: tim_brk_cmp1 input polarity
This bit selects the tim_brk_cmp1 input sensitivity. It must be programmed together with the BKP polarity bit.
0: tim_brk_cmp1 input is active high
1: tim_brk_cmp1 input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 9 **BKINP**: TIMx_BKIN input polarity
This bit selects the TIMx_BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
0: TIMx_BKIN input is active high
1: TIMx_BKIN input is active low

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 8 **BKCMPP8**: tim_brk_cmp8 enable
This bit enables the tim_brk_cmp8 for the timer’s tim_brk input. mdf_brkx output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp8 input disabled
1: tim_brk_cmp8 input enabled

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 7 **BKCMPP7**: tim_brk_cmp7 enable
This bit enables the tim_brk_cmp7 for the timer’s tim_brk input. tim_brk_cmp7 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp7 input disabled
1: tim_brk_cmp7 input enabled

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 6 **BKCMPP6**: tim_brk_cmp6 enable
This bit enables the tim_brk_cmp6 for the timer’s tim_brk input. tim_brk_cmp6 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp6 input disabled
1: tim_brk_cmp6 input enabled

*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*
Bit 5 **BKCMP5E**: tim_brk_cmp5 enable
This bit enables the tim_brk_cmp5 for the timer’s tim_brk input. tim_brk_cmp5 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp5 input disabled
1: tim_brk_cmp5 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 4 **BKCMP4E**: tim_brk_cmp4 enable
This bit enables the tim_brk_cmp4 for the timer’s tim_brk input. tim_brk_cmp4 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp4 input disabled
1: tim_brk_cmp4 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 3 **BKCMP3E**: tim_brk_cmp3 enable
This bit enables the tim_brk_cmp3 for the timer’s tim_brk input. tim_brk_cmp3 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp3 input disabled
1: tim_brk_cmp3 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 2 **BKCMP2E**: tim_brk_cmp2 enable
This bit enables the tim_brk_cmp2 for the timer’s tim_brk input. tim_brk_cmp2 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp2 input disabled
1: tim_brk_cmp2 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 1 **BKCMP1E**: tim_brk_cmp1 enable
This bit enables the tim_brk_cmp1 for the timer’s tim_brk input. tim_brk_cmp1 output is 'ORed' with the other tim_brk sources.
0: tim_brk_cmp1 input disabled
1: tim_brk_cmp1 input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*

Bit 0 **BKINE**: TIMx_BKIN input enable
This bit enables the TIMx_BKIN alternate function input for the timer’s tim_brk input. TIMx_BKIN input is 'ORed' with the other tim_brk sources.
0: TIMx_BKIN input disabled
1: TIMx_BKIN input enabled
*Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).*
### 30.8.18 TIMx alternate function register 2 (TIMx_AF2)\((x = 16 \text{ to } 17)\)

Address offset: 0x064  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
</tbody>
</table>

Bits 31:19 Reserved, must be kept at reset value.

Bits 18:16 **OCRSEL[2:0]**: tim_ocref_clr source selection

These bits select the tim_ocref_clr input source.

- 000: tim_ocref_clr0
- 001: tim_ocref_clr1
- 010: tim_ocref_clr2
- 011: tim_ocref_clr3
- 100: tim_ocref_clr4
- 101: tim_ocref_clr5
- 110: tim_ocref_clr6
- 111: tim_ocref_clr7

Refer to [Section 30.4.2: TIM15/TIM16/TIM17 pins and internal signals](#) for product specific implementation.

**Note:** These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bits 15:0 Reserved, must be kept at reset value.

### 30.8.19 TIMx option register 1 (TIMx_OR1)\((x = 16 \text{ to } 17)\)

Address offset: 0x68  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:1 Reserved, must be kept at reset value.

**Bit 0** **HSE32EN**: HSE Divided by 32 enable

This bit enables the HSE divider by 32 for the tim_t1_in3. See [Table 290: Interconnect to the tim_t1 input multiplexer](#) for details.

- 0: HSE divided by 32 disabled
- 1: HSE divided by 32 enabled
30.8.20  **TIMx DMA control register (TIMx_DCR)(x = 16 to 17)**

Address offset: 0x3DC  
Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**DBL[4:0]: DMA burst length**

This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).

- 00000: 1 transfer,
- 00001: 2 transfers,
- 00010: 3 transfers,
- ...
- 10001: 18 transfers.

**DBA[4:0]: DMA base address**

This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.

**Example:**

- 00000: TIMx_CR1,
- 00001: TIMx_CR2,
- 00010: TIMx_SMCR,
- ...

**Example:** Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address.

30.8.21  **TIM16/TIM17 DMA address for full transfer (TIMx_DMAR)(x = 16 to 17)**

Address offset: 0x3E0  
Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**DMAB[31:16]**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

**DMAB[15:0]**

| rw| rw| rw| rw| rw| rw| rw| rw| rw| rw| rw| rw| rw| rw| rw| rw|

1456/2138  
RM0440 Rev 8
Bits 31:0 **DMAB[31:0]**: DMA register for burst accesses

A read or write operation to the DMAR register accesses the register located at the address

(TIMx_CR1 address) + (DBA + DMA index) x 4

where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).
### 30.8.22 TIM16/TIM17 register map

TIM16/TIM17 registers are mapped as 16-bit addressable registers as described in the table below:

**Table 304. TIM16/TIM17 register map and reset values**

| Offset | Register name | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00   | TIMx_CR1      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x04   | TIMx_CR2      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x08   | Reserved      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0C   | TIMx_DIER     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x10   | TIMx_SR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x14   | TIMx_EGR      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x18   | TIMx_CCMR1    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Input Capture mode |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x1C   | Reserved      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x20   | TIMx_CCER     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x24   | TIMx_CNT      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x28   | TIMx_PSC      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
0x3DC

0x3E0

TIMx_DCR

Reset value

0

0

0

0

0

0

0

0

0

0

0

0

0

TIMx_DMAR

0

0

RM0440 Rev 8

0

0

0

Reset value

0
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.

Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
HSE32EN

BKCMP2P
BKCMP1P
BKINP
BKCMP8E
BKCMP7E
BKCMP6E
BKCMP5E
BKCMP4E
BKCMP3E
BKCMP2E
BKCMP1E
BKINE

1
1
1
1
1
1

Reset value

0
0

0
0

Res.

DBL[4:0]

DMAB[31:0]

0

0

0

0

0

0

0

0

0

0

0
0
0
0
0

Res.

1

Res.

0

Res.

1

Res.

0

Res.

0

Res.

OSSI

0

Res.

0

Res.

Res.

OSSR

0

Res.

0

Res.

BKE

0

Res.

0

Res.

Res.

BKP

0

Res.

0

Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0
1

0

0

1

CCR1[19:0]

Res.

DT[7:0]

DTGF[7:0]

TI1SEL[3:0]

0
0
0
0
0
0
0
0

0
0
0
0
0
0
0
0

0
0
0

0
0

0

0

Res.

Res.

Res.

BKCMP3P

AOE

LOC
K
[1:0]

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0

Res.

Res.

Res.

Res.

Res.

0

Res.

Res.

Res.

Reset value
Res.
BKCMP4P

Res.

MOE

0

Res.

Reserved
Res.

0

Res.

0

0

Res.

OCR
SEL[2:0]
Res.

0

Res.

0

Res.

Reserved
0

Res.

BKF[3:0]

Res.

DTAE

Reserved

Res.

0

Res.

Res.
DTPE

Res.

Res.

Res.

Res.

Res.

Res.

BKDSRM

Res.

Reserved
0

Res.

0

Res.

Res.

Res.

Reset value

Res.

Res.
0

0

Res.

Reset value

Res.

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.
BKBID

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Reset value

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Reset value

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.
0

Res.

0x6C 0x3D8
TIMx_OR1

Res.

0x68
TIMx_AF2

Res.

0x64
TIMx_AF1
Res.

Reset value

Res.

0x60
TIMx_TISEL

Res.

0x5C
Res.

0x58
TIMx_DTR2

Res.

0x54

Res.

0x48 0x50

Res.

0x44
TIMx_BDTR

Res.

0x38 0x40
TIMx_CCR1

Res.

0x34
TIMx_RCR

Res.

0x30
Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

TIMx_ARR

Res.

0x2C

31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0

Register
name

Res.

Offset

Res.

RM0440
General purpose timers (TIM15/TIM16/TIM17)

Table 304. TIM16/TIM17 register map and reset values (continued)

ARR[19:0]
1

0

1

0
0

Reset value
1

0

1
1
1

REP[7:0]

0

0
0
0
0

0
0
0
0
0
0
0
0
0
0
0
0
0
1

Reset value
0

Res.

DBA[4:0]

0

0

0

0

0

0

0

0

0

0

Refer to Section 2.2 for the register boundary addresses.

1459/2138

1459


31 Basic timers (TIM6/TIM7)

31.1 TIM6/TIM7 introduction

The basic timers TIM6/TIM7 consist in a 16-bit auto-reload counter driven by a programmable prescaler.

They may be used as generic timers for time-base generation.

The basic timer can also be used for triggering the digital-to-analog converter. This is done with the trigger output of the timer.

The timers are completely independent, and do not share any resources.

31.2 TIM6/TIM7 main features

Basic timer (TIM6/TIM7) features include:

- 16-bit auto-reload upcounter
- 16-bit programmable prescaler used to divide (also “on the fly”) the counter clock frequency by any factor between 1 and 65535
- Synchronization circuit to trigger the DAC
- Interrupt/DMA generation on the update event: counter overflow
31.3 TIM6/TIM7 functional description

31.3.1 TIM6/TIM7 block diagram

Figure 480. Basic timer block diagram

31.3.2 TIM6/TIM7 internal signals

The table in this section summarizes the TIM inputs and outputs.

Table 305. TIM internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_pclk</td>
<td>Input</td>
<td>Timer APB clock</td>
</tr>
<tr>
<td>tim_ker_ck</td>
<td>Input</td>
<td>Timer kernel clock. This clock must be synchronous with tim_pclk (derived from the same source). The clock ratio tim_ker_ck/tim_pclk must be an integer: 1, 2, 3, ..., 16 (maximum value)</td>
</tr>
<tr>
<td>tim_trgo</td>
<td>Output</td>
<td>Internal trigger output. This trigger can trigger other on-chip peripherals (DAC).</td>
</tr>
<tr>
<td>tim_upd_it</td>
<td>Output</td>
<td>Timer update event interrupt</td>
</tr>
<tr>
<td>tim_upd_dma</td>
<td>Output</td>
<td>Timer update dma request</td>
</tr>
</tbody>
</table>
31.3.3 TIM6/TIM7 clocks

The timer bus interface is clocked by the tim_pclk APB clock.

The counter clock tim_ker_ck is connected to the tim_pclk input.

The CEN (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software (except for UG that remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock tim_ker_ck.

*Figure 481* shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.

![Figure 481. Control circuit in normal mode, internal clock divided by 1](MSv62317v2)

31.3.4 Time-base unit

The main block of the programmable timer is a 16-bit upcounter with its related auto-reload register. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:
- Counter Register (TIMx_CNT)
- Prescaler Register (TIMx_PSC)
- Auto-Reload Register (TIMx_ARR)

The auto-reload register is preloaded. The preload register is accessed each time an attempt is made to write or read the auto-reload register. The contents of the preload register are transferred into the shadow register permanently or at each update event UEV, depending on the auto-reload preload enable bit (ARPE) in the TIMx_CR1 register. The update event is sent when the counter reaches the overflow value and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detail for each configuration.
The counter is clocked by the prescaler output `tim_cnt_ck`, which is enabled only when the counter enable bit (CEN) in the TIMx_CR1 register is set.

Note that the actual counter enable signal `tim_cnt_en` is set 1 clock cycle after CEN bit set.

**Prescaler description**

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register). It can be changed on the fly as the TIMx_PSC control register is buffered. The new prescaler ratio is taken into account at the next update event.

*Figure 482 and Figure 483* give some examples of the counter behavior when the prescaler ratio is changed on the fly.

**Figure 482. Counter timing diagram with prescaler division change from 1 to 2**
31.3.5 Counting mode

The counter counts from 0 to the auto-reload value (contents of the TIMx_ARR register), then restarts from 0 and generates a counter overflow event.

An update event can be generated at each counter overflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller).

The UEV event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This avoids updating the shadow registers while writing new values into the preload registers. In this way, no update event occurs until the UDIS bit has been written to 0, however, the counter and the prescaler counter both restart from 0 (but the prescale rate does not change). In addition, if the URS (update request selection) bit in the TIMx_CR1 register is set, setting the UG bit generates an update event UEV, but the UIF flag is not set (so no interrupt or DMA request is sent).

When an update event occurs, all the registers are updated and the update flag (UIF bit in the TIMx_SR register) is set (depending on the URS bit):
- The buffer of the prescaler is reloaded with the preload value (contents of the TIMx_PSC register)
- The auto-reload shadow register is updated with the preload value (TIMx_ARR)

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR = 0x36.
Figure 484. Counter timing diagram, internal clock divided by 1

Figure 485. Counter timing diagram, internal clock divided by 2
Figure 486. Counter timing diagram, internal clock divided by 4

![Counter timing diagram, internal clock divided by 4](image)

Figure 487. Counter timing diagram, internal clock divided by N

![Counter timing diagram, internal clock divided by N](image)
Figure 488. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not preloaded)

- **tim_psc_ck**
- **CEN**
- **tim_cnt_ck**

**Counter register**

- **Counter overflow**
- **Update event (UEV)**
- **Update interrupt flag (UIF)**

**Auto-reload preload register**

- **Write a new value in TIMx_ARR**
Dithering mode

The time base effective resolution can be increased by enabling the dithering mode, using the DITHEN bit in the TIMx_CR1 register. This affects the way the TIMx_ARR is behaving, and is useful for adjusting the average counter period when the timer is used as a trigger (typically for a DAC).

The operating principle is to have the actual ARR value slightly changed (adding or not one timer clock period) over 16 consecutive counting periods, with predefined patterns. This allows a 16-fold resolution increase, considering the average counting period.

The Figure 490 below presents the dithering principle applied to 4 consecutive counting periods.
When the dithering mode is enabled, the register coding is changed as following (see Figure 491 for example):

- the 4 LSBs are coding for the enhanced resolution part (fractional part)
- The MSBs are left-shifted to the bits 19:4 and are coding for the base value

**Note:** The ARR values are updated automatically if the DITHEN bit is set / reset (for instance, if ARR= 0x05 with DITHEN=0, it is updated to ARR = 0x50 with DITHEN = 1). The following sequence must be followed when resetting the DITHEN bit:
1. CEN and ARPE bits must be reset
2. The ARR[3:0] bits must be reset
3. The DITHEN bit must be reset
4. The CEN bit can be set (eventually with ARPE = 1).

**Figure 491. Data format and register coding in dithering mode**
The minimum frequency is given by the following formula:

\[
\text{Resolution} = \frac{F_{\text{Tim}}}{F_{\text{pwm}}} \Rightarrow F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{\text{MaxResolution}}
\]

Dithering mode disabled: \( F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{65536} \)

Dithering mode enabled: \( F_{\text{pwmMin}} = \frac{F_{\text{Tim}}}{65535 + \frac{15}{16}} \)

Note: The maximum TIMx.ARR value is limited to 0xFFFEF in dithering mode (corresponds to 65534 for the integer part and 15 for the dithered part).

As shown on the Figure 492 below, the dithering mode is used to increase the PWM resolution whatever the PWM frequency.

**Figure 492. F\text{Cnt} resolution vs frequency**

The period changes are spread over 16 consecutive periods, as described in the Figure 493 below.

**Figure 493. PWM dithering pattern**
The auto-reload and compare values increments are spread following specific patterns described in the Table 306 below. The dithering sequence is done to have increments distributed as evenly as possible and minimize the overall ripple.

Table 306. TIMx_ARR register change dithering pattern

<table>
<thead>
<tr>
<th>LSB value</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0001</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0010</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>- +1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0011</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>0100</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>0101</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0110</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0111</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1000</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1001</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1010</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1011</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1100</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1101</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
</tr>
<tr>
<td>1110</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>-</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
<tr>
<td>1111</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
<td>+1</td>
</tr>
</tbody>
</table>

31.3.6 UIF bit remapping

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the Update Interrupt Flag UIF into the timer counter register’s bit 31 (TIMxCNT[31]). This is used to atomically read both the counter value and a potential roll-over condition signaled by the UIFCPY flag. In particular cases, it can ease the calculations by avoiding race conditions caused for instance by a processing shared between a background task (counter reading) and an interrupt (Update Interrupt).

There is no latency between the assertions of the UIF and UIFCPY flags.
31.3.7 ADC triggers

The timer can generate an ADC triggering event with various internal signals, such as reset, enable or compare events.

Note: The clock of the slave peripherals (such as timer, ADC) receiving the TIM_trgo signal must be enabled prior to receiving events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.

31.3.8 TIM6/TIM7 DMA requests

The TIM6/TIM7 can generate a single DMA request, as shown in Table 307.

<table>
<thead>
<tr>
<th>DMA request signal</th>
<th>DMA acronym</th>
<th>DMA request</th>
<th>Enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tim_upd_dma</td>
<td>TIM_UP</td>
<td>Update</td>
<td>UDE</td>
</tr>
</tbody>
</table>

31.3.9 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 with FPU core halted), the TIMx counter can either continue to work normally or be stopped.

The behavior in debug mode can be programmed with a dedicated configuration bit per timer in the Debug support (DBG) module.

For more details, refer to section Debug support (DBG).

31.3.10 TIM6/TIM7 low-power modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect, peripheral is active. The interrupts can cause the device to exit from Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>The timer operation is stopped and the register content is kept. No interrupt can be generated.</td>
</tr>
<tr>
<td>Standby</td>
<td>The timer is powered-down and must be reinitialized after exiting the Standby mode.</td>
</tr>
</tbody>
</table>

31.3.11 TIM6/TIM7 interrupts

The TIM6/TIM7 can generate a single interrupt, as shown in Table 309.

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop and Standby mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM6 TIM7</td>
<td>Update</td>
<td>UIF</td>
<td>UIE</td>
<td>write 0 in UIF</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
31.4 TIM6/TIM7 registers

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

31.4.1 TIMx control register 1 (TIMx_CR1)(x = 6 to 7)

Address offset: 0x00
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15:13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10:8</th>
<th>Bit 7</th>
<th>Bit 6:4</th>
<th>Bit 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>DITHEN</td>
<td>UIFREMAP</td>
<td>Reserved</td>
<td>ARPE</td>
<td>Reserved</td>
<td>OPM</td>
</tr>
<tr>
<td>RW</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:13 Reserved, must be kept at reset value.

Bit 12 DITHEN: Dithering enable
   0: Dithering disabled
   1: Dithering enabled

   Note: The DITHEN bit can only be modified when CEN bit is reset.

Bit 11 UIFREMAP: UIF status bit remapping
   0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
   1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.

Bits 10:8 Reserved, must be kept at reset value.

Bit 7 ARPE: Auto-reload preload enable
   0: TIMx_ARR register is not buffered.
   1: TIMx_ARR register is buffered.

Bits 6:4 Reserved, must be kept at reset value.

Bit 3 OPM: One-pulse mode
   0: Counter is not stopped at update event
   1: Counter stops counting at the next update event (clearing the CEN bit).
Bit 2 **URS**: Update request source
   
   This bit is set and cleared by software to select the UEV event sources.
   
   0: Any of the following events generates an update interrupt or DMA request if enabled.
   These events can be:
   
   – Counter overflow/underflow
   – Setting the UG bit
   – Update generation through the slave mode controller
   
   1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.

Bit 1 **UDIS**: Update disable
   
   This bit is set and cleared by software to enable/disable UEV event generation.
   
   0: UEV enabled. The Update (UEV) event is generated by one of the following events:
   
   – Counter overflow/underflow
   – Setting the UG bit
   – Update generation through the slave mode controller
   
   Buffered registers are then loaded with their preload values.
   
   1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.

Bit 0 **CEN**: Counter enable
   
   0: Counter disabled
   1: Counter enabled
   
   CEN is cleared automatically in one-pulse mode, when an update event occurs.
31.4.2 TIMx control register 2 (TIMx_CR2)(x = 6 to 7)

Address offset: 0x04
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:4 **MMS[2:0]:** Master mode selection

These bits are used to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:

- **000: Reset** - the UG bit from the TIMx_EGR register is used as a trigger output (tim_trgo).
- **001: Enable** - the Counter enable signal, tim_cnt_en, is used as a trigger output (tim_trgo).
- **010: Update** - The update event is selected as a trigger output (tim_trgo). For instance a master timer can then be used as a prescaler for a slave timer.

**Note:** The clock of the slave timer or the peripheral receiving the tim_trgo must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.

Bits 3:0 Reserved, must be kept at reset value.

31.4.3 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 6 to 7)

Address offset: 0x0C
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 15:9 Reserved, must be kept at reset value.

Bit 8 **UDE:** Update DMA request enable

- 0: Update DMA request disabled.
- 1: Update DMA request enabled.

Bits 7:1 Reserved, must be kept at reset value.

Bit 0 **UIE:** Update interrupt enable

- 0: Update interrupt disabled.
- 1: Update interrupt enabled.
### 31.4.4 TIMx status register (TIMx_SR)(x = 6 to 7)

**Address offset:** 0x10  
**Reset value:** 0x0000

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>UIF (rc_w0)</strong></td>
</tr>
</tbody>
</table>

Bits 15:1 Reserved, must be kept at reset value.

**Bit 0 ** **UIF:** Update interrupt flag

- This bit is set by hardware on an update event. It is cleared by software.
- 0: No update occurred.
- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
  - On counter overflow if UDIS = 0 in the TIMx_CR1 register.
  - When CNT is reinitialized by software using the UG bit in the TIMx_EGR register, if URS = 0 and UDIS = 0 in the TIMx_CR1 register.

### 31.4.5 TIMx event generation register (TIMx_EGR)(x = 6 to 7)

**Address offset:** 0x14  
**Reset value:** 0x0000

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>UG (w)</strong></td>
</tr>
</tbody>
</table>

Bits 15:1 Reserved, must be kept at reset value.

**Bit 0 ** **UG:** Update generation

- This bit can be set by software, it is automatically cleared by hardware.
- 0: No action.
- 1: Re-initializes the timer counter and generates an update of the registers. Note that the prescaler counter is cleared too (but the prescaler ratio is not affected).

### 31.4.6 TIMx counter (TIMx_CNT)(x = 6 to 7)

**Address offset:** 0x24  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
<td><strong>Reserved</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>CPY</strong></th>
<th><strong>r</strong></th>
<th><strong>w</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
</tr>
<tr>
<td>12</td>
<td>11</td>
<td>10</td>
</tr>
<tr>
<td>9</td>
<td>8</td>
<td>7</td>
</tr>
<tr>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>CNT[15:0]</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
<tr>
<td><strong>rw</strong></td>
</tr>
</tbody>
</table>
31.4.7 TIMx prescaler (TIMx_PSC)(x = 6 to 7)

Address offset: 0x28
Reset value: 0x0000

<table>
<thead>
<tr>
<th>PSC[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw</td>
</tr>
</tbody>
</table>

Bits 15:0 PSC[15:0]: Prescaler value
The counter clock frequency \( f_{\text{tim\_cnt\_ck}} \) is equal to \( f_{\text{tim\_psc\_ck}} / (\text{PSC}[15:0] + 1) \).
PSC contains the value to be loaded into the active prescaler register at each update event. (including when the counter is cleared through UG bit of TIMx_EGR register.

31.4.8 TIMx auto-reload register (TIMx_ARR)(x = 6 to 7)

Address offset: 0x2C
Reset value: 0x0000 FFFF

<table>
<thead>
<tr>
<th>ARR[19:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw rw rw rw</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ARR[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw rw rw rw</td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:0 ARR[19:0]: Auto-reload value
ARR is the value to be loaded into the actual auto-reload register.
Refer to Section 31.3.4: Time-base unit on page 1462 for more details about ARR update and behavior.
The counter is blocked while the auto-reload value is null.
Non-dithering mode (DITHEN = 0)
The register holds the auto-reload value in ARR[15:0]. The ARR[19:16] bits are reserved.
Dithering mode (DITHEN = 1)
The register holds the integer part in ARR[19:4]. The ARR[3:0] bitfield contains the dithered part.
31.4.9 TIMx register map

TIMx registers are mapped as 16-bit addressable registers as described in the table below:

### Table 310. TIMx register map and reset values

| Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name | Offset | Register name |
|--------|---------------|--------|---------------|--------|---------------|--------|---------------|--------|---------------|--------|---------------|--------|---------------|--------|---------------|--------|---------------|--------|---------------|--------|---------------|
| 0x00   | TIMx_CR1      | 0x04   | TIMx_CR2      | 0x08   | Reserved      | 0x0C   | TIMx_DIER     | 0x10   | TIMx_SR       | 0x14   | TIMx_EGR      | 0x18   | Reserved      | 0x24   | TIMx_CNT      | 0x28   | TIMx_PSC      | 0x2C   | TIMx_ARR      |
|        | Reset value   |        | Reset value   |        | Reserved      |        | Reset value   |        | Reset value   |        | Reset value   |        | Reserved      |        | Reset value   |        | Reset value   |
|        | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |        | 0            |        | 0            |        | 0            |        | 0            |        | 0            |        | 0            |        | 0            |        | 0            |
|        | 0x08 Reserved |        | 0x0C Reserved |        | 0x10 Reserved |        | 0x14 Reserved |        | 0x18-0x20 Reserved |        | 0x24 Reserved |        | 0x28 Reserved |        | 0x2C Reserved |

Refer to *Section 2.2 on page 81* for the register boundary addresses.
32 Low-power timer (LPTIM)

32.1 Introduction
The LPTIM is a 16-bit timer that benefits from the ultimate developments in power consumption reduction. Thanks to its diversity of clock sources, the LPTIM is able to keep running in all power modes except for Standby mode. Given its capability to run even with no internal clock source, the LPTIM can be used as a “Pulse Counter” which can be useful in some applications. Also, the LPTIM capability to wake up the system from low-power modes, makes it suitable to realize “Timeout functions” with extremely low power consumption.

The LPTIM introduces a flexible clock scheme that provides the needed functionalities and performance, while minimizing the power consumption.

32.2 LPTIM main features
- 16 bit upcounter
- 3-bit prescaler with 8 possible dividing factors (1,2,4,8,16,32,64,128)
- Selectable clock
  - Internal clock sources: configurable internal clock source (see RCC section)
  - External clock source over LPTIM input (working with no embedded oscillator running, used by Pulse Counter application)
- 16 bit ARR autoreload register
- 16 bit compare register
- Continuous/One-shot mode
- Selectable software/hardware input trigger
- Programmable Digital Glitch filter
- Configurable output: Pulse, PWM
- Configurable I/O polarity
- Encoder mode
32.3 LPTIM implementation

Table 311 describes LPTIM implementation on STM32G4 series devices.

<table>
<thead>
<tr>
<th>LPTIM modes/features(1)</th>
<th>LPTIM1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoder mode</td>
<td>X</td>
</tr>
</tbody>
</table>

1. X = supported.

32.4 LPTIM functional description

32.4.1 LPTIM block diagram

Figure 494. Low-power timer block diagram

1. lptim_out is the internal LPTIM output signal that can be connected to internal peripherals.

32.4.2 LPTIM input and trigger mapping

The LPTIM external trigger and input connections are detailed hereafter:

<table>
<thead>
<tr>
<th>TRIGSEL</th>
<th>External trigger</th>
</tr>
</thead>
<tbody>
<tr>
<td>lptim_ext_trig0</td>
<td>GPIO</td>
</tr>
<tr>
<td>lptim_ext_trig1</td>
<td>RTC_ALARMA</td>
</tr>
<tr>
<td>lptim_ext_trig2</td>
<td>RTC_ALARMA</td>
</tr>
</tbody>
</table>
32.4.3 LPTIM reset and clocks

The LPTIM can be clocked using several clock sources. It can be clocked using an internal clock signal which can be any configurable internal clock source selectable through the RCC (see RCC section for more details). Also, the LPTIM can be clocked using an external

<table>
<thead>
<tr>
<th>TRIGSEL</th>
<th>External trigger</th>
</tr>
</thead>
<tbody>
<tr>
<td>lptim_ext_trig3</td>
<td>RTC_TAMP1_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig4</td>
<td>RTC_TAMP2_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig5</td>
<td>RTC_TAMP3_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig6</td>
<td>COMP1_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig7</td>
<td>COMP2_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig8</td>
<td>COMP3_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig9</td>
<td>COMP4_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig10</td>
<td>COMP5_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig11</td>
<td>COMP6_OUT</td>
</tr>
<tr>
<td>lptim_ext_trig12</td>
<td>COMP7_OUT</td>
</tr>
</tbody>
</table>

Table 313. LPTIM1 input 1 connection

<table>
<thead>
<tr>
<th>lptim_in1_mux</th>
<th>LPTIM1 input 1 connected to</th>
</tr>
</thead>
<tbody>
<tr>
<td>lptim_in1_0</td>
<td>GPIO pin as LPTIM1_IN1 alternate function</td>
</tr>
<tr>
<td>lptim_in1_1</td>
<td>COMP1</td>
</tr>
<tr>
<td>lptim_in1_2</td>
<td>COMP3</td>
</tr>
<tr>
<td>lptim_in1_3</td>
<td>COMP5</td>
</tr>
<tr>
<td>lptim_in1_4</td>
<td>COMP7</td>
</tr>
</tbody>
</table>

Table 314. LPTIM1 input 2 connection

<table>
<thead>
<tr>
<th>lptim_in2_mux</th>
<th>LPTIM1 input 2 connected to</th>
</tr>
</thead>
<tbody>
<tr>
<td>lptim_in2_0</td>
<td>GPIO pin as LPTIM1_IN2 alternate function</td>
</tr>
<tr>
<td>lptim_in2_1</td>
<td>COMP2</td>
</tr>
<tr>
<td>lptim_in2_2</td>
<td>COMP4</td>
</tr>
<tr>
<td>lptim_in2_3</td>
<td>COMP6</td>
</tr>
<tr>
<td>lptim_in2_4</td>
<td>COMP6</td>
</tr>
</tbody>
</table>
clock signal injected on its external Input1. When clocked with an external clock source, the LPTIM may run in one of these two possible configurations:

- The first configuration is when the LPTIM is clocked by an external signal but in the same time an internal clock signal is provided to the LPTIM from configurable internal clock source (see RCC section).
- The second configuration is when the LPTIM is solely clocked by an external clock source through its external Input1. This configuration is the one used to realize Timeout function or Pulse counter function when all the embedded oscillators are turned off after entering a low-power mode.

Programming the CKSEL and COUNTMODE bits allows controlling whether the LPTIM will use an external clock source or an internal one. When configured to use an external clock source, the CKPOL bits are used to select the external clock signal active edge. If both edges are configured to be active ones, an internal clock signal should also be provided (first configuration). In this case, the internal clock signal frequency should be at least four times higher than the external clock signal frequency.

### 32.4.4 Glitch filter

The LPTIM inputs, either external (mapped to GPIOs) or internal (mapped on the chip-level to other embedded peripherals), are protected with digital filters that prevent any glitches and noise perturbations to propagate inside the LPTIM. This is in order to prevent spurious counts or triggers.

Before activating the digital filters, an internal clock source should first be provided to the LPTIM. This is necessary to guarantee the proper operation of the filters.

The digital filters are divided into two groups:

- The first group of digital filters protects the LPTIM external inputs. The digital filters sensitivity is controlled by the CKFLT bits
- The second group of digital filters protects the LPTIM internal trigger inputs. The digital filters sensitivity is controlled by the TRGFLT bits.

**Note:** The digital filters sensitivity is controlled by groups. It is not possible to configure each digital filter sensitivity separately inside the same group.

The filter sensitivity acts on the number of consecutive equal samples that should be detected on one of the LPTIM inputs to consider a signal level change as a valid transition. Figure 495 shows an example of glitch filter behavior in case of a 2 consecutive samples programmed.
32.4.5 Prescaler

The LPTIM 16-bit counter is preceded by a configurable power-of-2 prescaler. The prescaler division ratio is controlled by the PRESC[2:0] 3-bit field. The table below lists all the possible division ratios:

<table>
<thead>
<tr>
<th>programming</th>
<th>dividing factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>/1</td>
</tr>
<tr>
<td>001</td>
<td>/2</td>
</tr>
<tr>
<td>010</td>
<td>/4</td>
</tr>
<tr>
<td>011</td>
<td>/8</td>
</tr>
<tr>
<td>100</td>
<td>/16</td>
</tr>
<tr>
<td>101</td>
<td>/32</td>
</tr>
<tr>
<td>110</td>
<td>/64</td>
</tr>
<tr>
<td>111</td>
<td>/128</td>
</tr>
</tbody>
</table>

32.4.6 Trigger multiplexer

The LPTIM counter may be started either by software or after the detection of an active edge on one of the 13 trigger inputs.

TRIGEN[1:0] is used to determine the LPTIM trigger source:

- When TRIGEN[1:0] equals '00', The LPTIM counter is started as soon as one of the CNTSTRT or the SNGSTRT bits is set by software. The three remaining possible values for the TRIGEN[1:0] are used to configure the active edge used by the trigger inputs. The LPTIM counter starts as soon as an active edge is detected.
- When TRIGEN[1:0] is different than ‘00’, TRIGSEL[2:0] is used to select which of the 13 trigger inputs is used to start the counter.
The external triggers are considered asynchronous signals for the LPTIM. So after a trigger
detection, a two-counter-clock period latency is needed before the timer starts running due
to the synchronization.

If a new trigger event occurs when the timer is already started it will be ignored (unless
timeout function is enabled).

**Note:** The timer must be enabled before setting the SNGSTRT/CNTSTRT bits. Any write on these
bits when the timer is disabled will be discarded by hardware.

**Note:** When starting the counter by software (TRIGEN[1:0] = 00), there is a delay of 3 kernel clock
cycles between the LPTIM_CR register update (set one of SNGSTRT or CNTSTRT bits)
and the effective start of the counter.

### 32.4.7 Operating mode

The LPTIM features two operating modes:

- **The Continuous mode:** the timer is free running, the timer is started from a trigger event
  and never stops until the timer is disabled

- **One-shot mode:** the timer is started from a trigger event and stops when reaching the
  ARR value.

#### One-shot mode

To enable the one-shot counting, the SNGSTRT bit must be set.

A new trigger event will re-start the timer. Any trigger event occurring after the counter starts
and before the counter reaches ARR will be discarded.

In case an external trigger is selected, each external trigger event arriving after the
SNGSTRT bit is set, and after the counter register has stopped (contains zero value), will
start the counter for a new one-shot counting cycle as shown in **Figure 496**.

**Figure 496. LPTIM output waveform, single counting mode configuration**

**Set-once mode activated:**

It should be noted that when the WAVE bit-field in the LPTIM_CFGR register is set, the Set-
onece mode is activated. In this case, the counter is only started once following the first
trigger, and any subsequent trigger event is discarded as shown in **Figure 497**.
In case of software start (TRIGEN[1:0] = '00'), the SNGSTRT setting will start the counter for one-shot counting.

**Continuous mode**

To enable the continuous counting, the CNTSTRT bit must be set.

In case an external trigger is selected, an external trigger event arriving after CNTSTRT is set will start the counter for continuous counting. Any subsequent external trigger event will be discarded as shown in *Figure 498*.

In case of software start (TRIGEN[1:0] = '00'), setting CNTSTRT will start the counter for continuous counting.

**Figure 498. LPTIM output waveform, Continuous counting mode configuration**

SNGSTRT and CNTSTRT bits can only be set when the timer is enabled (The ENABLE bit is set to ‘1’). It is possible to change “on the fly” from One-shot mode to Continuous mode.

If the Continuous mode was previously selected, setting SNGSTRT will switch the LPTIM to the One-shot mode. The counter (if active) will stop as soon as it reaches ARR.

If the One-shot mode was previously selected, setting CNTSTRT will switch the LPTIM to the Continuous mode. The counter (if active) will restart as soon as it reaches ARR.
32.4.8 Timeout function

The detection of an active edge on one selected trigger input can be used to reset the LPTIM counter. This feature is controlled through the TIMOUT bit.

The first trigger event will start the timer, any successive trigger event will reset the counter and the timer will restart.

A low-power timeout function can be realized. The timeout value corresponds to the compare value; if no trigger occurs within the expected time frame, the MCU is waked-up by the compare match event.

32.4.9 Waveform generation

Two 16-bit registers, the LPTIM_ARR (autoreload register) and LPTIM_CMP (compare register), are used to generate several different waveforms on LPTIM output.

The timer can generate the following waveforms:

- The PWM mode: the LPTIM output is set as soon as the counter value in LPTIM_CNT exceeds the compare value in LPTIM_CMP. The LPTIM output is reset as soon as a match occurs between the LPTIM_ARR and the LPTIM_CNT registers.
- The One-pulse mode: the output waveform is similar to the one of the PWM mode for the first pulse, then the output is permanently reset.
- The Set-once mode: the output waveform is similar to the One-pulse mode except that the output is kept to the last signal level (depends on the output configured polarity).

The above described modes require that the LPTIM_ARR register value be strictly greater than the LPTIM_CMP register value.

The LPTIM output waveform can be configured through the WAVE bit as follow:

- Resetting the WAVE bit to ‘0’ forces the LPTIM to generate either a PWM waveform or a One pulse waveform depending on which bit is set: CNTSTRT or SNGSTRT.
- Setting the WAVE bit to ‘1’ forces the LPTIM to generate a Set-once mode waveform.

The WAVPOL bit controls the LPTIM output polarity. The change takes effect immediately, so the output default value will change immediately after the polarity is re-configured, even before the timer is enabled.

Signals with frequencies up to the LPTIM clock frequency divided by 2 can be generated. Figure 499 below shows the three possible waveforms that can be generated on the LPTIM output. Also, it shows the effect of the polarity change using the WAVPOL bit.
### 32.4.10 Register update

The LPTIM_ARR register and LPTIM_CMP register are updated immediately after the APB bus write operation, or at the end of the current period if the timer is already started.

The PRELOAD bit controls how the LPTIM_ARR and the LPTIM_CMP registers are updated:

- When the PRELOAD bit is reset to ‘0’, the LPTIM_ARR and the LPTIM_CMP registers are immediately updated after any write access.
- When the PRELOAD bit is set to ‘1’, the LPTIM_ARR and the LPTIM_CMP registers are updated at the end of the current period, if the timer has been already started.

The LPTIM APB interface and the LPTIM kernel logic use different clocks, so there is some latency between the APB write and the moment when these values are available to the counter comparator. Within this latency period, any additional write into these registers must be avoided.

The ARROK flag and the CMPOK flag in the LPTIM_ISR register indicate when the write operation is completed to respectively the LPTIM_ARR register and the LPTIM_CMP register.

After a write to the LPTIM_ARR register or the LPTIM_CMP register, a new write operation to the same register can only be performed when the previous write operation is completed. Any successive write before respectively the ARROK flag or the CMPOK flag be set, will lead to unpredictable results.
32.4.11 Counter mode

The LPTIM counter can be used to count external events on the LPTIM Input1 or it can be used to count internal clock cycles. The CKSEL and COUNTMODE bits control which source will be used for updating the counter.

In case the LPTIM is configured to count external events on Input1, the counter can be updated following a rising edge, falling edge or both edges depending on the value written to the CKPOL[1:0] bits.

The count modes below can be selected, depending on CKSEL and COUNTMODE values:

- **CKSEL = 0**: the LPTIM is clocked by an internal clock source
  - **COUNTMODE = 0**: The LPTIM is configured to be clocked by an internal clock source and the LPTIM counter is configured to be updated following each internal clock pulse.
  - **COUNTMODE = 1**: The LPTIM external Input1 is sampled with the internal clock provided to the LPTIM.

Consequently, in order not to miss any event, the frequency of the changes on the external Input1 signal should never exceed the frequency of the internal clock provided to the LPTIM. Also, the internal clock provided to the LPTIM must not be prescaled (PRESC[2:0] = 000).

- **CKSEL = 1**: the LPTIM is clocked by an external clock source
  - **COUNTMODE** value is don’t care.

In this configuration, the LPTIM has no need for an internal clock source (except if the glitch filters are enabled). The signal injected on the LPTIM external Input1 is used as system clock for the LPTIM. This configuration is suitable for operation modes where no embedded oscillator is enabled.

For this configuration, the LPTIM counter can be updated either on rising edges or falling edges of the input1 clock signal but not on both rising and falling edges.

Since the signal injected on the LPTIM external Input1 is also used to clock the LPTIM kernel logic, there is some initial latency (after the LPTIM is enabled) before the counter is incremented. More precisely, the first five active edges on the LPTIM external Input1 (after LPTIM is enable) are lost.

32.4.12 Timer enable

The ENABLE bit located in the LPTIM_CR register is used to enable/disable the LPTIM kernel logic. After setting the ENABLE bit, a delay of two counter clock is needed before the LPTIM is actually enabled.

The LPTIM_CFGR and LPTIM_IER registers must be modified only when the LPTIM is disabled.
32.4.13 Timer counter reset

In order to reset the content of LPTIM_CNT register to zero, two reset mechanisms are implemented:

- The synchronous reset mechanism: the synchronous reset is controlled by the COUNTRST bit in the LPTIM_CR register. After setting the COUNTRST bit-field to '1', the reset signal is propagated in the LPTIM kernel clock domain. So it is important to note that a few clock pulses of the LPTIM kernel logic will elapse before the reset is taken into account. This will make the LPTIM counter count few extra pulses between the time when the reset is triggered and it becomes effective. Since the COUNTRST bit is located in the APB clock domain and the LPTIM counter is located in the LPTIM kernel clock domain, a delay of 3 clock cycles of the kernel clock is needed to synchronize the reset signal issued by the APB clock domain when writing '1' to the COUNTRST bit.

- The asynchronous reset mechanism: the asynchronous reset is controlled by the RSTARE bit located in the LPTIM_CR register. When this bit is set to '1', any read access to the LPTIM_CNT register will reset its content to zero. Asynchronous reset should be triggered within a timeframe in which no LPTIM core clock is provided. For example, when LPTIM Input1 is used as external clock source, the asynchronous reset should be applied only when there is enough insurance that no toggle will occur on the LPTIM Input1.

It should be noted that to read reliably the content of the LPTIM_CNT register two successive read accesses must be performed and compared. A read access can be considered reliable when the value of the two read accesses is equal. Unfortunately when asynchronous reset is enabled there is no possibility to read twice the LPTIM_CNT register.

---

**Warning:** There is no mechanism inside the LPTIM that prevents the two reset mechanisms from being used simultaneously. So developer should make sure that these two mechanisms are used exclusively.

---

32.4.14 Encoder mode

This mode allows handling signals from quadrature encoders used to detect angular position of rotary elements. Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value programmed into the LPTIM_ARR register (0 up to ARR or ARR down to 0 depending on the direction). Therefore LPTIM_ARR must be configured before starting the counter. From the two external input signals, Input1 and Input2, a clock signal is generated to clock the LPTIM counter. The phase between those two signals determines the counting direction.

The Encoder mode is only available when the LPTIM is clocked by an internal clock source. The signals frequency on both Input1 and Input2 inputs must not exceed the LPTIM internal clock frequency divided by 4. This is mandatory in order to guarantee a proper operation of the LPTIM.

Direction change is signaled by the two Down and Up flags in the LPTIM_ISR register. Also, an interrupt can be generated for both direction change events if enabled through the DOWNIE bit.
To activate the Encoder mode the ENC bit has to be set to ‘1’. The LPTIM must first be configured in Continuous mode.

When Encoder mode is active, the LPTIM counter is modified automatically following the speed and the direction of the incremental encoder. Therefore, its content always represents the encoder’s position. The count direction, signaled by the Up and Down flags, correspond to the rotation direction of the encoder rotor.

According to the edge sensitivity configured using the CKPOL[1:0] bits, different counting scenarios are possible. The following table summarizes the possible combinations, assuming that Input1 and Input2 do not switch at the same time.

<table>
<thead>
<tr>
<th>Active edge</th>
<th>Level on opposite signal (Input1 for Input2, Input2 for Input1)</th>
<th>Input1 signal</th>
<th>Input2 signal</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Rising</td>
<td>Falling</td>
<td>Rising</td>
</tr>
<tr>
<td>Rising Edge</td>
<td>High</td>
<td>Down</td>
<td>No count</td>
</tr>
<tr>
<td></td>
<td>Low</td>
<td>Up</td>
<td>No count</td>
</tr>
<tr>
<td>Falling Edge</td>
<td>High</td>
<td>No count</td>
<td>Up</td>
</tr>
<tr>
<td></td>
<td>Low</td>
<td>No count</td>
<td>Down</td>
</tr>
<tr>
<td>Both Edges</td>
<td>High</td>
<td>Down</td>
<td>Up</td>
</tr>
<tr>
<td></td>
<td>Low</td>
<td>Up</td>
<td>Down</td>
</tr>
</tbody>
</table>

The following figure shows a counting sequence for Encoder mode where both-edge sensitivity is configured.

**Caution:** In this mode the LPTIM must be clocked by an internal clock source, so the CKSEL bit must be maintained to its reset value which is equal to ‘0’. Also, the prescaler division ratio must be equal to its reset value which is 1 (PRESC[2:0] bits must be ‘000’).
32.4.15 Debug mode

When the microcontroller enters debug mode (core halted), the LPTIM counter either continues to work normally or stops, depending on the DBG_LPTIM_STOP configuration bit in the DBG module.

32.5 LPTIM low-power modes

Table 317. Effect of low-power modes on the LPTIM

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect. LPTIM interrupts cause the device to exit Sleep mode.</td>
</tr>
<tr>
<td>Low-power run</td>
<td>No effect.</td>
</tr>
<tr>
<td>Low-power sleep</td>
<td>No effect. LPTIM interrupts cause the device to exit the Low-power sleep mode.</td>
</tr>
<tr>
<td>Stop 0 / Stop 1</td>
<td>No effect when LPTIM is clocked by LSE or LSI. LPTIM interrupts cause the device to exit Stop 0 and Stop 1.</td>
</tr>
<tr>
<td>Standby</td>
<td>The LPTIM peripheral is powered down and must be reinitialized after exiting Standby or Shutdown mode.</td>
</tr>
<tr>
<td>Shutdown</td>
<td></td>
</tr>
</tbody>
</table>
32.6 LPTIM interrupts

The following events generate an interrupt/wake-up event, if they are enabled through the LPTIM_IER register:

- Compare match
- Auto-reload match (whatever the direction if encoder mode)
- External trigger event
- Autoreload register write completed
- Compare register write completed
- Direction change (encoder mode), programmable (up / down / both).

Note: If any bit in the LPTIM_IER register (Interrupt Enable Register) is set after that its corresponding flag in the LPTIM_ISR register (Status Register) is set, the interrupt is not asserted.

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compare match</td>
<td>Interrupt flag is raised when the content of the Counter register (LPTIM_CNT) matches the content of the compare register (LPTIM_CMP).</td>
</tr>
<tr>
<td>Auto-reload match</td>
<td>Interrupt flag is raised when the content of the Counter register (LPTIM_CNT) matches the content of the Auto-reload register (LPTIM_ARR).</td>
</tr>
<tr>
<td>External trigger event</td>
<td>Interrupt flag is raised when an external trigger event is detected</td>
</tr>
<tr>
<td>Auto-reload register update OK</td>
<td>Interrupt flag is raised when the write operation to the LPTIM_ARR register is complete.</td>
</tr>
<tr>
<td>Compare register update OK</td>
<td>Interrupt flag is raised when the write operation to the LPTIM_CMP register is complete.</td>
</tr>
</tbody>
</table>
| Direction change      | Used in Encoder mode. Two interrupt flags are embedded to signal direction change:  
                          – UP flag signals up-counting direction change  
                          – DOWN flag signals down-counting direction change. |

32.7 LPTIM registers

Refer to Section 1.2: List of abbreviations for registers for a list of abbreviations used in register descriptions.

The peripheral registers can only be accessed by words (32-bit).
### 32.7.1 LPTIM interrupt and status register (LPTIM_ISR)

Address offset: 0x000  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.

- **Bit 6 DOWN**: Counter direction change up to down  
  In Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down. DOWN flag can be cleared by writing 1 to the DOWNCF bit in the LPTIM_ICR register.  
  Note: *If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.*

- **Bit 5 UP**: Counter direction change down to up  
  In Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up. UP flag can be cleared by writing 1 to the UPCF bit in the LPTIM_ICR register.  
  Note: *If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.*

- **Bit 4 ARROK**: Autoreload register update OK  
  ARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. ARROK flag can be cleared by writing 1 to the ARROKCF bit in the LPTIM_ICR register.

- **Bit 3 CMPOK**: Compare register update OK  
  CMPOK is set by hardware to inform application that the APB bus write operation to the LPTIM_CMP register has been successfully completed. CMPOK flag can be cleared by writing 1 to the CMPOKCF bit in the LPTIM_ICR register.

- **Bit 2 EXTTRIG**: External trigger edge event  
  EXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set. EXTTRIG flag can be cleared by writing 1 to the EXTTRIGCF bit in the LPTIM_ICR register.

- **Bit 1 ARRM**: Autoreload match  
  ARRM is set by hardware to inform application that LPTIM_CNT register's value reached the LPTIM_ARR register's value. ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR register.

- **Bit 0 CMPM**: Compare match  
  The CMPM bit is set by hardware to inform application that LPTIM_CNT register value reached the LPTIM_CMP register's value. CMPM flag can be cleared by writing 1 to the CMPMCF bit in the LPTIM_ICR register.
32.7.2 LPTIM interrupt clear register (LPTIM_ICR)

Address offset: 0x004
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>UPCF</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ARRO</td>
<td>KCF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CMP</td>
<td>KCF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT</td>
<td>TRIG</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ARR</td>
<td>M</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.

- Bit 6 DOWNCF: Direction change to down clear flag
  - Writing 1 to this bit clear the DOWN flag in the LPTIM_ISR register.
  - Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.

- Bit 5 UPCF: Direction change to UP clear flag
  - Writing 1 to this bit clear the UP flag in the LPTIM_ISR register.
  - Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.

- Bit 4 ARROKCF: Autoreload register update OK clear flag
  - Writing 1 to this bit clears the ARROK flag in the LPTIM_ISR register

- Bit 3 CMPOKCF: Compare register update OK clear flag
  - Writing 1 to this bit clears the CMPOK flag in the LPTIM_ISR register

- Bit 2 EXTTRIGCF: External trigger valid edge clear flag
  - Writing 1 to this bit clears the EXTTRIG flag in the LPTIM_ISR register

- Bit 1 ARRMCF: Autoreload match clear flag
  - Writing 1 to this bit clears the ARRM flag in the LPTIM_ISR register

- Bit 0 CMPMCF: Compare match clear flag
  - Writing 1 to this bit clears the CMPM flag in the LPTIM_ISR register

32.7.3 LPTIM interrupt enable register (LPTIM_IER)

Address offset: 0x008
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

1494/2138 RM0440 Rev 8
Bits 31:7 Reserved, must be kept at reset value.

Bit 6 **DOWNIE**: Direction change to down Interrupt Enable
0: DOWN interrupt disabled
1: DOWN interrupt enabled

*Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.*

Bit 5 **UPIE**: Direction change to UP Interrupt Enable
0: UP interrupt disabled
1: UP interrupt enabled

*Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.*

Bit 4 **ARROKIE**: Autoreload register update OK Interrupt Enable
0: ARROK interrupt disabled
1: ARROK interrupt enabled

Bit 3 **CMPOKIE**: Compare register update OK Interrupt Enable
0: CMPOK interrupt disabled
1: CMPOK interrupt enabled

Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.

Bit 2 **EXTTRIGIE**: External trigger valid edge Interrupt Enable
0: EXTTRIG interrupt disabled
1: EXTTRIG interrupt enabled

Bit 1 **ARRMIE**: Autoreload match Interrupt Enable
0: ARRM interrupt disabled
1: ARRM interrupt enabled

Bit 0 **CMPMIE**: Compare match Interrupt Enable
0: CMPM interrupt disabled
1: CMPM interrupt enabled

*Caution:* The LPTIM_IER register must only be modified when the LPTIM is disabled (ENABLE bit reset to ‘0’)

### 32.7.4 LPTIM configuration register (LPTIM_CFGR)

Address offset: 0x00C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:30  Reserved, must be kept at reset value.
Bits 28:25  Reserved, must be kept at reset value.

Bit 24  **ENC**: Encoder mode enable
   - The ENC bit controls the Encoder mode
   - 0: Encoder mode disabled
   - 1: Encoder mode enabled
   **Note**: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to Section 32.3: LPTIM implementation.

Bit 23  **COUNTMODE**: counter mode enabled
   - The COUNTMODE bit selects which clock source is used by the LPTIM to clock the counter:
   - 0: the counter is incremented following each internal clock pulse
   - 1: the counter is incremented following each valid clock pulse on the LPTIM external Input1

Bit 22  **PRELOAD**: Registers update mode
   - The PRELOAD bit controls the LPTIM_ARR and the LPTIM_CMP registers update modality
   - 0: Registers are updated after each APB bus write access
   - 1: Registers are updated at the end of the current LPTIM period

Bit 21  **WAVPOL**: Waveform shape polarity
   - The WAVPOL bit controls the output polarity
   - 0: The LPTIM output reflects the compare results between LPTIM_CNT and LPTIM_CMP registers
   - 1: The LPTIM output reflects the inverse of the compare results between LPTIM_CNT and LPTIM_CMP registers

Bit 20  **WAVE**: Waveform shape
   - The WAVE bit controls the output shape
   - 0: Deactivate Set-once mode
   - 1: Activate the Set-once mode

Bit 19  **TIMOUT**: Timeout enable
   - The TIMOUT bit controls the Timeout feature
   - 0: A trigger event arriving when the timer is already started will be ignored
   - 1: A trigger event arriving when the timer is already started will reset and restart the counter

Bits 18:17  **TRIGEN[1:0]**: Trigger enable and polarity
   - The TRIGEN bits controls whether the LPTIM counter is started by an external trigger or not. If the external trigger option is selected, three configurations are possible for the trigger active edge:
   - 00: software trigger (counting start is initiated by software)
   - 01: rising edge is the active edge
   - 10: falling edge is the active edge
   - 11: both edges are active edges

Bit 16  Reserved, must be kept at reset value.
The TRIGSEL bits select the trigger source that will serve as a trigger event for the LPTIM among the below 13 available sources:

- 0000: lptim_ext_trig0
- 0001: lptim_ext_trig1
- 0010: lptim_ext_trig2
- 0011: lptim_ext_trig3
- 0100: lptim_ext_trig4
- 0101: lptim_ext_trig5
- 0110: lptim_ext_trig6
- 0111: lptim_ext_trig7
- 1000: lptim_ext_trig8
- 1001: lptim_ext_trig9
- 1010: lptim_ext_trig10
- 1011: lptim_ext_trig11
- 1100: lptim_ext_trig12

Others: Reserved

See Section 32.4.2: LPTIM input and trigger mapping for details.

Bit 12 Reserved, must be kept at reset value.

The PRESC bits configure the prescaler division factor. It can be one among the following division factors:

- 000: /1
- 001: /2
- 010: /4
- 011: /8
- 100: /16
- 101: /32
- 110: /64
- 111: /128

Bit 8 Reserved, must be kept at reset value.

The TRGFLT value sets the number of consecutive equal samples that should be detected when a level change occurs on an internal trigger before it is considered as a valid level transition. An internal clock source must be present to use this feature.

- 00: any trigger active level change is considered as a valid trigger
- 01: trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger.
- 10: trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger.
- 11: trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger.

Bit 5 Reserved, must be kept at reset value.
Bits 4:3  **CKFLT[1:0]:** Configurable digital filter for external clock

The CKFLT value sets the number of consecutive equal samples that should be detected when a level change occurs on an external clock signal before it is considered as a valid level transition. An internal clock source must be present to use this feature.

<table>
<thead>
<tr>
<th>CKFLT value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>any external clock signal level change is considered as a valid transition</td>
</tr>
<tr>
<td>01</td>
<td>external clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition.</td>
</tr>
<tr>
<td>10</td>
<td>external clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition.</td>
</tr>
<tr>
<td>11</td>
<td>external clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition.</td>
</tr>
</tbody>
</table>

Bits 2:1  **CKPOL[1:0]:** Clock polarity

If LPTIM is clocked by an external clock source:

If the LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode 1 is active.

- 00: the rising edge is the active edge used for counting.
- 01: the falling edge is the active edge used for counting.
- 10: both edges are active edges. When both external clock signal edges are considered active ones, the LPTIM must also be clocked by an internal clock source with a frequency equal to at least four times the external clock frequency.
- 11: not allowed

Refer to [Section 32.4.14: Encoder mode](#) for more details about Encoder mode sub-modes.

Bit 0  **CKSEL:** Clock selector

The CKSEL bit selects which clock source the LPTIM will use:

- 0: LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)
- 1: LPTIM is clocked by an external clock source through the LPTIM external Input1

**Caution:** The LPTIM_CFG register must only be modified when the LPTIM is disabled (ENABLE bit reset to ‘0’).

### 32.7.5  **LPTIM control register (LPTIM_CR)**

Address offset: 0x010

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RST</td>
</tr>
<tr>
<td>30</td>
<td>COUN</td>
</tr>
<tr>
<td>29</td>
<td>CNT</td>
</tr>
<tr>
<td>28</td>
<td>SNG</td>
</tr>
<tr>
<td>27</td>
<td>STRT</td>
</tr>
<tr>
<td>26</td>
<td>STRT</td>
</tr>
<tr>
<td>25</td>
<td>ENA</td>
</tr>
<tr>
<td>24</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Note:**

- RST: Reset
- COUN: Counter
- CNT: Counter
- SNG: Single
- STRT: Start
- ENA: Enable
- rw: Read and Write
- rs: Read and Set
- rw: Read and Write
- rw: Read and Write
- rw: Read and Write
Bits 31:5 Reserved, must be kept at reset value.

Bit 4 **RSTARE**: Reset after read enable

This bit is set and cleared by software. When RSTARE is set to ‘1’, any read access to LPTIM_CNT register will asynchronously reset LPTIM_CNT register content.

This bit can be set only when the LPTIM is enabled.

Bit 3 **COUNTRST**: Counter reset

This bit is set by software and cleared by hardware. When set to ‘1’ this bit will trigger a synchronous reset of the LPTIM_CNT counter register. Due to the synchronous nature of this reset, it only takes place after a synchronization delay of 3 LPTimer core clock cycles (LPTimer core clock may be different from APB clock).

This bit can be set only when the LPTIM is enabled. It is automatically reset by hardware.

**Caution**: COUNTRST must never be set to ‘1’ by software before it is already cleared to ‘0’ by hardware. Software should consequently check that COUNTRST bit is already cleared to ‘0’ before attempting to set it to ‘1’.

Bit 2 **CNTSTRT**: Timer start in Continuous mode

This bit is set by software and cleared by hardware.

In case of software start (TRIGEN[1:0] = ‘00’), setting this bit starts the LPTIM in Continuous mode.

If the software start is disabled (TRIGEN[1:0] different than ‘00’), setting this bit starts the timer in Continuous mode as soon as an external trigger is detected.

If this bit is set when a single pulse mode counting is ongoing, then the timer will not stop at the next match between the LPTIM_ARR and LPTIM_CNT registers and the LPTIM counter keeps counting in Continuous mode.

This bit can be set only when the LPTIM is enabled. It will be automatically reset by hardware.

Bit 1 **SNGSTRT**: LPTIM start in Single mode

This bit is set by software and cleared by hardware.

In case of software start (TRIGEN[1:0] = ‘00’), setting this bit starts the LPTIM in single pulse mode.

If the software start is disabled (TRIGEN[1:0] different than ‘00’), setting this bit starts the LPTIM in single pulse mode as soon as an external trigger is detected.

If this bit is set when the LPTIM is in continuous counting mode, then the LPTIM will stop at the following match between LPTIM_ARR and LPTIM_CNT registers.

This bit can only be set when the LPTIM is enabled. It will be automatically reset by hardware.

Bit 0 **ENABLE**: LPTIM enable

The ENABLE bit is set and cleared by software.

0: LPTIM is disabled
1: LPTIM is enabled
32.7.6 LPTIM compare register (LPTIM_CMP)

Address offset: 0x014
Reset value: 0x0000 0000

Caution: The LPTIM_CMP register must only be modified when the LPTIM is enabled (ENABLE bit set to ‘1’).

32.7.7 LPTIM autoreload register (LPTIM_ARR)

Address offset: 0x018
Reset value: 0x0000 0001

Caution: The LPTIM_ARR register must only be modified when the LPTIM is enabled (ENABLE bit set to ‘1’).
## 32.7.8 LPTIM counter register (LPTIM_CNT)

Address offset: 0x01C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**Cnt[15:0]**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **Cnt[15:0]:** Counter value

When the LPTIM is running with an asynchronous clock, reading the LPTIM_CNT register may return unreliable values. So in this case it is necessary to perform two consecutive read accesses and verify that the two returned values are identical.

It should be noted that for a reliable LPTIM_CNT register read access, two consecutive read accesses must be performed and compared. A read access can be considered reliable when the values of the two consecutive read accesses are equal.

## 32.7.9 LPTIM option register (LPTIM_OR)

Address offset: 0x020  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**IN2[2:1]**: LPTimer input 2 remap extension

- Set and cleared by software.
- 00: connected to COMP2
- 01: connected to COMP4
- 10: connected to COMP6
- 11: connected to COMP6

Bits 31:6 Reserved, must be kept at reset value.

Bits 5:4 **IN2[2:1]:** LPTimer input 2 remap extension

- Set and cleared by software.
- 00: connected to COMP2
- 01: connected to COMP4
- 10: connected to COMP6
- 11: connected to COMP6
Bits 3:2  \textbf{IN1}[2:1]: LPTimer input 1 remap extension
   Set and cleared by software.
   00: connected to COMP1
   01: connected to COMP3
   10: connected to COMP5
   11: connected to COMP7

Bit 1  \textbf{IN2}[0]: LPTimer input 2 remap
   Set and cleared by software.
   1: connected to COMP output according to IN2[2:1] value
   0: connected to GPIO

Bit 0  \textbf{IN1}[0]: LPTimer input 1 remap
   Set and cleared by software.
   1: connected to COMP output according to IN1[2:1] value
   0: connected to GPIO
32.7.10 LPTIM register map

The following table summarizes the LPTIM registers.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>LPTIM_ISR</td>
<td>0x004</td>
<td>LPTIM_ICR</td>
<td>0x008</td>
<td>LPTIM_IER</td>
<td>0x00C</td>
<td>LPTIM_CFGSR</td>
<td>0x010</td>
<td>LPTIM_CR</td>
<td>0x014</td>
<td>LPTIM_CMP</td>
<td>0x018</td>
<td>LPTIM_ARR</td>
<td>0x01C</td>
<td>LPTIM_CNT</td>
<td>0x020</td>
<td>LPTIM_OR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00</td>
<td>LPTIM_ISR</td>
<td>0x004</td>
<td>LPTIM_ICR</td>
<td>0x008</td>
<td>LPTIM_IER</td>
<td>0x00C</td>
<td>LPTIM_CFGSR</td>
<td>0x010</td>
<td>LPTIM_CR</td>
<td>0x014</td>
<td>LPTIM_CMP</td>
<td>0x018</td>
<td>LPTIM_ARR</td>
<td>0x01C</td>
<td>LPTIM_CNT</td>
<td>0x020</td>
<td>LPTIM_OR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
Infrared interface (IRTIM)

An infrared interface (IRTIM) for remote control is available on the device. It can be used with an infrared LED to perform remote control functions.

It uses internal connections with TIM16, and TIM17 as shown in Figure 501.

To generate the infrared remote control signals, the IR interface must be enabled and TIM16 channel 1 (TIM16_OC1) and TIM17 channel 1 (TIM17_OC1) must be properly configured to generate correct waveforms.

The infrared receiver can be implemented easily through a basic input capture mode.

Figure 501. IRTIM internal hardware connections with TIM16 and TIM17

All standard IR pulse modulation modes can be obtained by programming the two timer output compare channels.

TIM17 is used to generate the high frequency carrier signal, while TIM16 generates the modulation envelope.

The infrared function is output on the IR_OUT pin. The activation of this function is done through the GPIOx_AFRx register by enabling the related alternate function bit.

The high sink LED driver capability (only available on the PB9 and PA13 pins) can be activated through the I2C_PB9_FMP bit in the SYSCFG_CFGR1 register and used to sink the high current needed to directly control an infrared LED.
34 AES hardware accelerator (AES)

34.1 Introduction

The AES hardware accelerator (AES) encrypts or decrypts data, using an algorithm and implementation fully compliant with the advanced encryption standard (AES) defined in Federal information processing standards (FIPS) publication 197.

The peripheral supports CTR, GCM, GMAC, CCM, ECB, and CBC chaining modes for key sizes of 128 or 256 bits.

AES is an AMBA AHB slave peripheral accessible through 32-bit single accesses only. Other access types generate an AHB error, and other than 32-bit writes may corrupt the register content.

The peripheral supports DMA single transfers for incoming and outgoing data (two DMA channels required).

34.2 AES main features

- Compliance with NIST “Advanced encryption standard (AES), FIPS publication 197” from November 2001
- 128-bit data block processing
- Support for cipher key lengths of 128-bit and 256-bit
- Encryption and decryption with multiple chaining modes:
  - Electronic codebook (ECB) mode
  - Cipher block chaining (CBC) mode
  - Counter (CTR) mode
  - Galois counter mode (GCM)
  - Galois message authentication code (GMAC) mode
  - Counter with CBC-MAC (CCM) mode
- 51 or 75 clock cycle latency in ECB mode for processing one 128-bit block of data with, respectively, 128-bit or 256-bit key
- Integrated round key scheduler to compute the last round key for ECB/CBC decryption
- AMBA AHB slave peripheral, accessible through 32-bit word single accesses only
- 256-bit register for storing the cryptographic key (eight 32-bit registers)
- 128-bit register for storing initialization vector (four 32-bit registers)
- 32-bit buffer for data input and output
- Automatic data flow control with support of single-transfer direct memory access (DMA) using two channels (one for incoming data, one for processed data)
- Data-swapping logic to support 1-, 8-, 16- or 32-bit data
- Possibility for software to suspend a message if AES needs to process another message with a higher priority, then resume the original message

34.3 AES implementation

The devices have one AES peripheral.
34.4 AES functional description

34.4.1 AES block diagram

Figure 502 shows the block diagram of AES.

Figure 502. AES block diagram

34.4.2 AES internal signals

Table 320 describes the user relevant internal signals interfacing the AES peripheral.

Table 320. AES internal input/output signals

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>aes_hclk</td>
<td>Input</td>
<td>AHB bus clock</td>
</tr>
<tr>
<td>aes_it</td>
<td>Output</td>
<td>AES interrupt request</td>
</tr>
<tr>
<td>aes_in_dma</td>
<td>Input/Output</td>
<td>Input DMA single request/acknowledge</td>
</tr>
<tr>
<td>aes_out_dma</td>
<td>Input/Output</td>
<td>Output DMA single request/acknowledge</td>
</tr>
</tbody>
</table>

34.4.3 AES cryptographic core

Overview

The AES cryptographic core consists of the following components:

- AES core algorithm (AEA)
- multiplier over a binary Galois field (GF2mul)
- key input
- initialization vector (IV) input
- chaining algorithm logic (XOR, feedback/counter, mask)
The AES core works on 128-bit data blocks (four words) with 128-bit or 256-bit key length. Depending on the chaining mode, the AES requires zero or one 128-bit initialization vector IV.

The AES features the following modes of operation:

- **Mode 1:**
  Plaintext encryption using a key stored in the AES_KEYRx registers

- **Mode 2:**
  ECB or CBC decryption key preparation. It must be used prior to selecting Mode 3 with ECB or CBC chaining modes. The key prepared for decryption is stored automatically in the AES_KEYRx registers. Now the AES peripheral is ready to switch to Mode 3 for executing data decryption.

- **Mode 3:**
  Ciphertext decryption using a key stored in the AES_KEYRx registers. When ECB and CBC chaining modes are selected, the key must be prepared beforehand, through Mode 2.

- **Mode 4:**
  ECB or CBC ciphertext single decryption using the key stored in the AES_KEYRx registers (the initial key is derived automatically).

**Note:** Mode 2 and mode 4 are only used when performing ECB and CBC decryption. When Mode 4 is selected only one decryption can be done, therefore usage of Mode 2 and Mode 3 is recommended instead.

The operating mode is selected by programming the MODE[1:0] bitfield of the AES_CR register. It may be done only when the AES peripheral is disabled.

**Typical data processing**

Typical usage of the AES is described in Section 34.4.4: AES procedure to perform a cipher operation on page 1512.

**Note:** The outputs of the intermediate AEA stages are never revealed outside the cryptographic boundary, with the exclusion of the IVI bitfield.

**Chaining modes**

The following chaining modes are supported by AES, selected through the CHMOD[2:0] bitfield of the AES_CR register:

- Electronic code book (ECB)
- Cipher block chaining (CBC)
- Counter (CTR)
- Galois counter mode (GCM)
- Galois message authentication code (GMAC)
- Counter with CBC-MAC (CCM)

**Note:** The chaining mode may be changed only when AES is disabled (bit EN of the AES_CR register cleared).

Principle of each AES chaining mode is provided in the following subsections. Detailed information is in dedicated sections, starting from Section 34.4.8: AES basic chaining modes (ECB, CBC).
Electronic codebook (ECB) mode

Figure 503. ECB encryption and decryption principle

ECB is the simplest mode of operation. There are no chaining operations, and no special initialization stage. The message is divided into blocks and each block is encrypted or decrypted separately.

Note: For decryption, a special key scheduling is required before processing the first block.
Cipher block chaining (CBC) mode

In CBC mode the output of each block chains with the input of the following block. To make each message unique, an initialization vector is used during the first block processing.

*Note:* For decryption, a special key scheduling is required before processing the first block.
Counter (CTR) mode

Figure 505. CTR encryption and decryption principle

The CTR mode uses the AES core to generate a key stream. The keys are then XOR-ed with the plaintext to obtain the ciphertext as specified in NIST Special Publication 800-38A, Recommendation for Block Cipher Modes of Operation.

Note: Unlike with ECB and CBC modes, no key scheduling is required for the CTR decryption, since in this chaining scheme the AES core is always used in encryption mode for producing the key stream, or counter blocks.
Galois/counter mode (GCM)

In Galois/counter mode (GCM), the plaintext message is encrypted while a message authentication code (MAC) is computed in parallel, thus generating the corresponding ciphertext and its MAC (also known as authentication tag). It is defined in NIST Special Publication 800-38D, Recommendation for Block Cipher Modes of Operation - Galois/Counter Mode (GCM) and GMAC.

GCM mode is based on AES in counter mode for confidentiality. It uses a multiplier over a fixed finite field for computing the message authentication code. It requires an initial value and a particular 128-bit block at the end of the message.

Galois message authentication code (GMAC) principle

Galois message authentication code (GMAC) allows authenticating a message and generating the corresponding message authentication code (MAC). It is defined in NIST Special Publication 800-38D, Recommendation for Block Cipher Modes of Operation - Galois/Counter Mode (GCM) and GMAC.
GMAC is similar to GCM, except that it is applied on a message composed only by plaintext authenticated data (that is, only header, no payload).

**Counter with CBC-MAC (CCM) principle**

In Counter with cipher block chaining-message authentication code (CCM) mode, the plaintext message is encrypted while a message authentication code (MAC) is computed in parallel, thus generating the corresponding ciphertext and the corresponding MAC (also known as tag). It is described by NIST in *Special Publication 800-38C, Recommendation for Block Cipher Modes of Operation - The CCM Mode for Authentication and Confidentiality*.

CCM mode is based on AES in counter mode for confidentiality and it uses CBC for computing the message authentication code. It requires an initial value.

Like GCM, the CCM chaining mode can be applied on a message composed only by plaintext authenticated data (that is, only header, no payload). Note that this way of using CCM is not called CMAC (it is not similar to GCM/GMAC), and its use is not recommended by NIST.

**34.4.4 AES procedure to perform a cipher operation**

**Introduction**

A typical cipher operation is explained below. Detailed information is provided in sections starting from *Section 34.4.8: AES basic chaining modes (ECB, CBC)*.
Initialization of AES

To initialize AES, first disable it by clearing the EN bit of the AES_CR register. Then perform the following steps in any order:

- Configure the AES mode, by programming the MODE[1:0] bitfield of the AES_CR register.
  - For encryption, select Mode 1 (MODE[1:0] = 00).
  - For decryption, select Mode 3 (MODE[1:0] = 10), unless ECB or CBC chaining modes are used. In this latter case, perform an initial key derivation of the encryption key, as described in Section 34.4.5: AES decryption round key preparation.

- Select the chaining mode, by programming the CHMOD[2:0] bitfield of the AES_CR register.

- Configure the data type (1-, 8-, 16- or 32-bit), with the DATATYPE[1:0] bitfield in the AES_CR register.

- When it is required (for example in CBC or CTR chaining modes), write the initialization vector into the AES_IVRx registers.

- Configure the key size (128-bit or 256-bit), with the KEYSIZE bitfield of the AES_CR register.

- Write a symmetric key into the AES_KEYRx registers (4 or 8 registers depending on the key size).

Data append

This section describes different ways of appending data for processing, where the size of data to process is not a multiple of 128 bits.

For ECB or CBC mode, refer to Section 34.4.6: AES ciphertext stealing and data padding. The last block management in these cases is more complex than in the sequence described in this section.

Data append through polling

This method uses flag polling to control the data append through the following sequence:

1. Enable the AES peripheral by setting the EN bit of the AES_CR register.
2. Repeat the following sub-sequence until the payload is entirely processed:
   a) Write four input data words into the AES_DINR register.
   b) Wait until the status flag CCF is set in the AES_SR, then read the four data words from the AES_DOUTR register.
   c) Clear the CCF flag, by setting the CCFC bit of the AES_CR register.
   d) If the data block just processed is the second-last block of the message and the significant data in the last block to process is inferior to 128 bits, pad the remainder of the last block with zeros and, in case of GCM payload encryption or CCM payload decryption, specify the number of non-valid bytes, using the NPBLB bitfield of the AES_CR register, for AES to compute a correct tag.
3. As it is the last block, discard the data that is not part of the data, then disable the AES peripheral by clearing the EN bit of the AES_CR register.

Note: Up to three wait cycles are automatically inserted between two consecutive writes to the AES_DINR register, to allow sending the key to the AES processor.

NPBLB bits are not used in header phase of GCM, GMAC and CCM chaining modes.
Data append using interrupt

The method uses interrupt from the AES peripheral to control the data append, through the following sequence:

1. Enable interrupts from AES by setting the CCFIE bit of the AES_CR register.
2. Enable the AES peripheral by setting the EN bit of the AES_CR register.
3. Write first four input data words into the AES_DINR register.
4. Handle the data in the AES interrupt service routine, upon interrupt:
   a) Read four output data words from the AES_DOUTR register.
   b) Clear the CCF flag and thus the pending interrupt, by setting the CCFC bit of the AES_CR register.
   c) If the data block just processed is the second-last block of a message and the significant data in the last block to process is inferior to 128 bits, pad the remainder of the last block with zeros and, in case of GCM payload encryption or CCM payload decryption, specify the number of non-valid bytes, using the NPBLB bitfield of the AES_CR register, for AES to compute a correct tag. Then proceed with point 4e).
   d) If the data block just processed is the last block of the message, discard the data that is not part of the data, then disable the AES peripheral by clearing the EN bit of the AES_CR register and quit the interrupt service routine.
   e) Write next four input data words into the AES_DINR register and quit the interrupt service routine.

Note: AES is tolerant of delays between consecutive read or write operations, which allows, for example, an interrupt from another peripheral to be served between two AES computations. NPBLB bits are not used in header phase of GCM, GMAC and CCM chaining modes.

Data append using DMA

With this method, all the transfers and processing are managed by DMA and AES. To use the method, proceed as follows:

1. Prepare the last four-word data block (if the data to process does not fill it completely), by padding the remainder of the block with zeros.
2. Configure the DMA controller so as to transfer the data to process from the memory to the AES peripheral input and the processed data from the AES peripheral output to the memory, as described in Section 34.4.16: AES DMA interface. Configure the DMA controller so as to generate an interrupt on transfer completion. In case of GCM payload encryption or CCM payload decryption, DMA transfer must not include the last four-word block if padded with zeros. The sequence described in Data append through polling must be used instead for this last block, because NPBLB bits must be setup before processing the block, for AES to compute a correct tag.
3. Enable the AES peripheral by setting the EN bit of the AES_CR register
4. Enable DMA requests by setting the DMAINEN and DMAOUTEN bits of the AES_CR register.
5. Upon DMA interrupt indicating the transfer completion, get the AES-processed data from the memory.

Note: The CCF flag has no use with this method, because the reading of the AES_DOUTR register is managed by DMA automatically, without any software action, at the end of the computation phase. NPBLB bits are not used in header phase of GCM, GMAC, and CCM chaining modes.
34.4.5 AES decryption round key preparation

Internal key schedule is used to generate AES round keys. In AES encryption, the round 0 key is the one stored in the key registers. AES decryption must start using the last round key. As the encryption key is stored in memory, a special key scheduling must be performed to obtain the decryption key. This key scheduling is only required for AES decryption in ECB and CBC modes.

Recommended method is to select the Mode 2 by setting to 01 the MODE[1:0] bitfield of the AES_CR (key process only), then proceed with the decryption by setting MODE[1:0] to 10 (Mode 3, decryption only). Mode 2 usage is described below:

1. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
2. Select Mode 2 by setting to 01 the MODE[1:0] bitfield of the AES_CR. The CHMOD[2:0] bitfield is not significant in this case because this key derivation mode is independent of the chaining algorithm selected.
3. Set key length to 128 or 256 bits, via KEYSIZE bit of AES_CR register.
4. Write the AES_KEYRx registers (128 or 256 bits) with encryption key, as shown in Figure 509. Writes to the AES_IVRx registers have no effect.
5. Enable the AES peripheral, by setting the EN bit of the AES_CR register.
6. Wait until the CCF flag is set in the AES_SR register.
7. Clear the CCF flag. Derived key is available in AES core, ready to use for decryption. Application can also read the AES_KEYRx register to obtain the derived key if needed, as shown in Figure 509 (the processed key is loaded automatically into the AES_KEYRx registers).

Note: The AES is disabled by hardware when the derivation key is available.

To restart a derivation key computation, repeat steps 4, 5, 6, and 7.

Figure 509. Encryption key derivation for ECB/CBC decryption (Mode 2)

If the software stores the initial key prepared for decryption, it is enough to do the key schedule operation only once for all the data to be decrypted with a given cipher key.

Note: The operation of the key preparation lasts 59 or 82 clock cycles, depending on the key size (128- or 256-bit).
34.4.6 AES ciphertext stealing and data padding

When using AES in ECB or CBC modes to manage messages the size of which is not a multiple of the block size (128 bits), ciphertext stealing techniques are used, such as those described in NIST Special Publication 800-38A, Recommendation for Block Cipher Modes of Operation: Three Variants of Ciphertext Stealing for CBC Mode. Since the AES peripheral does not support such techniques, the application must complete the last block of input data using data from the second last block.

Note: Ciphertext stealing techniques are not documented in this reference manual.

Similarly, when AES is used in other modes than ECB or CBC, an incomplete input data block (that is, block with input data shorter than 128 bits) must be padded with zeros prior to encryption (that is, extra bits must be appended to the trailing end of the data string). After decryption, the extra bits must be discarded. As AES does not implement automatic data padding operation to the last block, the application must follow the recommendation given in Section 34.4.4: AES procedure to perform a cipher operation on page 1512 to manage messages the size of which is not a multiple of 128 bits.

Note: Padding data are swapped in a similar way as normal data, according to the DATATYPE[1:0] field of the AES_CR register (see Section 34.4.13: AES data registers and data swapping for details).

34.4.7 AES task suspend and resume

A message can be suspended if another message with a higher priority must be processed. When this highest priority message is sent, the suspended message can resume in both encryption or decryption mode.

Suspend/resume operations do not break the chaining operation and the message processing can resume as soon as AES is enabled again to receive the next data block. Figure 510 gives an example of suspend/resume operation: Message 1 is suspended in order to send a shorter and higher-priority Message 2.

Figure 510. Example of suspend mode management
A detailed description of suspend/resume operations is in the sections dedicated to each AES mode.

### 34.4.8 AES basic chaining modes (ECB, CBC)

#### Overview

This section gives a brief explanation of the four basic operation modes provided by the AES core: ECB encryption, ECB decryption, CBC encryption and CBC decryption. For detailed information, refer to the FIPS publication 197 from November 26, 2001.

*Figure 511* illustrates the electronic codebook (ECB) encryption.

*Figure 511. ECB encryption*

In ECB encrypt mode, the 128-bit plaintext input data block $P_x$ in the AES_DINR register first goes through bit/byte/half-word swapping. The swap result $I_x$ is processed with the AES core set in encrypt mode, using a 128- or 256-bit key. The encryption result $O_x$ goes through bit/byte/half-word swapping, then is stored in the AES_DOUTR register as 128-bit ciphertext output data block $C_x$. The ECB encryption continues in this way until the last complete plaintext block is encrypted.

*Figure 512* illustrates the electronic codebook (ECB) decryption.

*Figure 512. ECB decryption*

To perform an AES decryption in the ECB mode, the secret key has to be prepared by collecting the last-round encryption key (which requires to first execute the complete key schedule for encryption), and using it as the first-round key for the decryption of the ciphertext. This preparation is supported by the AES core.
In ECB decrypt mode, the 128-bit ciphertext input data block $C_1$ in the AES_DINR register first goes through bit/byte/half-word swapping. The keying sequence is reversed compared to that of the ECB encryption. The swap result $I_1$ is processed with the AES core set in decrypt mode, using the formerly prepared decryption key. The decryption result goes through bit/byte/half-word swapping, then is stored in the AES_DOUTR register as 128-bit plaintext output data block $P_1$. The ECB decryption continues in this way until the last complete ciphertext block is decrypted.

*Figure 513* illustrates the cipher block chaining (CBC) encryption.

In CBC encrypt mode, the first plaintext input block, after bit/byte/half-word swapping ($P_1'$), is XOR-ed with a 128-bit IVI bitfield (initialization vector and counter), producing the $I_1$ input data for encrypt with the AES core, using a 128- or 256-bit key. The resulting 128-bit output block $O_1$, after swapping operation, is used as ciphertext $C_1$. The $O_1$ data is then XOR-ed with the second-block plaintext data $P_2'$ to produce the $I_2$ input data for the AES core to produce the second block of ciphertext data. The chaining of data blocks continues in this way until the last plaintext block in the message is encrypted.

If the message size is not a multiple of 128 bits, the final partial data block is encrypted in the way explained in *Section 34.4.6: AES ciphertext stealing and data padding*. 

*Figure 514* illustrates the cipher block chaining (CBC) decryption.
In CBC decrypt mode, like in ECB decrypt mode, the secret key must be prepared to perform an AES decryption.

After the key preparation process, the decryption goes as follows: the first 128-bit ciphertext block (after the swap operation) is used directly as the AES core input block I1 for decrypt operation, using the 128-bit or 256-bit key. Its output O1 is XOR-ed with the 128-bit IV field (that must be identical to that used during encryption) to produce the first plaintext block P1.

The second ciphertext block is processed in the same way as the first block, except that the I1 data from the first block is used in place of the initialization vector.

The decryption continues in this way until the last complete ciphertext block is decrypted.

If the message size is not a multiple of 128 bits, the final partial data block is decrypted in the way explained in Section 34.4.6: AES ciphertext stealing and data padding.

For more information on data swapping, refer to Section 34.4.13: AES data registers and data swapping.

**ECB/CBC encryption sequence**

The sequence of events to perform an ECB/CBC encryption (more detail in Section 34.4.4):

1. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
2. Select the Mode 1 by setting to 00 the MODE[1:0] bitfield of the AES_CR register and select ECB or CBC chaining mode by setting the CHMOD[2:0] bitfield of the AES_CR register to 000 or 001, respectively. Data type can also be defined, using DATATYPE[1:0] bitfield.
3. Select 128- or 256-bit key length through the KEYSIZE bit of the AES_CR register.
4. Write the AES_KEYRx registers (128 or 256 bits) with encryption key. Fill the AES_IVRx registers with the initialization vector data if CBC mode has been selected.
5. Enable the AES peripheral by setting the EN bit of the AES_CR register.
6. Write the AES_DINR register four times to input the plaintext (MSB first), as shown in Figure 515.
7. Wait until the CCF flag is set in the AES_SR register.
8. Read the AES_DOUTR register four times to get the ciphertext (MSB first) as shown in Figure 515. Then clear the CCF flag by setting the CCFC bit of the AES_CR register.
9. Repeat steps 6-7-8 to process all the blocks with the same encryption key.

**Figure 515. ECB/CBC encryption (Mode 1)**
**ECB/CBC decryption sequence**

The sequence of events to perform an AES ECB/CBC decryption is as follows (More detail in *Section 34.4.4*).

1. Follow the steps described in *Section 34.4.5: AES decryption round key preparation*, in order to prepare the decryption key in AES core.
2. Select the Mode 3 by setting to 10 the MODE[1:0] bitfield of the AES_CR register and select ECB or CBC chaining mode by setting the CHMOD[2:0] bitfield of the AES_CR register to 000 or 001, respectively. Data type can also be defined, using DATATYPE[1:0] bitfield. KEYSIZE bitfield must be kept as-is.
3. Write the AES_IVRx registers with the initialization vector (required in CBC mode only).
4. Enable AES by setting the EN bit of the AES_CR register.
5. Write the AES_DINR register four times to input the cipher text (MSB first), as shown in *Figure 516*.
6. Wait until the CCF flag is set in the AES_SR register.
7. Read the AES_DOUTR register four times to get the plain text (MSB first), as shown in *Figure 516*. Then clear the CCF flag by setting the CCFC bit of the AES_CR register.
8. Repeat steps 5-6-7 to process all the blocks encrypted with the same key.

**Figure 516. ECB/CBC decryption (Mode 3)**

<table>
<thead>
<tr>
<th>WR CT3</th>
<th>WR CT2</th>
<th>WR CT1</th>
<th>WR CT0</th>
<th>Input phase</th>
<th>Wait until flag CCF = 1</th>
<th>RD PT3</th>
<th>RD PT2</th>
<th>RD PT1</th>
<th>RD PT0</th>
<th>Output phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>4 write operations into AES_DINR[31:0]</td>
<td>Computation phase</td>
<td>MSB</td>
<td>PT3</td>
<td>PT2</td>
<td>PT1</td>
<td>4 read operations from AES_DOUTR[31:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Wait until flag CCF = 1</td>
<td>Computation phase</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Output phase</td>
</tr>
<tr>
<td>PT = plaintext = 4 words (PT3, … , PT0)</td>
<td>CT = ciphertext = 4 words (CT3, … , CT0)</td>
<td></td>
<td></td>
<td>Output phase</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Suspend/resume operations in ECB/CBC modes**

To suspend the processing of a message, proceed as follows:

1. If DMA is used, stop the AES DMA transfers to the IN FIFO by clearing the DMAINEN bit of the AES_CR register.
2. If DMA is not used, read four times the AES_DOUTR register to save the last processed block. If DMA is used, wait until the CCF flag is set in the AES_SR register then stop the DMA transfers from the OUT FIFO by clearing the DMAOUTEN bit of the AES_CR register.
3. If DMA is not used, poll the CCF flag of the AES_SR register until it becomes 1 (computation completed).
4. Clear the CCF flag by setting the CCFC bit of the AES_CR register.
5. Save initialization vector registers (only required in CBC mode as AES_IVRx registers are altered during the data processing).
6. Disable the AES peripheral by clearing the bit EN of the AES_CR register.
7. Save the AES_CR register and clear the key registers if they are not needed, to process the higher priority message.
8. If DMA is used, save the DMA controller status (pointers for IN and OUT data transfers, number of remaining bytes, and so on).

Note: In point 7, the derived key information stored in AES_KEYRx registers can optionally be saved in memory if the interrupted process is a decryption. Otherwise those registers do not need to be saved as the original key value is known by the application.

To resume the processing of a message, proceed as follows:
1. If DMA is used, configure the DMA controller so as to complete the rest of the FIFO IN and FIFO OUT transfers.
2. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
3. Restore AES_CR register (with correct KEYSIZE) then restore AES_KEYRx registers.
   In case of decryption, derived key information can be written in AES_KEYRx register instead of the original key value.
4. Prepare the decryption key as described in Section 34.4.5: AES decryption round key preparation (only required for ECB or CBC decryption). This step is not necessary if derived key information is loaded in AES_KEYRx registers.
5. Restore AES_IVRx registers using the saved configuration (only required in CBC mode).
6. Enable the AES peripheral by setting the EN bit of the AES_CR register.
7. If DMA is used, enable AES DMA transfers by setting the DMAINEN and DMAOUTEN bits of the AES_CR register.

Alternative single ECB/CBC decryption using Mode 4

The sequence of events to perform a single round of ECB/CBC decryption using Mode 4 is:
1. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
2. Select the Mode 4 by setting to 11 the MODE[1:0] bitfield of the AES_CR register and select ECB or CBC chaining mode by setting the CHMOD[2:0] bitfield of the AES_CR register to 0x0 or 0x1, respectively.
3. Select key length of 128 or 256 bits via KEYSIZE bitfield of the AES_CR register.
4. Write the AES_KEYRx registers with the encryption key. Write the AES_IVRx registers if the CBC mode is selected.
5. Enable the AES peripheral by setting the EN bit of the AES_CR register.
6. Write the AES_DINR register four times to input the cipher text (MSB first).
7. Wait until the CCF flag is set in the AES_SR register.
8. Read the AES_DOUTR register four times to get the plain text (MSB first). Then clear the CCF flag by setting the CCFC bit of the AES_CR register.

Note: When mode 4 is selected mode 3 cannot be used.

In mode 4, the AES_KEYRx registers contain the encryption key during all phases of the processing. No derivation key is stored in these registers. It is stored internally in AES.
### 34.4.9 AES counter (CTR) mode

**Overview**

The counter mode (CTR) uses AES as a key-stream generator. The generated keys are then XOR-ed with the plaintext to obtain the ciphertext.

CTR chaining is defined in NIST *Special Publication 800-38A, Recommendation for Block Cipher Modes of Operation*. A typical message construction in CTR mode is given in Figure 517.

![Figure 517. Message construction in CTR mode](MSv42156V1)

The structure of this message is:

- A 16-byte initial counter block (ICB), composed of two distinct fields:
  - **Initialization vector** (IV): a 96-bit value that must be unique for each encryption cycle with a given key.
  - **Counter**: a 32-bit big-endian integer that is incremented each time a block processing is completed. The initial value of the counter must be set to 1.
- The plaintext P is encrypted as ciphertext C, with a known length. This length can be non-multiple of 16 bytes, in which case a plaintext padding is required.

**CTR encryption and decryption**

*Figure 518* and *Figure 519* describe the CTR encryption and decryption process, respectively, as implemented in the AES peripheral. The CTR mode is selected by writing 010 to the CHMOD[2:0] bitfield of AES_CR register.
In CTR mode, the cryptographic core output (also called keystream) Ox is XOR-ed with relevant input block (Px' for encryption, Cx' for decryption), to produce the correct output block (Cx' for encryption, Px' for decryption). Initialization vectors in AES must be initialized as shown in Table 321.

### Table 321. CTR mode initialization vector definition

<table>
<thead>
<tr>
<th>AES_IVR3[31:0]</th>
<th>AES_IVR2[31:0]</th>
<th>AES_IVR1[31:0]</th>
<th>AES_IVR0[31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>32-bit counter = 0x0001</td>
</tr>
</tbody>
</table>

Unlike in CBC mode that uses the AES_IVRx registers only once when processing the first data block, in CTR mode AES_IVRx registers are used for processing each data block, and the AES peripheral increments the counter bits of the initialization vector (leaving the nonce bits unchanged).
CTR decryption does not differ from CTR encryption, since the core always encrypts the current counter block to produce the key stream that is then XOR-ed with the plaintext (CTR encryption) or ciphertext (CTR decryption) input. In CTR mode, the MODE[1:0] bitfield setting 01 (key derivation) is forbidden and all the other settings default to encryption mode.

The sequence of events to perform an encryption or a decryption in CTR chaining mode:

1. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
2. Select CTR chaining mode by setting to 010 the CHMOD[2:0] bitfield of the AES_CR register. Set MODE[1:0] bitfield to any value other than 01.
3. Initialize the AES_KEYRx registers, and load the AES_IVRx registers as described in Table 321.
4. Set the EN bit of the AES_CR register, to start encrypting the current counter (EN is automatically reset when the calculation finishes).
5. If it is the last block, pad the data with zeros to have a complete block, if needed.
6. Append data in AES, and read the result. The three possible scenarios are described in Section 34.4.4: AES procedure to perform a cipher operation.
7. Repeat the previous step till the second-last block is processed. For the last block, apply the two previous steps and discard the bits that are not part of the payload (if the size of the significant data in the last input block is less than 16 bytes).

**Suspend/resume operations in CTR mode**

Like for the CBC mode, it is possible to interrupt a message to send a higher priority message, and resume the message that was interrupted. Detailed CBC suspend/resume sequence is described in Section 34.4.8: AES basic chaining modes (ECB, CBC).

*Note:* Like for CBC mode, the AES_IVRx registers must be reloaded during the resume operation.

### 34.4.10 AES Galois/counter mode (GCM)

**Overview**

The AES Galois/counter mode (GCM) allows encrypting and authenticating a plaintext message into the corresponding ciphertext and tag (also known as message authentication code). To ensure confidentiality, GCM algorithm is based on AES counter mode. It uses a multiplier over a fixed finite field to generate the tag.

GCM chaining is defined in NIST Special Publication 800-38D, Recommendation for Block Cipher Modes of Operation - Galois/Counter Mode (GCM) and GMAC. A typical message construction in GCM mode is given in Figure 520.
The message has the following structure:

- **16-byte initial counter block (ICB)**, composed of two distinct fields:
  - **Initialization vector (IV)**: a 96-bit value that must be unique for each encryption cycle with a given key. Note that the GCM standard supports IVs with less than 96 bits, but in this case strict rules apply.
  - **Counter**: a 32-bit big-endian integer that is incremented each time a block processing is completed. According to NIST specification, the counter value is 0x2 when processing the first block of payload.

- **Authenticated header AAD** (also knows as additional authentication data) has a known length Len(A) that may be a non-multiple of 16 bytes, and must not exceed $2^{64} - 1$ bits. This part of the message is only authenticated, not encrypted.

- **Plaintext message P** is both authenticated and encrypted as ciphertext C, with a known length Len(P) that may be non-multiple of 16 bytes, and cannot exceed $2^{32} - 2$ 128-bit blocks.

- **Last block** contains the AAD header length (bits [32:63]) and the payload length (bits [96:127]) information, as shown in Table 322.

The GCM standard specifies that ciphertext C has the same bit length as the plaintext P. When a part of the message (AAD or P) has a length that is a non-multiple of 16-bytes a special padding scheme is required.

**Table 322. GCM last block definition**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Input data</td>
<td>0x0</td>
<td>AAD length[31:0]</td>
<td>0x0</td>
<td>Payload length[31:0]</td>
</tr>
</tbody>
</table>
GCM processing

Figure 521 describes the GCM implementation in the AES peripheral. The GCM is selected by writing 011 to the CHMOD[2:0] bitfield of the AES_CR register.

Figure 521. GCM authenticated encryption

The mechanism for the confidentiality of the plaintext in GCM mode is similar to that in the Counter mode, with a particular increment function (denoted 32-bit increment) that generates the sequence of input counter blocks.

AES_IVRx registers keeping the counter block of data are used for processing each data block. The AES peripheral automatically increments the Counter[31:0] bitfield. The first counter block (CB1) is derived from the initial counter block ICB by the application software (see Table 323).

Table 323. Initialization of AES_IVRx registers in GCM mode

<table>
<thead>
<tr>
<th>AES_IVR3[31:0]</th>
<th>AES_IVR2[31:0]</th>
<th>AES_IVR1[31:0]</th>
<th>AES_IVR0[31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit counter = 0x0002</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: In this mode, the settings 01 and 11 of the MODE[1:0] bitfield are forbidden.
The authentication mechanism in GCM mode is based on a hash function called GF2mul that performs multiplication by a fixed parameter, called hash subkey (H), within a binary Galois field.

A GCM message is processed through the following phases, further described in next subsections:

- **Init phase**: AES prepares the GCM hash subkey (H).
- **Header phase**: AES processes the additional authenticated data (AAD), with hash computation only.
- **Payload phase**: AES processes the plaintext (P) with hash computation, counter block encryption and data XOR-ing. It operates in a similar way for ciphertext (C).
- **Final phase**: AES generates the authenticated tag (T) using the last block of the message.

**GCM init phase**
During this first step, the GCM hash subkey (H) is calculated and saved internally, to be used for processing all the blocks. The recommended sequence is:

1. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
2. Select GCM chaining mode, by setting to 011 the CHMOD[2:0] bitfield of the AES_CR register, and optionally, set the DATATYPE[1:0] bitfield.
3. Indicate the Init phase, by setting to 00 the GCMPH[1:0] bitfield of the AES_CR register.
4. Set the MODE[1:0] bitfield of the AES_CR register to 00 or 10. Although the bitfield is only used in payload phase, it is recommended to set it in the Init phase and keep it unchanged in all subsequent phases.
5. Initialize the AES_KEYRx registers with a key, and initialize AES_IVRx registers with the information as defined in Table 323.
6. Start the calculation of the hash key, by setting to 1 the EN bit of the AES_CR register (EN is automatically reset when the calculation finishes).
7. Wait until the end of computation, indicated by the CCF flag of the AES_SR transiting to 1. Alternatively, use the corresponding interrupt.
8. Clear the CCF flag of the AES_SR register, by setting the CCFC bit of the AES_CR register.

**GCM header phase**
This phase coming after the GCM Init phase must be completed before the payload phase. The sequence to execute, identical for encryption and decryption, is:

1. Indicate the header phase, by setting to 01 the GCMPH[1:0] bitfield of the AES_CR register. Do not modify the MODE[1:0] bitfield as set in the Init phase.
2. Enable the AES peripheral by setting the EN bit of the AES_CR register.
3. If it is the last block and the AAD size in the block is inferior to 128 bits, pad the remainder of the block with zeros. Then append the data block into AES in one of ways described in Section 34.4.4: AES procedure to perform a cipher operation. No data is read during this phase.
4. Repeat the step 3 until the last additional authenticated data block is processed.

*Note: The header phase can be skipped if there is no AAD, that is, Len(A) = 0.*
GCM payload phase

This phase, identical for encryption and decryption, is executed after the GCM header phase. During this phase, the encrypted/decrypted payload is stored in the AES_DOUTR register. The sequence to execute is:

1. Indicate the payload phase, by setting to 10 the GCMPH[1:0] bitfield of the AES_CR register. Do not modify the MODE[1:0] bitfield as set in the Init phase.
2. If the header phase was skipped, enable the AES peripheral by setting the EN bit of the AES_CR register.
3. If it is the last block and the plaintext (encryption) or ciphertext (decryption) size in the block is inferior to 128 bits, pad the remainder of the block with zeros.
4. Append the data block into AES in one of ways described in Section 34.4.4: AES procedure to perform a cipher operation on page 1512, and read the result.
5. Repeat the previous step till the second-last plaintext block is encrypted or till the last block of ciphertext is decrypted. For the last block of plaintext (encryption only), execute the two previous steps. For the last block, discard the bits that are not part of the payload when the last block size is less than 16 bytes.

Note: The payload phase can be skipped if there is no payload data, that is, Len(C) = 0 (see GMAC mode).

GCM final phase

In this last phase, the AES peripheral generates the GCM authentication tag and stores it in the AES_DOUTR register. The sequence to execute is:

1. Indicate the final phase, by setting to 11 the GCMPH[1:0] bitfield of the AES_CR register.
2. Compose the data of the block, by concatenating the AAD bit length and the payload bit length, as shown in Table 322. Write the block into the AES_DINR register.
3. Wait until the end of computation, indicated by the CCF flag of the AES_SR transiting to 1.
4. Get the GCM authentication tag, by reading the AES_DOUTR register four times.
5. Clear the CCF flag of the AES_SR register, by setting the CCFC bit of the AES_CR register.
6. Disable the AES peripheral, by clearing the bit EN of the AES_CR register. If it is an authenticated decryption, compare the generated tag with the expected tag passed with the message.

Note: In the final phase, data is written to AES_DINR normally (no swapping), while swapping is applied to tag data read from AES_DOUTR.

When transiting from the header or the payload phase to the final phase, the AES peripheral must not be disabled, otherwise the result is wrong.
Suspend/resume operations in GCM mode

To suspend the processing of a message, proceed as follows:
1. If DMA is used, stop the AES DMA transfers to the IN FIFO by clearing the DMAINEN bit of the AES_CR register. If DMA is not used, make sure that the current computation is completed, which is indicated by the CCF flag of the AES_SR register set to 1.
2. In the payload phase, if DMA is not used, read four times the AES_DOUTR register to save the last-processed block. If DMA is used, wait until the CCF flag is set in the AES_SR register then stop the DMA transfers from the OUT FIFO by clearing the DMAOUTEN bit of the AES_CR register.
3. Clear the CCF flag of the AES_SR register, by setting the CCFC bit of the AES_CR register.
4. Save the AES_SUSPxR registers in the memory, where x is from 0 to 7.
5. In the payload phase, save the AES_IVRx registers as, during the data processing, they changed from their initial values. In the header phase, this step is not required.
6. Disable the AES peripheral, by clearing the EN bit of the AES_CR register.
7. Save the current AES configuration in the memory, excluding the initialization vector registers AES_IVRx. Key registers do not need to be saved as the original key value is known by the application.
8. If DMA is used, save the DMA controller status (pointers for IN data transfers, number of remaining bytes, and so on). In the payload phase, pointers for OUT data transfers must also be saved.

To resume the processing of a message, proceed as follows:
1. If DMA is used, configure the DMA controller in order to complete the rest of the FIFO IN transfers. In the payload phase, the rest of the FIFO OUT transfers must also be configured in the DMA controller.
2. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
3. Write the suspend register values, previously saved in the memory, back into their corresponding AES_SUSPxR registers, where x is from 0 to 7.
4. In the payload phase, write the initialization vector register values, previously saved in the memory, back into their corresponding AES_IVRx registers. In the header phase, write initial setting values back into the AES_IVRx registers.
5. Restore the initial setting values in the AES_CR and AES_KEYRx registers.
6. Enable the AES peripheral by setting the EN bit of the AES_CR register.
If DMA is used, enable AES DMA requests by setting the DMAINEN bit (and DMAOUTEN bit if in payload phase) of the AES_CR register.

34.4.11 AES Galois message authentication code (GMAC)

Overview

The Galois message authentication code (GMAC) allows the authentication of a plaintext, generating the corresponding tag information (also known as message authentication code). It is based on GCM algorithm, as defined in NIST Special Publication 800-38D, Recommendation for Block Cipher Modes of Operation - Galois/Counter Mode (GCM) and GMAC.
A typical message construction for GMAC is given in Figure 522.

**Figure 522. Message construction in GMAC mode**

The GMAC algorithm corresponds to the GCM algorithm applied on a message only containing a header. As a consequence, all steps and settings are the same as with the GCM, except that the payload phase is omitted.

**AES GMAC processing**

*Figure 523* describes the GMAC mode implementation in the AES peripheral. This mode is selected by writing 011 to the CHMOD[2:0] bitfield of the AES_CR register.

**Figure 523. GMAC authentication mode**

The GMAC algorithm corresponds to the GCM algorithm applied on a message only containing a header. As a consequence, all steps and settings are the same as with the GCM, except that the payload phase is omitted.
Suspend/resume operations in GMAC

In GMAC mode, the sequence described for the GCM applies except that only the header phase can be interrupted.

34.4.12 AES counter with CBC-MAC (CCM)

Overview

The AES counter with cipher block chaining-message authentication code (CCM) algorithm allows encryption and authentication of plaintext, generating the corresponding ciphertext and tag (also known as message authentication code). To ensure confidentiality, the CCM algorithm is based on AES in counter mode. It uses cipher block chaining technique to generate the message authentication code. This is commonly called CBC-MAC.

Note: NIST does not approve this CBC-MAC as an authentication mode outside the context of the CCM specification.

CCM chaining is specified in NIST Special Publication 800-38C, Recommendation for Block Cipher Modes of Operation - The CCM Mode for Authentication and Confidentiality. A typical message construction for CCM is given in Figure 524.

Figure 524. Message construction in CCM mode

The structure of the message is:

- **16-byte first authentication block (B0)**, composed of three distinct fields:
  - **Q**: a bit string representation of the octet length of P (Len(P))
  - **Nonce (N)**: a single-use value (that is, a new nonce must be assigned to each new communication) of Len(N) size. The sum Len(N) + Len(P) must be equal to 15 bytes.
  - **Flags**: most significant octet containing four flags for control information, as specified by the standard. It contains two 3-bit strings to encode the values \( t \) (MAC length expressed in bytes) and \( Q \) (plaintext length such that Len(P) < \( 2^Q \) bytes). The counter blocks range associated to \( Q \) is equal to \( 2^{8Q-4} \), that is, if the maximum value of \( Q \) is 8, the counter blocks used in cipher must be on 60 bits.

- **16-byte blocks (B)** associated to the Associated Data (A).

This part of the message is only authenticated, not encrypted. This section has a
known length Len(A) that can be a non-multiple of 16 bytes (see Figure 524). The standard also states that, on MSB bits of the first message block (B1), the associated data length expressed in bytes (a) must be encoded as follows:

- If $0 < a < 2^{16} - 2^8$, then it is encoded as $[a]_{16}$, that is, on two bytes.
- If $2^{16} - 2^8 < a < 2^{32}$, then it is encoded as $0xff || 0xfe || [a]_{32}$, that is, on six bytes.
- If $2^{32} < a < 2^{64}$, then it is encoded as $0xff || 0xff || [a]_{64}$, that is, on ten bytes.

• **16-byte blocks (B)** associated to the plaintext message P, which is both authenticated and encrypted as ciphertext C, with a known length Len(P). This length can be a non-multiple of 16 bytes (see Figure 524).

• **Encrypted MAC (T)** of length Len(T) appended to the ciphertext C of overall length Len(C).

When a part of the message (A or P) has a length that is a non-multiple of 16-bytes, a special padding scheme is required.

*Note:* *CCM chaining mode can also be used with associated data only (that is, no payload).*

As an example, the C.1 section in NIST Special Publication 800-38C gives the following values (hexadecimal numbers):

- N: 10111213 141516 (Len(N) = 56 bits or 7 bytes)
- A: 00010203 04050607 (Len(A) = 64 bits or 8 bytes)
- P: 20212223 (Len(P) = 32 bits or 4 bytes)
- T: 6084341B (Len(T) = 32 bits or $t = 4$)
- B0: 4F101112 13141516 00000000 00000004
- B1: 00080001 02030405 06070000 00000000
- B2: 20212223 00000000 00000000 00000000
- CTR0: 0710111213 141516 00000000 00000000
- CTR1: 0710111213 141516 00000000 00000001

Generation of formatted input data blocks Bx (especially B0 and B1) must be managed by the application.
CCM processing

*Figure 525* describes the CCM implementation within the AES peripheral (encryption example). This mode is selected by writing 100 into the CHMOD[2:0] bitfield of the AES_CR register.

*Figure 525. CCM mode authenticated encryption*

The data input to the generation-encryption process are a valid nonce, a valid payload string, and a valid associated data string, all properly formatted. The CBC chaining mechanism is applied to the formatted plaintext data to generate a MAC, with a known length. Counter mode encryption that requires a sufficiently long sequence of counter blocks as input, is applied to the payload string and separately to the MAC. The resulting ciphertext C is the output of the generation-encryption process on plaintext P.

AES_IVRx registers are used for processing each data block, AES automatically incrementing the CTR counter with a bit length defined by the first block B0. *Table 324* shows how the application must load the B0 data.

*Note:* The AES peripheral in CCM mode supports counters up to 64 bits, as specified by NIST.

**Table 324. Initialization of AES_IVRx registers in CCM mode**

<table>
<thead>
<tr>
<th>AES_IVR3[31:0]</th>
<th>AES_IVR2[31:0]</th>
<th>AES_IVR1[31:0]</th>
<th>AES_IVR0[31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0[127:96]</td>
<td>B0[95:64]</td>
<td>B0[63:32]</td>
<td>B0[31:0]</td>
</tr>
</tbody>
</table>
A CCM message is processed through the following phases, further described in next subsections:

- **Init phase**: AES processes the first block and prepares the first counter block.
- **Header phase**: AES processes associated data (A), with tag computation only.
- **Payload phase**: IP processes plaintext (P), with tag computation, counter block encryption, and data XOR-ing. It works in a similar way for ciphertext (C).
- **Final phase**: AES generates the message authentication code (MAC).

**CCM Init phase**

In this phase, the first block B0 of the CCM message is written into the AES_IVRx register. The AES_DOUTR register does not contain any output data. The recommended sequence is:

1. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
2. Select CCM chaining mode, by setting to 100 the CHMOD[2:0] bitfield of the AES_CR register, and optionally, set the DATATYPE[1:0] bitfield.
3. Indicate the Init phase, by setting to 00 the GCMPH[1:0] bitfield of the AES_CR register.
4. Set the MODE[1:0] bitfield of the AES_CR register to 00 or 10. Although the bitfield is only used in payload phase, it is recommended to set it in the Init phase and keep it unchanged in all subsequent phases.
5. Initialize the AES_KEYRx registers with a key, and initialize AES_IVRx registers with B0 data as described in Table 324.
6. Start the calculation of the counter, by setting to 1 the EN bit of the AES_CR register (EN is automatically reset when the calculation finishes).
7. Wait until the end of computation, indicated by the CCF flag of the AES_SR transiting to 1. Alternatively, use the corresponding interrupt.
8. Clear the CCF flag in the AES_SR register, by setting to 1 the CCFC bit of the AES_CR register.

**CCM header phase**

This phase coming after the GCM Init phase must be completed before the payload phase. During this phase, the AES_DOUTR register does not contain any output data. The sequence to execute, identical for encryption and decryption, is:

1. Indicate the header phase, by setting to 01 the GCMPH[1:0] bitfield of the AES_CR register. Do not modify the MODE[1:0] bitfield as set in the Init phase.
2. Enable the AES peripheral by setting the EN bit of the AES_CR register.
3. If it is the last block and the AAD size in the block is inferior to 128 bits, pad the remainder of the block with zeros. Then append the data block into AES in one of ways described in Section 34.4.4: AES procedure to perform a cipher operation. No data is read during this phase.
4. Repeat the step 3 until the last additional authenticated data block is processed.

**Note:** The header phase can be skipped if there is no associated data, that is, Len(A) = 0.

The first block of the associated data (B1) must be formatted by software, with the associated data length.
CCM payload phase (encryption or decryption)

This phase, identical for encryption and decryption, is executed after the CCM header phase. During this phase, the encrypted/decrypted payload is stored in the AES_DOUTR register. The sequence to execute is:

1. Indicate the payload phase, by setting to 10 the GCMPH[1:0] bitfield of the AES_CR register. Do not modify the MODE[1:0] bitfield as set in the Init phase.
2. If the header phase was skipped, enable the AES peripheral by setting the EN bit of the AES_CR register.
3. If it is the last data block to encrypt and the plaintext size in the block is inferior to 128 bits, pad the remainder of the block with zeros.
4. Append the data block into AES in one of ways described in Section 34.4.4: AES procedure to perform a cipher operation on page 1512, and read the result.
5. Repeat the previous step till the second-last plaintext block is encrypted or till the last block of ciphertext is decrypted. For the last block of plaintext (encryption only), apply the two previous steps. For the last block, discard the data that is not part of the payload when the last block size is less than 16 bytes.

Note: The payload phase can be skipped if there is no payload data, that is, \( \text{Len(P)} = 0 \) or \( \text{Len(C)} = \text{Len(T)} \).
Remove \( \text{LSB}_{\text{Len(T)}}(\text{C}) \) encrypted tag information when decrypting ciphertext \( \text{C} \).

CCM final phase

In this last phase, the AES peripheral generates the GCM authentication tag and stores it in the AES_DOUTR register. The sequence to execute is:

1. Indicate the final phase, by setting to 11 the GCMPH[1:0] bitfield of the AES_CR register.
2. Wait until the end-of-computation flag CCF of the AES_SR register is set.
3. Read four times the AES_DOUTR register: the output corresponds to the CCM authentication tag.
4. Clear the CCF flag of the AES_SR register by setting the CCFC bit of the AES_CR register.
5. Disable the AES peripheral, by clearing the EN bit of the AES_CR register.
6. For authenticated decryption, compare the generated encrypted tag with the encrypted tag padded in the ciphertext.

Note: In this final phase, swapping is applied to tag data read from AES_DOUTR register.

When transiting from the header phase to the final phase, the AES peripheral must not be disabled, otherwise the result is wrong.
Application must mask the authentication tag output with tag length to obtain a valid tag.

Suspend/resume operations in CCM mode

To suspend the processing of a message in header or payload phase, proceed as follows:

1. If DMA is used, stop the AES DMA transfers to the IN FIFO by clearing the DMAINEN bit of the AES_CR register. If DMA is not used, make sure that the current computation is completed, which is indicated by the CCF flag of the AES_SR register set to 1.
2. In the payload phase, if DMA is not used, read four times the AES_DOUTR register to save the last-processed block. If DMA is used, wait until the CCF flag is set in the
AES_SR register then stop the DMA transfers from the OUT FIFO by clearing the DMAOUTEN bit of the AES_CR register.

3. Clear the CCF flag of the AES_SR register, by setting to 1 the CCFC bit of the AES_CR register.

4. Save the AES_SUSPxR registers (where x is from 0 to 7) in the memory.

5. Save the AES_IVRx registers as, during the data processing, they changed from their initial values.

6. Disable the AES peripheral, by clearing the EN bit of the AES_CR register.

7. Save the current AES configuration in the memory, excluding the initialization vector registers AES_IVRx. Key registers do not need to be saved as the original key value is known by the application.

8. If DMA is used, save the DMA controller status (pointers for IN data transfers, number of remaining bytes, and so on). In the payload phase, pointers for OUT data transfers must also be saved.

To resume the processing of a message, proceed as follows:

1. If DMA is used, configure the DMA controller in order to complete the rest of the FIFO IN transfers. In the payload phase, the rest of the FIFO OUT transfers must also be configured in the DMA controller.

2. Disable the AES peripheral by clearing the EN bit of the AES_CR register.

3. Write the suspend register values, previously saved in the memory, back into their corresponding AES_SUSPxR registers (where x is from 0 to 7).

4. Write the initialization vector register values, previously saved in the memory, back into their corresponding AES_IVRx registers.

5. Restore the initial setting values in the AES_CR and AES_KEYRx registers.

6. Enable the AES peripheral by setting the EN bit of the AES_CR register.

7. If DMA is used, enable AES DMA requests by setting to 1 the DMAINEN bit (and DMAOUTEN bit if in payload phase) of the AES_CR register.

34.4.13 AES data registers and data swapping

Data input and output

A 128-bit data block is entered into the AES peripheral with four successive 32-bit word writes into the AES_DINR register (bitfield DIN[31:0]), the most significant word (bits [127:96]) first, the least significant word (bits [31:0]) last.

A 128-bit data block is retrieved from the AES peripheral with four successive 32-bit word reads from the AES_DOUTR register (bitfield DOUT[31:0]), the most significant word (bits [127:96]) first, the least significant word (bits [31:0]) last.

The 32-bit data word for AES_DINR register or from AES_DOUTR register is organized in big endian order, that is:

- the most significant byte of a word to write into AES_DINR must be put on the lowest address out of the four adjacent memory locations keeping the word to write, or
- the most significant byte of a word read from AES_DOUTR goes to the lowest address out of the four adjacent memory locations receiving the word

For using DMA for input data block write into AES, the four words of the input block must be stored in the memory consecutively and in big-endian order, that is, the most significant word on the lowest address. See Section 34.4.16: AES DMA interface.
Data swapping

The AES peripheral can be configured to perform a bit-, a byte-, a half-word-, or no swapping on the input data word in the AES_DINR register, before loading it to the AES processing core, and on the data output from the AES processing core, before sending it to the AES_DOUTR register. The choice depends on the type of data. For example, a byte swapping is used for an ASCII text stream.

The data swap type is selected through the DATATYPE[1:0] bitfield of the AES_CR register. The selection applies both to the input and the output of the AES core.

For different data swap types, Figure 526 shows the construction of AES processing core input buffer data P127 to P0, from the input data entered through the AES_DINR register, or the construction of the output data available through the AES_DOUTR register, from the AES processing core output buffer data P127 to P0.

Figure 526. 128-bit block construction with respect to data swap

<table>
<thead>
<tr>
<th>DATATYPE[1:0] = 00: no swapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>LSB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DATATYPE[1:0] = 01: 16-bit (half-word) swapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>LSB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DATATYPE[1:0] = 10: 8-bit (byte) swapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>LSB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DATATYPE[1:0] = 11: bit swapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>LSB</td>
</tr>
</tbody>
</table>

Legend:
- AES input/output data block in memory
- AES core input/output buffer data
- Zero padding (example)
- Data swap
- MSB: most significant bit (127) of memory data block / AEC core buffer
- LSB: least significant bit (0) of memory data block / AEC core buffer
- Order of write to AES_DINR / read from AES_DOUTR: input/output data bit 'x'
The data in AES key registers (AES_KEYRx) and initialization registers (AES_IVRx) are not sensitive to the swap mode selection.

### Data padding

*Figure 526* also gives an example of memory data block padding with zeros such that the zeroed bits after the data swap form a contiguous zone at the MSB end of the AES core input buffer. The example shows the padding of an input data block containing:

- 48 message bits, with DATATYPE[1:0] = 01
- 56 message bits, with DATATYPE[1:0] = 10
- 34 message bits, with DATATYPE[1:0] = 11

### 34.4.14 AES key registers

The AES_KEYRx registers store the encryption or decryption key bitfield KEY[127:0] or KEY[255:0]. The data to write to or to read from each register is organized in the memory in little-endian order, that is, with most significant byte on the highest address.

The key is spread over eight registers as shown in *Table 325*.

*Table 325. Key endianness in AES_KEYRx registers (128- or 256-bit key length)*

<table>
<thead>
<tr>
<th>AES_KEYR7 [31:0]</th>
<th>AES_KEYR6 [31:0]</th>
<th>AES_KEYR5 [31:0]</th>
<th>AES_KEYR4 [31:0]</th>
<th>AES_KEYR3 [31:0]</th>
<th>AES_KEYR2 [31:0]</th>
<th>AES_KEYR1 [31:0]</th>
<th>AES_KEYR0 [31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>KEY[127:96]</td>
<td>KEY[95:64]</td>
<td>KEY[63:32]</td>
<td>KEY[31:0]</td>
</tr>
</tbody>
</table>

The key for encryption or decryption may be written into these registers when the AES peripheral is disabled, by clearing the EN bit of the AES_CR register.

The key registers are not affected by the data swapping controlled by DATATYPE[1:0] bitfield of the AES_CR register.

### 34.4.15 AES initialization vector registers

The four AES_IVRx registers keep the initialization vector input bitfield IVI[127:0]. The data to write to or to read from each register is organized in the memory in little-endian order, that is, with most significant byte on the highest address. The registers are also ordered from lowest address (AES_IVR0) to highest address (AES_IVR3).

The signification of data in the bitfield depends on the chaining mode selected. When used, the bitfield is updated upon each computation cycle of the AES core.

Write operations to the AES_IVRx registers when the AES peripheral is enabled have no effect to the register contents. For modifying the contents of the AES_IVRx registers, the EN bit of the AES_CR register must first be cleared.

Reading the AES_IVRx registers returns the latest counter value (useful for managing suspend mode).

The AES_IVRx registers are not affected by the data swapping feature controlled by the DATATYPE[1:0] bitfield of the AES_CR register.
34.4.16 AES DMA interface

The AES peripheral provides an interface to connect to the DMA (direct memory access) controller. The DMA operation is controlled through the AES_CR register.

Data input using DMA

Setting the DMAINEN bit of the AES_CR register enables DMA writing into AES. The AES peripheral then initiates a DMA request during the input phase each time it requires to write a 128-bit block (quadruple word) to the AES_DINR register, as shown in Figure 527.

Note: According to the algorithm and the mode selected, special padding / ciphertext stealing might be required. For example, in case of AES GCM encryption or AES CCM decryption, a DMA transfer must not include the last block. For details, refer to Section 34.4.4: AES procedure to perform a cipher operation.

```
Figure 527. DMA transfer of a 128-bit data block during input phase
```

Data output using DMA

Setting the DMAOUTEN bit of the AES_CR register enables DMA reading from AES. The AES peripheral then initiates a DMA request during the Output phase each time it requires to read a 128-bit block (quadruple word) to the AES_DINR register, as shown in Figure 528.

Note: According to the message size, extra bytes might need to be discarded by application in the last block.
DMA operation in different operating modes

DMA operations are usable when Mode 1 (encryption) or Mode 3 (decryption) are selected via the MODE[1:0] bitfield of the register AES_CR. As in Mode 2 (key derivation) the AES_KEYRx registers must be written by software, enabling the DMA transfer through the DMAINEN and DMAOUTEN bits of the AES_CR register have no effect in that mode.

DMA single requests are generated by AES until it is disabled. So, after the data output phase at the end of processing of a 128-bit data block, AES switches automatically to a new data input phase for the next data block, if any.

When the data transferring between AES and memory is managed by DMA, the CCF flag has no use because the reading of the AES_DOUTR register is managed by DMA automatically at the end of the computation phase. The CCF flag must only be cleared when transiting back to data transferring managed by software. See Section 34.4.4: AES procedure to perform a cipher operation, subsection Data append, for details.

34.4.17 AES error management

AES configuration can be changed at any moment by clearing the EN bit of the AES_CR register.

Read error flag (RDERR)

Unexpected read attempt of the AES_DOUTR register sets the RDERR flag of the AES_SR register, and returns zero.

RDERR is triggered during the computation phase or during the input phase.

Note: AES is not disabled upon a RDERR error detection and continues processing.

An interrupt is generated if the ERRIE bit of the AES_CR register is set. For more details, refer to Section 34.5: AES interrupts.

The RDERR flag is cleared by setting the ERRIE bit of the AES_CR register.

Write error flag (WDERR)

Unexpected write attempt of the AES_DINR register sets the WRERR flag of the AES_SR register, and has no effect on the AES_DINR register. The WRERR is triggered during the computation phase or during the output phase.
**Note:** AES is not disabled after a WRERR error detection and continues processing.

An interrupt is generated if the ERRIE bit of the AES_CR register is set. For more details, refer to [Section 34.5: AES interrupts](#).

The WRERR flag is cleared by setting the ERRC bit of the AES_CR register.

### 34.5 AES interrupts

Individual maskable interrupt sources generated by the AES peripheral signal the following events:

- computation completed
- read error
- write error

These sources are combined into a common interrupt signal from the AES peripheral that connects to the Arm® Cortex® interrupt controller. Each can individually be enabled/disabled, by setting/clearing the corresponding enable bit of the AES_CR register, and cleared by setting the corresponding bit of the AES_CR register.

The status of each can be read from the AES_SR register. *Table 326* gives a summary of the interrupt sources, their event flags and enable bits.

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>AES interrupt event</th>
<th>Event flag</th>
<th>Enable bit</th>
<th>Interrupt clear method</th>
</tr>
</thead>
<tbody>
<tr>
<td>AES</td>
<td>computation completed flag</td>
<td>CCF</td>
<td>CCFIE</td>
<td>set CCFC(1)</td>
</tr>
<tr>
<td></td>
<td>read error flag</td>
<td>RDERR</td>
<td>ERRIE</td>
<td>set ERRC(1)</td>
</tr>
<tr>
<td></td>
<td>write error flag</td>
<td>WRERR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. Bit of the AES_CR register.

### 34.6 AES processing latency

The tables below summarize the latency to process a 128-bit block for each mode of operation.

<table>
<thead>
<tr>
<th>Key size</th>
<th>Mode of operation</th>
<th>Algorithm</th>
<th>Clock cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>128-bit</td>
<td>Mode 1: Encryption</td>
<td>ECB, CBC, CTR</td>
<td>51</td>
</tr>
<tr>
<td></td>
<td>Mode 2: Key derivation</td>
<td>-</td>
<td>59</td>
</tr>
<tr>
<td></td>
<td>Mode 3: Decryption</td>
<td>ECB, CBC, CTR</td>
<td>51</td>
</tr>
<tr>
<td></td>
<td>Mode 4: Key derivation then decryption</td>
<td>ECB, CBC</td>
<td>106</td>
</tr>
</tbody>
</table>
### 34.7 AES registers

#### 34.7.1 AES control register (AES_CR)

Address offset: 0x00  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Key size</th>
<th>Mode of operation</th>
<th>Algorithm</th>
<th>Init Phase</th>
<th>Header phase</th>
<th>Payload phase</th>
<th>Tag phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>256-bit</td>
<td>Mode 1: Encryption</td>
<td>ECB, CBC, CTR</td>
<td>75</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256-bit</td>
<td>Mode 2: Key derivation</td>
<td>-</td>
<td>82</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256-bit</td>
<td>Mode 3: Decryption</td>
<td>ECB, CBC, CTR</td>
<td>75</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256-bit</td>
<td>Mode 4: Key derivation then decryption</td>
<td>ECB, CBC</td>
<td>145</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 327. Processing latency for ECB, CBC and CTR (continued)

Table 328. Processing latency for GCM and CCM (in clock cycles)

<table>
<thead>
<tr>
<th>Key size</th>
<th>Mode of operation</th>
<th>Algorithm</th>
<th>Init Phase</th>
<th>Header phase</th>
<th>Payload phase</th>
<th>Tag phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>128-bit</td>
<td>Mode 1: Encryption/Mode 3: Decryption</td>
<td>GCM</td>
<td>64</td>
<td>35</td>
<td>51</td>
<td>59</td>
</tr>
<tr>
<td>128-bit</td>
<td>Mode 1: Encryption/Mode 3: Decryption</td>
<td>CCM</td>
<td>63</td>
<td>55</td>
<td>114</td>
<td>58</td>
</tr>
<tr>
<td>256-bit</td>
<td>Mode 1: Encryption/Mode 3: Decryption</td>
<td>GCM</td>
<td>88</td>
<td>35</td>
<td>75</td>
<td>75</td>
</tr>
<tr>
<td>256-bit</td>
<td>Mode 1: Encryption/Mode 3: Decryption</td>
<td>CCM</td>
<td>87</td>
<td>79</td>
<td>162</td>
<td>82</td>
</tr>
</tbody>
</table>

1. Data insertion can include wait states forced by AES on the AHB bus (maximum 3 cycles, typical 1 cycle).

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:20 **NPBLB[3:0]:** Number of padding bytes in last block  
The bitfield sets the number of padding bytes in last block of payload:  
0000: All bytes are valid (no padding)  
0001: Padding for one least-significant byte of last block  
...  
1111: Padding for 15 least-significant bytes of last block  

Bit 19 Reserved, must be kept at reset value.
Bit 18 **KEYSIZE**: Key size selection
   This bitfield defines the length of the key used in the AES cryptographic core, in bits:
   0: 128  
   1: 256
   Attempts to write the bit are ignored when the EN bit of the AES_CR register is set before the write access and it is not cleared by that write access.

Bit 17 Reserved, must be kept at reset value.

Bit 15 Reserved, must be kept at reset value.

Bits 14:13 **GCMPH[1:0]**: GCM or CCM phase selection
   This bitfield selects the phase of GCM, GMAC or CCM algorithm:
   00: Init phase  
   01: Header phase  
   10: Payload phase  
   11: Final phase
   The bitfield has no effect if other than GCM, GMAC or CCM algorithms are selected (through the ALGOMODE bitfield).

Bit 12 **DMAOUTEN**: DMA output enable
   This bit enables/disables data transferring with DMA, in the output phase:
   0: Disable  
   1: Enable
   When the bit is set, DMA requests are automatically generated by AES during the output data phase. This feature is only effective when Mode 1 or Mode 3 is selected through the MODE[1:0] bitfield. It is not effective for Mode 2 (key derivation). Use of DMA with Mode 4 (single decryption) is not recommended.

Bit 11 **DMAINEN**: DMA input enable
   This bit enables/disables data transferring with DMA, in the input phase:
   0: Disable  
   1: Enable
   When the bit is set, DMA requests are automatically generated by AES during the input data phase. This feature is only effective when Mode 1 or Mode 3 is selected through the MODE[1:0] bitfield. It is not effective for Mode 2 (key derivation). Use of DMA with Mode 4 (single decryption) is not recommended.

Bit 10 **ERRIE**: Error interrupt enable
   This bit enables or disables (masks) the AES interrupt generation when RDERR and/or WRERR is set:
   0: Disable (mask)  
   1: Enable

Bit 9 **CCFIE**: CCF interrupt enable
   This bit enables or disables (masks) the AES interrupt generation when CCF (computation complete flag) is set:
   0: Disable (mask)  
   1: Enable

Bit 8 **ERRC**: Error flag clear
   Upon written to 1, this bit clears the RDERR and WRERR error flags in the AES_SR register:
   0: No effect  
   1: Clear RDERR and WRERR flags
   Reading the flag always returns zero.
Bit 7 \textbf{CCFC}: Computation complete flag clear
   Upon written to 1, this bit clears the computation complete flag (CCF) in the AES_SR register:
   0: No effect
   1: Clear CCF
   Reading the flag always returns zero.

Bits 16, 6:5 \textbf{CHMOD[2:0]}: Chaining mode selection
   This bitfield selects the AES chaining mode:
   000: Electronic codebook (ECB)
   001: Cipher-block chaining (CBC)
   010: Counter mode (CTR)
   011: Galois counter mode (GCM) and Galois message authentication code (GMAC)
   100: Counter with CBC-MAC (CCM)
   others: Reserved
   Attempts to write the bitfield are ignored when the EN bit of the AES_CR register is set before the
   write access and it is not cleared by that write access.

Bits 4:3 \textbf{MODE[1:0]}: AES operating mode
   This bitfield selects the AES operating mode:
   00: Mode 1: encryption
   01: Mode 2: key derivation (or key preparation for ECB/CBC decryption)
   10: Mode 3: decryption
   11: Mode 4: key derivation then single decryption
   Attempts to write the bitfield are ignored when the EN bit of the AES_CR register is set before the
   write access and it is not cleared by that write access. Any attempt to selecting Mode 4 while either
   ECB or CBC chaining mode is not selected, defaults to effective selection of Mode 3. It is not
   possible to select a Mode 3 following a Mode 4.

Bits 2:1 \textbf{DATATYPE[1:0]}: Data type selection
   This bitfield defines the format of data written in the AES_DINR register or read from the
   AES_DOUTR register, through selecting the mode of data swapping:
   00: None
   01: Half-word (16-bit)
   10: Byte (8-bit)
   11: Bit
   For more details, refer to \textit{Section 34.4.13: AES data registers and data swapping.}
   Attempts to write the bitfield are ignored when the EN bit of the AES_CR register is set before the
   write access and it is not cleared by that write access.

Bit 0 \textbf{EN}: AES enable
   This bit enables/disables the AES peripheral:
   0: Disable
   1: Enable
   At any moment, clearing then setting the bit re-initializes the AES peripheral.
   This bit is automatically cleared by hardware upon the completion of the key preparation (Mode 2)
   and upon the completion of GCM/GMAC/CCM initial phase.
34.7.2 AES status register (AES_SR)

Address offset: 0x04
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 31:4 Reserved, must be kept at reset value.

Bit 3 **BUSY**: Busy
This flag indicates whether AES is idle or busy during GCM payload encryption phase:
0: Idle
1: Busy
When the flag indicates "idle", the current GCM encryption processing may be suspended to process a higher-priority message. In other chaining modes, or in GCM phases other than payload encryption, the flag must be ignored for the suspend process.

Bit 2 **WRERR**: Write error
This flag indicates the detection of an unexpected write operation to the AES_DINR register (during computation or data output phase):
0: Not detected
1: Detected
The flag is set by hardware. It is cleared by software upon setting the ERRC bit of the AES_CR register.
Upon the flag setting, an interrupt is generated if enabled through the ERRIE bit of the AES_CR register.
The flag setting has no impact on the AES operation. Unexpected write is ignored.

Bit 1 **RDERR**: Read error flag
This flag indicates the detection of an unexpected read operation from the AES_DOUTR register (during computation or data input phase):
0: Not detected
1: Detected
The flag is set by hardware. It is cleared by software upon setting the ERRC bit of the AES_CR register.
Upon the flag setting, an interrupt is generated if enabled through the ERRIE bit of the AES_CR register.
The flag setting has no impact on the AES operation. Unexpected read returns zero.

Bit 0 **CCF**: Computation completed flag
This flag indicates whether the computation is completed:
0: Not completed
1: Completed
The flag is set by hardware upon the completion of the computation. It is cleared by software, upon setting the CCFC bit of the AES_CR register.
Upon the flag setting, an interrupt is generated if enabled through the CCFIE bit of the AES_CR register.
The flag is significant only when the DMAOUTEN bit is 0. It may stay high when DMA_EN is 1.
34.7.3  AES data input register (AES_DINR)

Address offset: 0x08
Reset value: 0x0000 0000
Only 32-bit access type is supported.

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td><strong>DIN[31:16]</strong></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td><strong>DIN[15:0]</strong></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:0  **DIN[31:0]**: Input data word

A four-fold sequential write to this bitfield during the input phase results in writing a complete 128-bit block of input data to the AES peripheral. From the first to the fourth write, the corresponding data weights are [127:96], [95:64], [63:32], and [31:0]. Upon each write, the data from the 32-bit input buffer are handled by the data swap block according to the DATATYPE[1:0] bitfield, then written into the AES core 128-bit input buffer.

The data signification of the input data block depends on the AES operating mode:
- **Mode 1** (encryption): plaintext
- **Mode 2** (key derivation): the bitfield is not used (AES_KEYRx registers used for input)
- **Mode 3** (decryption) and **Mode 4** (key derivation then single decryption): ciphertext

The data swap operation is described in Section 34.4.13: AES data registers and data swapping on page 1536.

34.7.4  AES data output register (AES_DOUTR)

Address offset: 0x0C
Reset value: 0x0000 0000
Only 32-bit read access type is supported.

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td><strong>DOUT[31:16]</strong></td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td><strong>DOUT[15:0]</strong></td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>
34.7.5 **AES key register 0 (AES_KEYR0)**

Address offset: 0x10

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>KEY[31:0]: Cryptographic key, bits [31:0]</td>
</tr>
<tr>
<td></td>
<td>This bitfield contains the bits [31:0] of the AES encryption or decryption key, depending on the operating mode:</td>
</tr>
<tr>
<td></td>
<td>- In Mode 1 (encryption), Mode 2 (key derivation) and Mode 4 (key derivation then single decryption): the value to write into the bitfield is the encryption key.</td>
</tr>
<tr>
<td></td>
<td>- In Mode 3 (decryption): the value to write into the bitfield is the encryption key to be derived before being used for decryption. After writing the encryption key into the bitfield, its reading before enabling AES returns the same value. Its reading after enabling AES and after the CCF flag is set returns the decryption key derived from the encryption key.</td>
</tr>
<tr>
<td></td>
<td>Note: In mode 4 (key derivation then single decryption) the bitfield always contains the encryption key.</td>
</tr>
<tr>
<td></td>
<td>The AES_KEYRx registers may be written only when KEYSIZE value is correct and when the AES peripheral is disabled (EN bit of the AES_CR register cleared). Note that, if, the key is directly loaded to AES_KEYRx registers (hence writes to key register is ignored and KEIF is set). Refer to Section 34.4.14: AES key registers on page 1538 for more details.</td>
</tr>
</tbody>
</table>
34.7.6  AES key register 1 (AES_KEYR1)
Address offset: 0x14
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  KEY[63:32]: Cryptographic key, bits [63:32]
Refer to the AES_KEYR0 register for description of the KEY[255:0] bitfield.

34.7.7  AES key register 2 (AES_KEYR2)
Address offset: 0x18
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  KEY[95:64]: Cryptographic key, bits [95:64]
Refer to the AES_KEYR0 register for description of the KEY[255:0] bitfield.

34.7.8  AES key register 3 (AES_KEYR3)
Address offset: 0x1C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  KEY[127:96]: Cryptographic key, bits [127:96]
Refer to the AES_KEYR0 register for description of the KEY[255:0] bitfield.
34.7.9 AES initialization vector register 0 (AES_IVR0)

Address offset: 0x20
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:0</th>
<th>IVI[31:16]</th>
<th>Bits 31:0</th>
<th>IVI[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 31:0</td>
<td>IVI[31:16]</td>
<td>Bits 31:0</td>
<td>IVI[15:0]</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
</tr>
<tr>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
</tr>
<tr>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  IVI[31:0]: Initialization vector input, bits [31:0]
Refer to Section 34.4.15: AES initialization vector registers on page 1538 for description of the IVI[127:0] bitfield.
The initialization vector is only used in chaining modes other than ECB.
The AES_IVRx registers may be written only when the AES peripheral is disabled.

34.7.10 AES initialization vector register 1 (AES_IVR1)

Address offset: 0x24
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:0</th>
<th>IVI[63:48]</th>
<th>Bits 31:0</th>
<th>IVI[47:32]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 31:0</td>
<td>IVI[63:48]</td>
<td>Bits 31:0</td>
<td>IVI[47:32]</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
</tr>
<tr>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
</tr>
<tr>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  IVI[63:32]: Initialization vector input, bits [63:32]
Refer to the AES_IVR0 register for description of the IVI[128:0] bitfield.

34.7.11 AES initialization vector register 2 (AES_IVR2)

Address offset: 0x28
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bits 31:0</th>
<th>IVI[95:80]</th>
<th>Bits 31:0</th>
<th>IVI[79:64]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 31:0</td>
<td>IVI[95:80]</td>
<td>Bits 31:0</td>
<td>IVI[79:64]</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
</tr>
<tr>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
</tr>
<tr>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
34.7.12   **AES initialization vector register 3 (AES_IVR3)**

Address offset: 0x2C  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  **IVI[127:96]**: Initialization vector input, bits [95:64]  
Refer to the AES_IVR0 register for description of the IVI[128:0] bitfield.

34.7.13   **AES key register 4 (AES_KEYR4)**

Address offset: 0x30  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  **KEY[159:128]**: Cryptographic key, bits [159:128]  
Refer to the AES_KEYR0 register for description of the KEY[255:0] bitfield.

34.7.14   **AES key register 5 (AES_KEYR5)**

Address offset: 0x34  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  **KEY[191:160]**: Cryptographic key, bits [191:160]  
Refer to the AES_KEYR0 register for description of the KEY[255:0] bitfield.
34.7.15 AES key register 6 (AES_KEYR6)

Address offset: 0x38
Reset value: 0x0000 0000

Bits 31:0 **KEY[223:192]**: Cryptographic key, bits [223:192]
Refer to the AES_KEYR0 register for description of the KEY[255:0] bitfield.

34.7.16 AES key register 7 (AES_KEYR7)

Address offset: 0x3C
Reset value: 0x0000 0000

Bits 31:0 **KEY[255:224]**: Cryptographic key, bits [255:224]
Refer to the AES_KEYR0 register for description of the KEY[255:0] bitfield.

**Note:** The key registers from 4 to 7 are used only when the key length of 256 bits is selected. They have no effect when the key length of 128 bits is selected (only key registers 0 to 3 are used in that case).

34.7.17 AES suspend registers (AES_SUSPxR)

Address offset: 0x040 + 0x4 \* x, (x = 0 to 7)
Reset value: 0x0000 0000

These registers contain the complete internal register states of the AES processor when the AES processing of the current task is suspended to process a higher-priority task.
Upon suspend, the software reads and saves the AES_SUSPxR register contents (where x is from 0 to 7) into memory, before using the AES processor for the higher-priority task.
Upon completion, the software restores the saved contents back into the corresponding suspend registers, before resuming the original task.

**Note:** These registers are used only when GCM, GMAC, or CCM chaining mode is selected.
These registers can be read only when AES is enabled. Reading these registers while AES is disabled returns 0x0000 0000.

<table>
<thead>
<tr>
<th>Bit Range</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUSP[31:16]</td>
<td>AES suspend</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>SUSP[15:0]</td>
<td></td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
</tbody>
</table>

3.4.7.18 AES register map

Table 329. AES register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Bits</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>AES_CR</td>
<td>31</td>
<td>EN</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x004</td>
<td>AES_SR</td>
<td>31</td>
<td>BUSY</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x008</td>
<td>AES_DINR</td>
<td>31</td>
<td>WRERR</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x00C</td>
<td>AES_DOUTR</td>
<td>31</td>
<td>RDERR</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x010</td>
<td>AES_KEYR0</td>
<td>83</td>
<td>CCF</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x014</td>
<td>AES_KEYR1</td>
<td>63</td>
<td>CCF</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x018</td>
<td>AES_KEYR2</td>
<td>95</td>
<td>CCF</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x01C</td>
<td>AES_KEYR3</td>
<td>127</td>
<td>CCF</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x020</td>
<td>AES_IVR0</td>
<td>31</td>
<td>CCF</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x024</td>
<td>AES_IVR1</td>
<td>63</td>
<td>CCF</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td>0x028</td>
<td>AES_IVR2</td>
<td>95</td>
<td>CCF</td>
<td>0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td>
</tr>
</tbody>
</table>
Table 329. AES register map and reset values (continued)

| Offset | Register | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|--------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| 0x02C  | AES_IVR3 | IVI[127:96] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x030  | AES_KEYR4 | KEY[159:128] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x034  | AES_KEYR5 | KEY[191:160] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x038  | AES_KEYR6 | KEY[223:192] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x03C  | AES_KEYR7 | KEY[255:224] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x040  | AES_SUSP0R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x044  | AES_SUSP1R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x048  | AES_SUSP2R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x04C  | AES_SUSP3R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x050  | AES_SUSP4R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x054  | AES_SUSP5R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x058  | AES_SUSP6R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x05C  | AES_SUSP7R | SUSP[31:0] | Reset value | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0x060- 0x3FF | Reserved | | |

Refer to Section 2.2 on page 81 for the register boundary addresses.
35 Real-time clock (RTC)

35.1 Introduction

The RTC provides an automatic wakeup to manage all low-power modes.

The real-time clock (RTC) is an independent BCD timer/counter. The RTC provides a time-of-day clock/calendar with programmable alarm interrupts.

As long as the supply voltage remains in the operating range, the RTC never stops, regardless of the device status (Run mode, low-power mode or under reset).

The RTC is functional in \( V_{BAT} \) mode.

35.2 RTC main features

The RTC supports the following features (see Figure 529: RTC block diagram):

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to \( V_{BAT} \) mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC is supplied through a switch that takes power either from the \( V_{DD} \) supply when present or from the \( V_{BAT} \) pin.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE), divided by a prescaler in the RCC.

The RTC is functional in \( V_{BAT} \) mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in \( V_{BAT} \) mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.
35.3 **RTC functional description**

35.3.1 **RTC block diagram**

![RTC block diagram](image)
35.3.2 RTC pins and internal signals

Table 330. RTC input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTC_TS</td>
<td>Input</td>
<td>RTC timestamp input</td>
</tr>
<tr>
<td>RTC_REFIN</td>
<td>Input</td>
<td>RTC 50 or 60 Hz reference clock input</td>
</tr>
<tr>
<td>RTC_OUT1</td>
<td>Output</td>
<td>RTC output 1</td>
</tr>
<tr>
<td>RTC_OUT2</td>
<td>Output</td>
<td>RTC output 2</td>
</tr>
</tbody>
</table>

- RTC_OUT1 and RTC_OUT2 which selects one of the following two outputs:
  - CALIB: 512 Hz or 1 Hz clock output (with an LSE frequency of 32.768 kHz). This output is enabled by setting the COE bit in the RTC_CR register.
  - TAMPALRM: This output is the OR between TAMP and ALARM outputs.

ALARM is enabled by configuring the OSEL[1:0] bits in the RTC_CR register which select the alarm A, alarm B or wakeup outputs. TAMP is enabled by setting the TAMPOE bit in the RTC_CR register which selects the tamper event outputs.

Table 331. RTC internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rtc_ker_ck</td>
<td>Input</td>
<td>RTC kernel clock, also named RTCCLK in this document</td>
</tr>
<tr>
<td>rtc_pclk</td>
<td>Input</td>
<td>RTC APB clock</td>
</tr>
<tr>
<td>rtc_its</td>
<td>Input</td>
<td>RTC internal timestamp event</td>
</tr>
<tr>
<td>rtc_tamp_evt</td>
<td>Input</td>
<td>Tamper event (internal or external) detected in TAMP peripheral</td>
</tr>
<tr>
<td>rtc_it</td>
<td>Output</td>
<td>RTC interrupts (refer to Section 35.5: RTC interrupts for details)</td>
</tr>
<tr>
<td>rtc_alra_trg</td>
<td>Output</td>
<td>RTC alarm A event detection trigger</td>
</tr>
<tr>
<td>rtc_alrb_trg</td>
<td>Output</td>
<td>RTC alarm B event detection trigger</td>
</tr>
<tr>
<td>rtc_wut_trg</td>
<td>Output</td>
<td>RTC wakeup timer event detection trigger</td>
</tr>
<tr>
<td>rtc_calovf</td>
<td>Output</td>
<td>RTC calendar overflow</td>
</tr>
</tbody>
</table>

The RTC kernel clock is usually the LSE at 32.768 kHz although it is possible to select other clock sources in the RCC (refer to RCC for more details). Some functions are not available in some low-power modes or $V_{BAT}$ when the selected clock is not LSE. Refer to Section 35.4: RTC low-power modes for more details.
The triggers outputs can be used as triggers for other peripherals.

### 35.3.3 GPIOs controlled by the RTC and TAMP

The GPIOs included in the Battery Backup Domain ($V_{BAT}$) are directly controlled by the peripherals providing functions on these I/Os, whatever the GPIO configuration.

Both RTC and TAMP peripherals provide functions on these I/Os (refer to Section 36: Tamper and backup registers (TAMP)).

UART.OUT1, UART.TS and TAMP.IN1 are mapped on the same pin (PC13). The RTC and TAMP functions mapped on PC13 are available in all low-power modes and in $V_{BAT}$ mode.

The output mechanism follows the priority order shown in Table 333.

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source/destination</th>
</tr>
</thead>
<tbody>
<tr>
<td>rtc_its</td>
<td>From power controller (PWR): main power loss/switch to $V_{BAT}$ detection output</td>
</tr>
<tr>
<td>rtc_tamp_evt</td>
<td>From TAMP peripheral: tamp_evt</td>
</tr>
<tr>
<td>rtc_calovf</td>
<td>To TAMP peripheral: tamp_itamp5</td>
</tr>
</tbody>
</table>

#### Table 332. RTC interconnection

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source/destination</th>
</tr>
</thead>
<tbody>
<tr>
<td>rtc_its</td>
<td>From power controller (PWR): main power loss/switch to $V_{BAT}$ detection output</td>
</tr>
<tr>
<td>rtc_tamp_evt</td>
<td>From TAMP peripheral: tamp_evt</td>
</tr>
<tr>
<td>rtc_calovf</td>
<td>To TAMP peripheral: tamp_itamp5</td>
</tr>
</tbody>
</table>

#### Table 333. PC13 configuration(1)

<table>
<thead>
<tr>
<th>PC13 Pin function</th>
<th>OSSEL[1:0] (ALARM output enable)</th>
<th>TAMPOE (TAMPER output enable)</th>
<th>COE (CALIB output enable)</th>
<th>OUT2EN</th>
<th>TAMPALRM_TYPE</th>
<th>TAMPALRM_PU</th>
<th>TAMP1E (TAMP_IN1 input enable)</th>
<th>TSE (RTC_TS input enable)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAMPALRM output</td>
<td>01 or 10 or 11</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>0</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>1</td>
<td>Don’t care</td>
<td>0</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>Don’t care</td>
</tr>
<tr>
<td></td>
<td>01 or 10 or 11</td>
<td>1</td>
<td></td>
<td>0</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>Don’t care</td>
</tr>
<tr>
<td>PC13 Pin function</td>
<td>OSEL[1:0] (ALARM output enable)</td>
<td>TAMPOE (TAMPER output enable)</td>
<td>COE (CALIB output enable)</td>
<td>OUT2EN</td>
<td>TAMPALRM_TYPE</td>
<td>TAMPALRM_PU</td>
<td>TAMP1E (TAMP_IN1 input enable)</td>
<td>TSE (RTC_TS input enable)</td>
</tr>
<tr>
<td>-------------------</td>
<td>---------------------------------</td>
<td>------------------------------</td>
<td>--------------------------</td>
<td>--------</td>
<td>---------------</td>
<td>------------</td>
<td>------------------------------</td>
<td>------------------</td>
</tr>
<tr>
<td>No pull</td>
<td>01 or 10 or 11</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>1</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TAMPALRM output</td>
<td>01 or 10 or 11</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>1</td>
<td>1</td>
<td>Don’t care</td>
<td>Don’t care</td>
</tr>
<tr>
<td>Open-Drain(2)</td>
<td>00</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>01 or 10 or 11</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal pull-up</td>
<td>01 or 10 or 11</td>
<td>0</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>1</td>
<td>1</td>
<td>Don’t care</td>
<td>Don’t care</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>01 or 10 or 11</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALIB output PP</td>
<td>00</td>
<td>0</td>
<td>1</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>Don’t care</td>
<td>Don’t care</td>
</tr>
</tbody>
</table>

Table 333. PC13 configuration(1) (continued)
In addition, it is possible to output RTC_OUT2 on PB2 pin thanks to OUT2EN bit. This output is not available in \( V_{\text{BAT}} \) mode. The different functions are mapped on RTC_OUT1 or on RTC_OUT2 depending on OSEL, COE and OUT2EN configuration, as show in Table 334.

For PB2, the GPIO should be configured as an alternate function.

### Table 334. RTC_OUT mapping

<table>
<thead>
<tr>
<th>OSEL[1:0] bits ALARM output enable</th>
<th>COE bit (CALIB output enable)</th>
<th>OUT2EN bit</th>
<th>RTC_OUT1 on PC13</th>
<th>RTC_OUT2 on PB2</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>CALIB</td>
</tr>
<tr>
<td>01 or 10 or 11</td>
<td>Don't care</td>
<td>0</td>
<td>TAMPALRM</td>
<td>-</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>CALIB</td>
</tr>
<tr>
<td>01 or 10 or 11</td>
<td>0</td>
<td>1</td>
<td>TAMPALRM</td>
<td>CALIB</td>
</tr>
</tbody>
</table>

### 35.3.4 Clock and prescalers

The RTC clocks must respect this ratio: \( \text{frequency}(PCLK) \geq 2 \times \text{frequency}(RTCCLK) \).

The RTC clock source (RTCCLK) is selected through the clock controller among the LSE clock, the LSI oscillator clock, and the HSE clock. For more information on the RTC clock source configuration, refer to Section 7: Reset and clock control (RCC).
A programmable prescaler stage generates a 1 Hz clock which is used to update the calendar. To minimize power consumption, the prescaler is split into 2 programmable prescalers (see Figure 529: RTC block diagram):

- A 7-bit asynchronous prescaler configured through the PREDIV_A bits of the RTC_PRER register.
- A 15-bit synchronous prescaler configured through the PREDIV_S bits of the RTC_PRER register.

Note: When both prescalers are used, it is recommended to configure the asynchronous prescaler to a high value to minimize consumption.

The asynchronous prescaler division factor is set to 128, and the synchronous division factor to 256, to obtain an internal clock frequency of 1 Hz (ck_spre) with an LSE frequency of 32.768 kHz.

The minimum division factor is 1 and the maximum division factor is $2^{22}$.

This corresponds to a maximum input frequency of around 4 MHz.

$f_{ck\_apre}$ is given by the following formula:

$$f_{ck\_apre} = \frac{f_{RTC\_CLK}}{PREDIV\_A + 1}$$

The $ck\_apre$ clock is used to clock the binary RTC_SSR subseconds downcounter. When it reaches 0, RTC_SSR is reloaded with the content of PREDIV_S.

$f_{ck\_spre}$ is given by the following formula:

$$f_{ck\_spre} = \frac{f_{RTC\_CLK}}{(PREDIV\_S + 1) \times (PREDIV\_A + 1)}$$

The $ck\_spre$ clock can be used either to update the calendar or as timebase for the 16-bit wakeup auto-reload timer. To obtain short timeout periods, the 16-bit wakeup auto-reload timer can also run with the RTCCLK divided by the programmable 4-bit asynchronous prescaler (see Section 35.3.7: Periodic auto-wakeup for details).

### 35.3.5 Real-time clock and calendar

The RTC calendar time and date registers are accessed through shadow registers which are synchronized with PCLK (APB clock). They can also be accessed directly in order to avoid waiting for the synchronization duration.

- RTC_SSR for the subseconds
- RTC_TR for the time
- RTC_DR for the date

Every RTCCLK periods, the current calendar value is copied into the shadow registers, and the RSF bit of RTC_ICSR register is set (see Section 35.6.10: RTC shift control register (RTC_SHIFTR)). The copy is not performed in Stop and Standby mode. When exiting these modes, the shadow registers are updated after up to 4 RTCCLK periods.

When the application reads the calendar registers, it accesses the content of the shadow registers. It is possible to make a direct access to the calendar registers by setting the
BYPHAD control bit in the RTC_CR register. By default, this bit is cleared, and the user accesses the shadow registers.

When reading the RTC_SSR, RTC_TR or RTC_DR registers in BYPHAD = 0 mode, the frequency of the APB clock (f_{APB}) must be at least 7 times the frequency of the RTC clock (f_{RTCCLK}).

The shadow registers are reset by system reset.

### 35.3.6 Programmable alarms

The RTC unit provides programmable alarm: alarm A and alarm B. The description below is given for alarm A, but can be translated in the same way for alarm B.

The programmable alarm function is enabled through the ALRAE bit in the RTC_CR register.

The ALRAF is set to 1 if the calendar subseconds, seconds, minutes, hours, date or day match the values programmed in the alarm registers RTC_ALRMASR and RTC_ALRMAR. Each calendar field can be independently selected through the MSKx bits of the RTC_ALRMAR register, and through the MASKSSx bits of the RTC_ALRMASR register.

The alarm interrupt is enabled through the ALRAIE bit in the RTC_CR register.

**Caution:** If the seconds field is selected (MSK1 bit reset in RTC_ALRMAR), the synchronous prescaler division factor set in the RTC_PRER register must be at least 3 to ensure correct behavior.

Alarm A and alarm B (if enabled by bits OSEL[1:0] in RTC_CR register) can be routed to the TAMPALRM output. TAMPALRM output polarity can be configured through bit POL the RTC_CR register.

### 35.3.7 Periodic auto-wakeup

The periodic wakeup flag is generated by a 16-bit programmable auto-reload down-counter. The wakeup timer range can be extended to 17 bits.

The wakeup function is enabled through the WUTE bit in the RTC_CR register.

The wakeup timer clock input ck_wut can be:

- RTC clock (RTCCLK) divided by 2, 4, 8, or 16.
  When RTCCLK is LSE (32.768 kHz), this allows to configure the wakeup interrupt period from 122 µs to 32 s, with a resolution down to 61 µs.
- ck_spre (usually 1 Hz internal clock)
  When ck_spre frequency is 1 Hz, this allows to achieve a wakeup time from 1 s to around 36 hours with one-second resolution. This large programmable time range is divided in 2 parts:
  - from 1 s to 18 hours when WUCKSEL[2:1] = 10
  - and from around 18 h to 36 h when WUCKSEL[2:1] = 11. In this last case $2^{16}$ is added to the 16-bit counter current value. When the initialization sequence is complete (see *Programming the wakeup timer on page 1563*), the timer starts counting down. When the wakeup function is enabled, the down-counting remains active in low-power modes. In addition, when it reaches 0, the WUTF flag is set in
the RTC_SR register, and the wakeup counter is automatically reloaded with its
reload value (RTC_WUTR register value).

The WUTF flag must then be cleared by software.

When the periodic wakeup interrupt is enabled by setting the WUTIE bit in the RTC_CR
register, it can exit the device from low-power modes.

The periodic wakeup flag can be routed to the TAMPALRM output provided it has been
enabled through bits OSEL[1:0] of RTC_CR register. TAMPALRM output polarity can be
configured through the POL bit in the RTC_CR register.

System reset, as well as low-power modes (Sleep, Stop and Standby) have no influence on
the wakeup timer.

35.3.8 RTC initialization and configuration

RTC register access

The RTC registers are 32-bit registers. The APB interface introduces two wait states in RTC
register accesses except on read accesses to calendar shadow registers when
BYPSHAD = 0.

RTC register write protection

After system reset, the RTC registers are protected against parasitic write access by the
DBP bit in the power control peripheral (refer to the PWR power control section). DBP bit
must be set in order to enable RTC registers write access.

After Backup domain reset, some of the RTC registers are write-protected.

Writing to the protected RTC registers is enabled by writing a key into the Write Protection
register, RTC_WPR.

The following steps are required to unlock the write protection on the protected RTC
registers.
1. Write 0xCA into the RTC_WPR register.
2. Write 0x53 into the RTC_WPR register.

Writing a wrong key reactivates the write protection.

The protection mechanism is not affected by system reset.

Calendar initialization and configuration

To program the initial time and date calendar values, including the time format and the
prescaler configuration, the following sequence is required:
1. Set INIT bit to 1 in the RTC_ICSR register to enter initialization mode. In this mode, the calendar counter is stopped and its value can be updated.

2. Poll INITF bit of in the RTC_ICSR register. The initialization phase mode is entered when INITF is set to 1. It takes around 2 RTCCLK clock cycles (due to clock synchronization).

3. To generate a 1 Hz clock for the calendar counter, program both the prescaler factors in RTC_PRER register.

4. Load the initial time and date values in the shadow registers (RTC_TR and RTC_DR), and configure the time format (12 or 24 hours) through the FMT bit in the RTC_CR register.

5. Exit the initialization mode by clearing the INIT bit. The actual calendar counter value is then automatically loaded and the counting restarts after 4 RTCCLK clock cycles.

When the initialization sequence is complete, the calendar starts counting.

**Note:** After a system reset, the application can read the INITS flag in the RTC_ICSR register to check if the calendar has been initialized or not. If this flag equals 0, the calendar has not been initialized since the year field is set at its Backup domain reset default value (0x00).

To read the calendar after initialization, the software must first check that the RSF flag is set in the RTC_ICSR register.

**Daylight saving time**

The daylight saving time management is performed through bits SUB1H, ADD1H, and BKP of the RTC_CR register.

Using SUB1H or ADD1H, the software can subtract or add one hour to the calendar in one single operation without going through the initialization procedure.

In addition, the software can use the BKP bit to memorize this operation.

**Programming the alarm**

A similar procedure must be followed to program or update the programmable alarms. The procedure below is given for alarm A but can be translated in the same way for alarm B.

1. Clear ALRAE in RTC_CR to disable alarm A.
2. Program the alarm A registers (RTC_ALRMASSR/RTC_ALRMAR).
3. Set ALRAE in the RTC_CR register to enable alarm A again.

**Note:** Each change of the RTC CR register is taken into account after around 2 RTCCLK clock cycles due to clock synchronization.

**Programming the wakeup timer**

The following sequence is required to configure or change the wakeup timer auto-reload value (WUT[15:0] in RTC_WUTR):

1. Clear WUTE in RTC_CR to disable the wakeup timer.
2. Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup auto-reload counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in calendar initialization mode. It takes around 2 RTCCLK clock cycles (due to clock synchronization).
3. Program the wakeup auto-reload value WUT[15:0], and the wakeup clock selection (WUCKSEL[2:0] bits in RTC_CR). Set WUTE in RTC_CR to enable the timer again.
The wakeup timer restarts down-counting. The WUTWF bit is cleared up to 2 RTCCLK clock cycles after WUTE is cleared, due to clock synchronization.

### 35.3.9 Reading the calendar

#### When BYPSHAD control bit is cleared in the RTC_CR register

To read the RTC calendar registers (RTC_SSR, RTC_TR and RTC_DR) properly, the APB1 clock frequency (fPCLK) must be equal to or greater than seven times the RTC clock frequency (fRTCCLK). This ensures a secure behavior of the synchronization mechanism.

If the APB1 clock frequency is less than seven times the RTC clock frequency, the software must read the calendar time and date registers twice. If the second read of the RTC_TR gives the same result as the first read, this ensures that the data is correct. Otherwise a third read access must be done. In any case the APB1 clock frequency must never be lower than the RTC clock frequency.

The RSF bit is set in RTC_ICSR register each time the calendar registers are copied into the RTC_SSR, RTC_TR and RTC_DR shadow registers. The copy is performed every RTCCLK cycles. To ensure consistency between the 3 values, reading either RTC_SSR or RTC_TR locks the values in the higher-order calendar shadow registers until RTC_DR is read. In case the software makes read accesses to the calendar in a time interval smaller than 1 RTCCLK periods: RSF must be cleared by software after the first calendar read, and then the software must wait until RSF is set before reading again the RTC_SSR, RTC_TR and RTC_DR registers.

After waking up from low-power mode (Stop or Standby), RSF must be cleared by software. The software must then wait until it is set again before reading the RTC_SSR, RTC_TR and RTC_DR registers.

The RSF bit must be cleared after wakeup and not before entering low-power mode.

After a system reset, the software must wait until RSF is set before reading the RTC_SSR, RTC_TR and RTC_DR registers. Indeed, a system reset resets the shadow registers to their default values.

After an initialization (refer to Calendar initialization and configuration on page 1562): the software must wait until RSF is set before reading the RTC_SSR, RTC_TR and RTC_DR registers.

After synchronization (refer to Section 35.3.11: RTC synchronization): the software must wait until RSF is set before reading the RTC_SSR, RTC_TR and RTC_DR registers.

#### When the BYPSHAD control bit is set in the RTC_CR register (bypass shadow registers)

Reading the calendar registers gives the values from the calendar counters directly, thus eliminating the need to wait for the RSF bit to be set. This is especially useful after exiting from low-power modes (Stop or Standby), since the shadow registers are not updated during these modes.

When the BYPSHAD bit is set to 1, the results of the different registers might not be coherent with each other if an RTCCCLK edge occurs between two read accesses to the registers. Additionally, the value of one of the registers may be incorrect if an RTCCCLK edge occurs during the read operation. The software must read all the registers twice, and then compare the results to confirm that the data is coherent and correct. Alternatively, the software can just compare the two results of the least-significant calendar register.
Note: While BYPSHAD = 1, instructions which read the calendar registers require one extra APB cycle to complete.

35.3.10 Resetting the RTC

The calendar shadow registers (RTC_SSR, RTC_TR and RTC_DR) and some bits of the RTC status register (RTC_ICSR) are reset to their default values by all available system reset sources.

On the contrary, the following registers are reset to their default values by a Backup domain reset and are not affected by a system reset: the RTC current calendar registers, the RTC control register (RTC_CR), the prescaler register (RTC_PRER), the RTC calibration register (RTC_CALR), the RTC shift register (RTC_SHIFTR), the RTC timestamp registers (RTC_TSSSR, RTC_TSTR and RTC_TSDR), the wakeup timer register (RTC_WUTR), and the alarm A and alarm B registers (RTC_ALRMASSR/RTC_ALRMAR and RTC_ALRMBSSR/RTC_ALRMBR).

In addition, when clocked by LSE, the RTC keeps on running under system reset if the reset source is different from the Backup domain reset one (refer to RCC for details about RTC clock sources not affected by system reset). When a Backup domain reset occurs, the RTC is stopped and all the RTC registers are set to their reset values.

35.3.11 RTC synchronization

The RTC can be synchronized to a remote clock with a high degree of precision. After reading the sub-second field (RTC_SSR or RTC_TSSSR), a calculation can be made of the precise offset between the times being maintained by the remote clock and the RTC. The RTC can then be adjusted to eliminate this offset by “shifting” its clock by a fraction of a second using RTC_SHIFTR.

RTC_SSR contains the value of the synchronous prescaler counter. This allows one to calculate the exact time being maintained by the RTC down to a resolution of $1 / (PREDIV_S + 1)$ seconds. As a consequence, the resolution can be improved by increasing the synchronous prescaler value ($PREDIV_S[14:0]$). The maximum resolution allowed (30.52 µs with a 32768 Hz clock) is obtained with $PREDIV_S$ set to 0x7FFF.

However, increasing $PREDIV_S$ means that $PREDIV_A$ must be decreased in order to maintain the synchronous prescaler output at 1 Hz. In this way, the frequency of the asynchronous prescaler output increases, which may increase the RTC dynamic consumption.

The RTC can be finely adjusted using the RTC shift control register (RTC_SHIFTR). Writing to RTC_SHIFTR can shift (either delay or advance) the clock by up to a second with a resolution of $1 / (PREDIV_S + 1)$ seconds. The shift operation consists of adding the SUBFS[14:0] value to the synchronous prescaler counter SS[15:0]: this will delay the clock. If at the same time the ADD1S bit is set, this results in adding one second and at the same time subtracting a fraction of second, so this will advance the clock.

Caution: Before initiating a shift operation, the user must check that SS[15] = 0 in order to ensure that no overflow will occur.

As soon as a shift operation is initiated by a write to the RTC_SHIFTR register, the SHPF flag is set by hardware to indicate that a shift operation is pending. This bit is cleared by hardware as soon as the shift operation has completed.
Caution: This synchronization feature is not compatible with the reference clock detection feature: firmware must not write to RTC_SHIFTR when REFCKON = 1.

35.3.12 RTC reference clock detection

The update of the RTC calendar can be synchronized to a reference clock, RTC_REFIN, which is usually the mains frequency (50 or 60 Hz). The precision of the RTC_REFIN reference clock should be higher than the 32.768 kHz LSE clock. When the RTC_REFIN detection is enabled (REFCKON bit of RTC_CR set to 1), the calendar is still clocked by the LSE, and RTC_REFIN is used to compensate for the imprecision of the calendar update frequency (1 Hz).

Each 1 Hz clock edge is compared to the nearest RTC_REFIN clock edge (if one is found within a given time window). In most cases, the two clock edges are properly aligned. When the 1 Hz clock becomes misaligned due to the imprecision of the LSE clock, the RTC shifts the 1 Hz clock a bit so that future 1 Hz clock edges are aligned. Thanks to this mechanism, the calendar becomes as precise as the reference clock.

The RTC detects if the reference clock source is present by using the 256 Hz clock (ck_apre) generated from the 32.768 kHz quartz. The detection is performed during a time window around each of the calendar updates (every 1 s). The window equals 7 ck_apre periods when detecting the first reference clock edge. A smaller window of 3 ck_apre periods is used for subsequent calendar updates.

Each time the reference clock is detected in the window, the asynchronous prescaler which outputs the ck_spre clock is forced to reload. This has no effect when the reference clock and the 1 Hz clock are aligned because the prescaler is being reloaded at the same moment. When the clocks are not aligned, the reload shifts future 1 Hz clock edges a little for them to be aligned with the reference clock.

If the reference clock halts (no reference clock edge occurred during the 3 ck_apre window), the calendar is updated continuously based solely on the LSE clock. The RTC then waits for the reference clock using a large 7 ck_apre period detection window centered on the ck_spre edge.

When the RTC_REFIN detection is enabled, PREDIV_A and PREDIV_S must be set to their default values:
- PREDIV_A = 0x007F
- PREDIV_S = 0x00FF

Note: RTC_REFIN clock detection is not available in Standby mode.

35.3.13 RTC smooth digital calibration

The RTC frequency can be digitally calibrated with a resolution of about 0.954 ppm with a range from -487.1 ppm to +488.5 ppm. The correction of the frequency is performed using series of small adjustments (adding and/or subtracting individual RTCCLK pulses). These adjustments are fairly well distributed so that the RTC is well calibrated even when observed over short durations of time.

The smooth digital calibration is performed during a cycle of about \(2^{20}\) RTCCLK pulses, or 32 seconds when the input frequency is 32768 Hz. This cycle is maintained by a 20-bit counter, cal_cnt[19:0], clocked by RTCCLK.
The smooth calibration register (RTC_CALR) specifies the number of RTCCLK clock cycles to be masked during the calibration cycle:

- Setting the bit CALM[0] to 1 causes exactly one pulse to be masked during the calibration cycle.
- Setting CALM[1] to 1 causes two additional cycles to be masked.
- Setting CALM[2] to 1 causes four additional cycles to be masked.
- and so on up to CALM[8] set to 1 which causes 256 clocks to be masked.

Note: CALM[8:0] (RTC_CALR) specifies the number of RTCCLK pulses to be masked during the calibration cycle. Setting the bit CALM[0] to 1 causes exactly one pulse to be masked during the calibration cycle at the moment when cal_cnt[19:0] is 0x80000; CALM[1] = 1 causes two other cycles to be masked (when cal_cnt is 0x40000 and 0xC0000); CALM[2] = 1 causes four other cycles to be masked (cal_cnt = 0x20000/0x60000/0xA0000/0xE0000); and so on up to CALM[8] = 1 which causes 256 clocks to be masked (cal_cnt = 0xXX800).

While CALM allows the RTC frequency to be reduced by up to 487.1 ppm with fine resolution, the bit CALP can be used to increase the frequency by 488.5 ppm. Setting CALP to 1 effectively inserts an extra RTCCLK pulse every 211 RTCCLK cycles, which means that 512 clocks are added during every calibration cycle.

Using CALM together with CALP, an offset ranging from -511 to +512 RTCCLK cycles can be added during the calibration cycle, which translates to a calibration range of -487.1 ppm to +488.5 ppm with a resolution of about 0.954 ppm.

The formula to calculate the effective calibrated frequency (FCAL) given the input frequency (FRTCCLK) is as follows:

\[ FCAL = F_{RTCCLK} \times \left[ 1 + \frac{(CALP \times 512 - CALM)}{(2^{20} + CALM - CALP \times 512)} \right] \]

**Calibration when PREDIV_A < 3**

The CALP bit can not be set to 1 when the asynchronous prescaler value (PREDIV_A bits in RTC_PRER register) is less than 3. If CALP was already set to 1 and PREDIV_A bits are set to a value less than 3, CALP is ignored and the calibration operates as if CALP was equal to 0.

To perform a calibration with PREDIV_A less than 3, the synchronous prescaler value (PREDIV_S) should be reduced so that each second is accelerated by 8 RTCCLK clock cycles, which is equivalent to adding 256 clock cycles every calibration cycle. As a result, between 255 and 256 clock pulses (corresponding to a calibration range from 243.3 to 244.1 ppm) can effectively be added during each calibration cycle using only the CALM bits.

With a nominal RTCCLK frequency of 32768 Hz, when PREDIV_A equals 1 (division factor of 2), PREDIV_S should be set to 16379 rather than 16383 (4 less). The only other interesting case is when PREDIV_A equals 0, PREDIV_S should be set to 32759 rather than 32767 (8 less).

If PREDIV_S is reduced in this way, the formula given the effective frequency of the calibrated input clock is as follows:

\[ FCAL = F_{RTCCLK} \times \left[ 1 + \frac{(256 - CALM)}{(2^{20} + CALM - 256)} \right] \]

In this case, CALM[7:0] equals 0x100 (the midpoint of the CALM range) is the correct setting if RTCCLK is exactly 32768.00 Hz.
Verifying the RTC calibration

RTC precision is ensured by measuring the precise frequency of RTCCLK and calculating the correct CALM value and CALP values. An optional 1 Hz output is provided to allow applications to measure and verify the RTC precision.

Measuring the precise frequency of the RTC over a limited interval can result in a measurement error of up to 2 RTCCLK clock cycles over the measurement period, depending on how the digital calibration cycle is aligned with the measurement period.

However, this measurement error can be eliminated if the measurement period is the same length as the calibration cycle period. In this case, the only error observed is the error due to the resolution of the digital calibration.

- By default, the calibration cycle period is 32 seconds.

Using this mode and measuring the accuracy of the 1 Hz output over exactly 32 seconds guarantees that the measure is within 0.477 ppm (0.5 RTCCLK cycles over 32 seconds, due to the limitation of the calibration resolution).

- CALW16 bit of the RTC_CALR register can be set to 1 to force a 16-second calibration cycle period.

In this case, the RTC precision can be measured during 16 seconds with a maximum error of 0.954 ppm (0.5 RTCCLK cycles over 16 seconds). However, since the calibration resolution is reduced, the long term RTC precision is also reduced to 0.954 ppm: CALM[0] bit is stuck at 0 when CALW16 is set to 1.

- CALW8 bit of the RTC_CALR register can be set to 1 to force an 8-second calibration cycle period.

In this case, the RTC precision can be measured during 8 seconds with a maximum error of 1.907 ppm (0.5 RTCCLK cycles over 8 s). The long term RTC precision is also reduced to 1.907 ppm: CALM[1:0] bits are stuck at 00 when CALW8 is set to 1.

Re-calibration on-the-fly

The calibration register (RTC_CALR) can be updated on-the-fly while RTC_ICSR/INITF = 0, by using the follow process:

1. Poll the RTC_ICSR/RECALPF (re-calibration pending flag).
2. If it is set to 0, write a new value to RTC_CALR, if necessary. RECALPF is then automatically set to 1
3. Within three ck_apre cycles after the write operation to RTC_CALR, the new calibration settings take effect.

35.3.14 Timestamp function

Timestamp is enabled by setting the TSE or ITSE bits of RTC_CR register to 1.

When TSE is set:

The calendar is saved in the timestamp registers (RTC_TSSSR, RTC_TSTR, RTC_TSDR) when a timestamp event is detected on the RTC_TS pin.

When TAMPTS is set:

The calendar is saved in the timestamp registers (RTC_TSSSR, RTC_TSTR, RTC_TSDR) when a tamper event is detected on the TAM_DP pin.x

When ITSE is set:
The calendar is saved in the timestamp registers (RTC_TSSSR, RTC_TSTR, RTC_TSDR) when an internal timestamp event is detected. The internal timestamp event is generated by the switch to the VBAT supply.

When a timestamp event occurs, due to internal or external event, the timestamp flag bit (TSF) in RTC_SR register is set. In case the event is internal, the ITSF flag is also set in RTC_SR register.

By setting the TSIE bit in the RTC_CR register, an interrupt is generated when a timestamp event occurs.

If a new timestamp event is detected while the timestamp flag (TSF) is already set, the timestamp overflow flag (TSOVF) flag is set and the timestamp registers (RTC_TSTR and RTC_TSDR) maintain the results of the previous event.

**Note:** TSF is set 2 ck_apre cycles after the timestamp event occurs due to synchronization process.

There is no delay in the setting of TSOVF. This means that if two timestamp events are close together, TSOVF can be seen as '1' while TSF is still '0'. As a consequence, it is recommended to poll TSOVF only after TSF has been set.

**Caution:** If a timestamp event occurs immediately after the TSF bit is supposed to be cleared, then both TSF and TSOVF bits are set. To avoid masking a timestamp event occurring at the same moment, the application must not write 0 into TSF bit unless it has already read it to 1.

Optionally, a tamper event can cause a timestamp to be recorded. See the description of the TAMPTS control bit in the RTC control register (RTC_CR).

### 35.3.15 Calibration clock output

When the COE bit is set to 1 in the RTC_CR register, a reference clock is provided on the CALIB device output.

If the COSEL bit in the RTC_CR register is reset and PREDIV_A = 0x7F, the CALIB frequency is fRTCCLK/64. This corresponds to a calibration output at 512 Hz for an RTCCLK frequency at 32.768 kHz. The CALIB duty cycle is irregular: there is a light jitter on falling edges. It is therefore recommended to use rising edges.

When COSEL is set and “PREDIV_S+1” is a non-zero multiple of 256 (i.e: PREDIV_S[7:0] = 0xFF), the CALIB frequency is fRTCCLK/(256 * (PREDIV_A+1)). This corresponds to a calibration output at 1 Hz for prescaler default values (PREDIV_A = Ox7F, PREDIV_S = 0xFF), with an RTCCLK frequency at 32.768 kHz.

**Note:** When the CALIB output is selected, the RTC_OUT1 pin is automatically configured but the RTC_OUT2 pin must be set as alternate function.

When COSEL is cleared, the CALIB output is the output of the 6th stage of the asynchronous prescaler.

When COSEL is set, the CALIB output is the output of the 8th stage of the synchronous prescaler.

### 35.3.16 Tamper and alarm output

The OSEL[1:0] control bits in the RTC_CR register are used to activate the alarm output TAMPALRM, and to select the function which is output. These functions reflect the contents of the corresponding flags in the RTC_SR register.
When the TAMPOE control bit is set in the RTC_CR, all external and internal tamper flags are ORed and routed to the TAMPALRM output. If OSEL = 00 the TAMPALRM output reflects only the tampers flags. If OSEL ≠ 00, the signal on TAMPALRM provides both tamper flags and alarm A, B, or wakeup flag.

The polarity of the TAMPALRM output is determined by the POL control bit in RTC_CR so that the opposite of the selected flags bit is output when POL is set to 1.

**TAMPALRM output**

The TAMPALRM pin can be configured in output open drain or output push-pull using the control bit TAMPALRM_TYPE in the RTC_CR register. It is possible to apply the internal pull-up in output mode thanks to TAMPALRM_PU in the RTC_CR.

*Note:* Once the TAMPALRM output is enabled, it has priority over CALIB on RTC_OUT1.

When TAMPALRM output is selected, the RTC_OUT1 pin is automatically configured but the RTC_OUT2 pin must be set as alternate function. In case the TAMPALRM is configured open-drain in the RTC, the RTC_OUT1 GPIO must be configured as input.

### 35.4 RTC low-power modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect RTC interrupts cause the device to exit the Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>The RTC remains active when the RTC clock source is LSE or LSI. RTC interrupts cause the device to exit the Stop mode.</td>
</tr>
<tr>
<td>Standby</td>
<td>The RTC remains active when the RTC clock source is LSE or LSI. RTC interrupts cause the device to exit the Standby mode.</td>
</tr>
<tr>
<td>Shutdown</td>
<td>The RTC remains active when the RTC clock source is LSE. RTC interrupts cause the device to exit the Shutdown mode.</td>
</tr>
</tbody>
</table>

The table below summarizes the RTC pins and functions capability in all modes.

<table>
<thead>
<tr>
<th>Functions</th>
<th>Functional in all low-power modes except Standby and Shutdown modes</th>
<th>Functional in Standby and Shutdown mode</th>
<th>Functional in VBAT mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTC_TS</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>RTC_REFIN</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>RTC_OUT1</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>RTC_OUT2</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>
35.5 RTC interrupts

The interrupt channel is set in the masked interrupt status register. The interrupt output is also activated.

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag(1)</th>
<th>Enable control bit(2)</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop and Standby mode</th>
<th>Exit from Shutdown mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTC</td>
<td>Alarm A</td>
<td>ALRAF</td>
<td>ALRAIE</td>
<td>write 1 in CALRAF</td>
<td>Yes</td>
<td>Yes(3)</td>
<td>Yes(4)</td>
</tr>
<tr>
<td></td>
<td>Alarm B</td>
<td>ALRBF</td>
<td>ALRBIIE</td>
<td>write 1 in CALRBF</td>
<td>Yes</td>
<td>Yes(3)</td>
<td>Yes(4)</td>
</tr>
<tr>
<td></td>
<td>Timestamp</td>
<td>TSF</td>
<td>TSIE</td>
<td>write 1 in CTSF</td>
<td>Yes</td>
<td>Yes(3)</td>
<td>Yes(4)</td>
</tr>
<tr>
<td></td>
<td>Wakeup timer</td>
<td>WUTF</td>
<td>WUTIE</td>
<td>write 1 in CWUTF</td>
<td>Yes</td>
<td>Yes(3)</td>
<td>Yes(4)</td>
</tr>
</tbody>
</table>

1. The event flags are in the RTC_SR register.
2. The interrupt masked flags (resulting from event flags AND enable control bits) are in the RTC_MISR register.
3. Wakeup from Stop and Standby modes is possible only when the RTC clock source is LSE or LSI.
4. Wakeup from Shutdown modes is possible only when the RTC clock source is LSE.

35.6 RTC registers

Refer to Section 1.2 on page 73 of the reference manual for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by words (32-bit).

35.6.1 RTC time register (RTC_TR)

The RTC_TR is the calendar time shadow register. This register must be written in initialization mode only. Refer to Calendar initialization and configuration on page 1562 and Reading the calendar on page 1564.

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x00

Backup domain reset value: 0x0000 0000

System reset value: 0x0000 0000 (when BYPSHAD = 0, not affected when BYPSHAD = 1)

```
| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 |
|-------------------------------|-----------------|-------------------|-----------------------|
| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 |
| rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw |
| 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw |
```
35.6.2 RTC date register (RTC_DR)

The RTC_DR is the calendar date shadow register. This register must be written in initialization mode only. Refer to Calendar initialization and configuration on page 1562 and Reading the calendar on page 1564.

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x04
Backup domain reset value: 0x0000 2101
System reset value: 0x0000 2101 (when BYPSHAD = 0, not affected when BYPSHAD = 1)

| Bit 31:23 | Reserved, must be kept at reset value. |
| Bit 22   | **PM**: AM/PM notation                   |
|          | 0: AM or 24-hour format                   |
|          | 1: PM                                    |
| Bit 21:20| **HT[1:0]**: Hour tens in BCD format     |
| Bit 19:16| **HU[3:0]**: Hour units in BCD format    |
| Bit 15   | Reserved, must be kept at reset value.   |
| Bit 14:12| **MNT[2:0]**: Minute tens in BCD format  |
| Bit 11:8 | **MNU[3:0]**: Minute units in BCD format |
| Bit 7    | Reserved, must be kept at reset value.   |
| Bit 6:4  | **ST[2:0]**: Second tens in BCD format   |
| Bit 3:0  | **SU[3:0]**: Second units in BCD format  |

---

| Bit 31:24 | Reserved, must be kept at reset value. |
| Bit 23:20 | **YT[3:0]**: Year tens in BCD format   |
| Bit 19:16 | **YU[3:0]**: Year units in BCD format  |
| Bit 15:13 | **WDU[2:0]**: Week day units           |
|           | 000: forbidden                         |
|           | 001: Monday                            |
|           | ...                                    |
|           | 111: Sunday                            |
| Bit 12    | **MT**: Month tens in BCD format       |
| Bit 11:8  | **MU[3:0]**: Month units in BCD format |
Note: The calendar is frozen when reaching the maximum value, and can’t roll over.

35.6.3 RTC sub second register (RTC_SSR)

Address offset: 0x08
Backup domain reset value: 0x0000 0000
System reset value: 0x0000 0000 (when BYPSHAD = 0, not affected when BYPSHAD = 1)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SS[15:0]

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 SS[15:0]: Sub second value

SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below:

Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1)

Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR.

35.6.4 RTC initialization control and status register (RTC_ICSR)

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x0C
Backup domain reset value: 0x0000 0007
System reset value: 0bxxxx xxxx xxxx xxxx xxxx xxxx 000x xxxx (not affected, except INIT, INITF, and RSF bits which are cleared to 0)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, read only

Bits 19:18 INIT INITF RSF INITS SHPF WUTW ALRB ALRAW

<table>
<thead>
<tr>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 17:16 Reserved, read only
Bits 31:17  Reserved, must be kept at reset value.

Bit 16 **RECALPF**: Recalibration pending Flag
The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to Re-calibration on-the-fly.

Bits 15:8  Reserved, must be kept at reset value.

Bit 7 **INIT**: Initialization mode
- 0: Free running mode
- 1: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.

Bit 6 **INITF**: Initialization flag
When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.
- 0: Calendar registers update is not allowed
- 1: Calendar registers update is allowed

Bit 5 **RSF**: Registers synchronization flag
This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSR, RTC_TR and RTC_DR). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF = 1), or when in bypass shadow register mode (BYPSHAD = 1). This bit can also be cleared by software.
 It is cleared either by software or by hardware in initialization mode.
- 0: Calendar shadow registers not yet synchronized
- 1: Calendar shadow registers synchronized

Bit 4 **INITS**: Initialization status flag
This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state).
- 0: Calendar has not been initialized
- 1: Calendar has been initialized

Bit 3 **SHPF**: Shift operation pending
This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.
- 0: No shift operation is pending
- 1: A shift operation is pending
35.6.5 RTC prescaler register (RTC_PRER)

This register must be written in initialization mode only. The initialization must be performed in two separate write accesses. Refer to Calendar initialization and configuration on page 1562.

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x10
Backup domain reset value: 0x007F 00FF
System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>PREDIV_A[6:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:16 PREDIV_A[6:0]: Asynchronous prescaler factor
This is the asynchronous division factor:
\[
\text{ck_apre frequency} = \frac{\text{RTCCLK frequency}}{(\text{PREDIV}_A+1)}
\]

Bit 15 Reserved, must be kept at reset value.

Bits 14:0 PREDIV_S[14:0]: Synchronous prescaler factor
This is the synchronous division factor:
\[
\text{ck_spres frequency} = \frac{\text{ck_apre frequency}}{(\text{PREDIV}_S+1)}
\]
35.6.6 RTC wakeup timer register (RTC_WUTR)

This register can be written only when WUTWF is set to 1 in RTC_ICSR. This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x14
Backup domain reset value: 0x0000 FFFF
System reset: not affected

| Bit 31:16 | Reserved, must be kept at reset value. |
| Bits 15:0 | WUT[15:0]: Wakeup auto-reload value bits |

- When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register.
- When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer.
- The first assertion of WUTF occurs between WUT and (WUT + 1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] = 011 (RTCCLK/2) is forbidden.

35.6.7 RTC control register (RTC_CR)

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x18
Backup domain reset value: 0x0000 0000
System reset: not affected

| Bit 31:16 | Reserved, must be kept at reset value. |
| Bits 15:0 | WUCKSEL[2:0]: Select the period of the wakeup timer. |

- The first assertion of WUTF occurs between WUT and (WUT + 1) ck_wut cycles after WUTE is set.
- Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] = 011 (RTCCLK/2) is forbidden.
Bit 31  **OUT2EN**: RTC_OUT2 output enable  
Setting this bit allows to remap the RTC outputs on RTC_OUT2 as follows:  
**OUT2EN = 0**: RTC output 2 disable  
If OSEL ≠ 00 or TAMPOE = 1: TAMPALRM is output on RTC_OUT1  
If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on RTC_OUT1  
**OUT2EN = 1**: RTC output 2 enable  
If (OSEL ≠ 00 or TAMPOE = 1) and COE = 0: TAMPALRM is output on RTC_OUT2  
If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on RTC_OUT2  
If (OSEL≠ 00 or TAMPOE = 1) and COE = 1: CALIB is output on RTC_OUT2 and TAMPALRM is output on RTC_OUT1.

Bit 30  **TAMPALRM_TYPE**: TAMPALRM output type  
0: TAMPALRM is push-pull output  
1: TAMPALRM is open-drain output

Bit 29  **TAMPALRM_PU**: TAMPALRM pull-up enable  
0: No pull-up is applied on TAMPALRM output  
1: A pull-up is applied on TAMPALRM output

Bits 28:27 Reserved, must be kept at reset value.

Bit 26  **TAMPOE**: Tamper detection output enable on TAMPALRM  
0: The tamper flag is not routed on TAMPALRM  
1: The tamper flag is routed on TAMPALRM, combined with the signal provided by OSEL and with the polarity provided by POL.

Bit 25  **TAMPTS**: Activate timestamp on tamper detection event  
0: Tamper detection event does not cause a RTC timestamp to be saved  
1: Save RTC timestamp on tamper detection event  
TAMPTS is valid even if TSE = 0 in the RTC_CR register. Timestamp flag is set after the tamper flags, therefore if TAMPTS and TSIE are set, it is recommended to disable the tamper interrupts in order to avoid servicing 2 interrupts.

Bit 24  **ITSE**: timestamp on internal event enable  
0: internal event timestamp disabled  
1: internal event timestamp enabled

Bit 23  **COE**: Calibration output enable  
This bit enables the CALIB output  
0: Calibration output disabled  
1: Calibration output enabled

Bits 22:21  **OSEL[1:0]**: Output selection  
These bits are used to select the flag to be routed to TAMPALRM output.  
00: Output disabled  
01: Alarm A output enabled  
10: Alarm B output enabled  
11: Wakeup output enabled

Bit 20  **POL**: Output polarity  
This bit is used to configure the polarity of TAMPALRM output.  
0: The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1).  
1: The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1).
Bit 19 **COSEL**: Calibration output selection
When COE = 1, this bit selects which signal is output on CALIB.
0: Calibration output is 512 Hz
1: Calibration output is 1 Hz
These frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A = 127 and PREDIV_S = 255). Refer to Section 35.3.15: Calibration clock output.

Bit 18 **BKP**: Backup
This bit can be written by the user to memorize whether the daylight saving time change has been performed or not.

Bit 17 **SUB1H**: Subtract 1 hour (winter time change)
When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0.
Setting this bit has no effect when current hour is 0.
0: No effect
1: Subtracts 1 hour to the current time. This can be used for winter time change.

Bit 16 **ADD1H**: Add 1 hour (summer time change)
When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.
0: No effect
1: Adds 1 hour to the current time. This can be used for summer time change.

Bit 15 **TSIE**: Timestamp interrupt enable
0: Timestamp interrupt disable
1: Timestamp interrupt enable

Bit 14 **WUTIE**: Wakeup timer interrupt enable
0: Wakeup timer interrupt disabled
1: Wakeup timer interrupt enabled

Note: When the wakeup timer is disabled, wait for WUTF = 1 before enabling it again.

Bit 13 **ALRBIE**: Alarm B interrupt enable
0: Alarm B interrupt disable
1: Alarm B interrupt enable

Bit 12 **ALRAIE**: Alarm A interrupt enable
0: Alarm A interrupt disabled
1: Alarm A interrupt enabled

Bit 11 **TSE**: Timestamp enable
0: timestamp disable
1: timestamp enable

Bit 10 **WUTE**: Wakeup timer enable
0: Wakeup timer disabled
1: Wakeup timer enabled

Bit 9 **ALRBE**: Alarm B enable
0: Alarm B disabled
1: Alarm B enabled

Bit 8 **ALRAE**: Alarm A enable
0: Alarm A disabled
1: Alarm A enabled

Bit 7 Reserved, must be kept at reset value.
Bit 6 **FMT**: Hour format
0: 24 hour/day format
1: AM/PM hour format

Bit 5 **BYPShad**: Bypass the shadow registers
0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles.
1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters.

*Note: If the frequency of the APB1 clock is less than seven times the frequency of RTCCLK, BYPShad must be set to 1.*

Bit 4 **REFCKON**: RTC_REFIN reference clock detection enable (50 or 60 Hz)
0: RTC_REFIN detection disabled
1: RTC_REFIN detection enabled

*Note: PREDIV_S must be 0x00FF.*

Bit 3 **TSEdge**: Timestamp event active edge
0: RTC_TS input rising edge generates a timestamp event
1: RTC_TS input falling edge generates a timestamp event

TSE must be reset when TSEedge is changed to avoid unwanted TSF setting.

Bits 2:0 **WUCKSel[2:0]**: ck_wut wakeup clock selection
000: RTC/16 clock is selected
001: RTC/8 clock is selected
010: RTC/4 clock is selected
011: RTC/2 clock is selected
10x: ck_spRE (usually 1 Hz) clock is selected
11x: ck_spRE (usually 1 Hz) clock is selected and 2^16 is added to the WUT counter value

*Note: Bits 6 and 4 of this register can be written in initialization mode only (RTC_ICSR/INITF = 1). WUT = wakeup unit counter value. WUT = (0x0000 to 0xFFFF) + 0x10000 added when WUCKSel[2:1 = 11].

Bits 2 to 0 of this register can be written only when RTC_CR WUTE bit = 0 and RTC_ICSR WUTWF bit = 1.

It is recommended not to change the hour during the calendar hour increment as it could mask the incrementation of the calendar hour.

ADD1H and SUB1H changes are effective in the next second.

### 35.6.8 RTC write protection register (RTC_WPR)

Address offset: 0x24

Reset value: 0x0000 0000
35.6.9 RTC calibration register (RTC_CALR)

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x28
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bit 15 CALP: Increase frequency of RTC by 488.5 ppm
0: No RTCCCLK pulses are added.
1: One RTCCCLK pulse is effectively inserted every $2^{11}$ pulses (frequency increased by 488.5 ppm).
This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. If the input frequency is 32768 Hz, the number of RTCCCLK pulses added during a 32-second window is calculated as follows: $(512 \times \text{CALP}) - \text{CALM}$.
Refer to Section 35.3.13: RTC smooth digital calibration.

Bit 14 CALW8: Use an 8-second calibration cycle period
When CALW8 is set to 1, the 8-second calibration cycle period is selected.

Note: CALM[1:0] are stuck at 00 when CALW8 = 1. Refer to Section 35.3.13: RTC smooth digital calibration.
Bit 13 CALW16: Use a 16-second calibration cycle period
When CALW16 is set to 1, the 16-second calibration cycle period is selected. This bit must not be set to 1 if CALW8 = 1.

Note: CALM[0] is stuck at 0 when CALW16 = 1. Refer to Section 35.3.13: RTC smooth digital calibration.

Bits 12:9 Reserved, must be kept at reset value.

Bits 8:0 CALM[8:0]: Calibration minus
The frequency of the calendar is reduced by masking CALM out of $2^{20}$ RTCCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm.

To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See Section 35.3.13: RTC smooth digital calibration on page 1566.

35.6.10 RTC shift control register (RTC_SHIFTR)
This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x2C
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>w</td>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15:0</th>
<th>SUBFS[14:0]</th>
<th>Sub. w w w w w w w w w w</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>w w w w w w w w w w</td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 ADD1S: Add one second
0: No effect
1: Add one second to the clock/calendar
This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR).
This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.

Bits 30:15 Reserved, must be kept at reset value.

Bits 14:0 SUBFS[14:0]: Subtract a fraction of a second
These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR).
The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by:

$$\text{Delay (seconds)} = \text{SUBFS} / (\text{PREDIV}_S + 1)$$

A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by:

$$\text{Advance (seconds)} = (1 - (\text{SUBFS} / (\text{PREDIV}_S + 1)))$$

Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF = 1 to be sure that the shadow registers have been updated with the shifted time.
### 35.6.11 RTC timestamp time register (RTC_TSTR)

The content of this register is valid only when TSF is set to 1 in RTC_SR. It is cleared when TSF bit is reset.

**Address offset:** 0x30

**Backup domain reset value:** 0x0000 0000

**System reset:** not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:23  Reserved, must be kept at reset value.

Bit 22  **PM**: AM/PM notation

0: AM or 24-hour format
1: PM

Bits 21:20  **HT[1:0]**: Hour tens in BCD format.

Bits 19:16  **HU[3:0]**: Hour units in BCD format.

Bit 15  Reserved, must be kept at reset value.

Bits 14:12  **MNT[2:0]**: Minute tens in BCD format.

Bits 11:8  **MNU[3:0]**: Minute units in BCD format.

Bit 7  Reserved, must be kept at reset value.

Bits 6:4  **ST[2:0]**: Second tens in BCD format.

Bits 3:0  **SU[3:0]**: Second units in BCD format.

### 35.6.12 RTC timestamp date register (RTC_TSDR)

The content of this register is valid only when TSF is set to 1 in RTC_SR. It is cleared when TSF bit is reset.

**Address offset:** 0x34

**Backup domain reset value:** 0x0000 0000

**System reset:** not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>
35.6.13  RTC timestamp sub second register (RTC_TSSSR)

The content of this register is valid only when TSF is set to 1 in RTC_SR. It is cleared when the TSF bit is reset.

Address offset: 0x38

Backup domain reset value: 0x0000 0000

System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>f</td>
<td>r</td>
<td>f</td>
<td>r</td>
<td>f</td>
<td>r</td>
<td>f</td>
<td>r</td>
<td>f</td>
<td>r</td>
<td>f</td>
<td>r</td>
<td>f</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  SS[15:0]: Sub second value

SS[15:0] is the value of the synchronous prescaler counter when the timestamp event occurred.
35.6.14 RTC alarm A register (RTC_ALRMAR)

This register can be written only when ALRAWF is set to 1 in RTC_ICSR, or in initialization mode.

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x40
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29 to 28</th>
<th>Bit 27 to 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21 to 20</th>
<th>Bit 19 to 16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31 **MSK4**: Alarm A date mask
0: Alarm A set if the date/day match
1: Date/day don’t care in alarm A comparison

Bit 30 **WDSEL**: Week day selection
0: DU[3:0] represents the date units
1: DU[3:0] represents the week day. DT[1:0] is don’t care.

Bits 29:28 **DT[1:0]**: Date tens in BCD format

Bits 27:24 **DU[3:0]**: Date units or day in BCD format

Bit 23 **MSK3**: Alarm A hours mask
0: Alarm A set if the hours match
1: Hours don’t care in alarm A comparison

Bit 22 **PM**: AM/PM notation
0: AM or 24-hour format
1: PM

Bits 21:20 **HT[1:0]**: Hour tens in BCD format

Bits 19:16 **HU[3:0]**: Hour units in BCD format

Bit 15 **MSK2**: Alarm A minutes mask
0: Alarm A set if the minutes match
1: Minutes don’t care in alarm A comparison

Bits 14:12 **MNT[2:0]**: Minute tens in BCD format

Bits 11:8 **MNU[3:0]**: Minute units in BCD format

Bit 7 **MSK1**: Alarm A seconds mask
0: Alarm A set if the seconds match
1: Seconds don’t care in alarm A comparison

Bits 6:4 **ST[2:0]**: Second tens in BCD format.

Bits 3:0 **SU[3:0]**: Second units in BCD format.
35.6.15 RTC alarm A sub second register (RTC_ALRMASSR)

This register can be written only when ALRAWF is set to 1 in RTC_ICSR, or in initialization mode.

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x44
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>30</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>29</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>28</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>27</td>
<td>Mask the most-significant bits starting at this bit</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>26</td>
<td>0: No comparison on sub seconds for alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>25</td>
<td>1: SS[14:1] are don't care in alarm A comparison. Only SS[0] is compared.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>24</td>
<td>2: SS[14:2] are don't care in alarm A comparison. Only SS[1:0] are compared.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>23</td>
<td>3: SS[14:3] are don't care in alarm A comparison. Only SS[2:0] are compared.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>22</td>
<td>...</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>21</td>
<td>12: SS[14:12] are don't care in alarm A comparison. SS[11:0] are compared.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>20</td>
<td>13: SS[14:13] are don't care in alarm A comparison. SS[12:0] are compared.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>19</td>
<td>14: SS[14] is don't care in alarm A comparison. SS[13:0] are compared.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>18</td>
<td>15: All 15 SS bits are compared and must match to activate alarm.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>17</td>
<td>The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>16</td>
<td>Note: The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>Reserved, must be kept at reset value.</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>14</td>
<td>Sub seconds value</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>13</td>
<td>This value is compared with the contents of the synchronous prescaler counter to determine if alarm A is to be activated. Only bits 0 up MASKSS-1 are compared.</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:24 MASKSS[3:0]: Mask the most-significant bits starting at this bit
0: No comparison on sub seconds for alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).
1: SS[14:1] are don’t care in alarm A comparison. Only SS[0] is compared.
2: SS[14:2] are don’t care in alarm A comparison. Only SS[1:0] are compared.
... 12: SS[14:12] are don’t care in alarm A comparison. SS[11:0] are compared.
15: All 15 SS bits are compared and must match to activate alarm.
The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.

Note: The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.

Bits 23:15 Reserved, must be kept at reset value.

Bits 14:0 SS[14:0]: Sub seconds value
This value is compared with the contents of the synchronous prescaler counter to determine if alarm A is to be activated. Only bits 0 up MASKSS-1 are compared.
35.6.16 RTC alarm B register (RTC_ALRMBR)

This register can be written only when ALRBWF is set to 1 in RTC_ICSR, or in initialization mode.

This register is write protected. The write access procedure is described in RTC register write protection on page 1562.

Address offset: 0x48
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>MSK4: Alarm B date mask</td>
<td>0: Alarm B set if the date and day match</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Date and day don’t care in alarm B comparison</td>
</tr>
<tr>
<td>30</td>
<td>WDSEL: Week day selection</td>
<td>0: DU[3:0] represents the date units</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: DU[3:0] represents the week day. DT[1:0] is don’t care.</td>
</tr>
<tr>
<td>29:28</td>
<td>DT[1:0]: Date tens in BCD format</td>
<td></td>
</tr>
<tr>
<td>27:24</td>
<td>DU[3:0]: Date units or day in BCD format</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>MSK3: Alarm B hours mask</td>
<td>0: Alarm B set if the hours match</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Hours don’t care in alarm B comparison</td>
</tr>
<tr>
<td>22</td>
<td>PM: AM/PM notation</td>
<td>0: AM or 24-hour format</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: PM</td>
</tr>
<tr>
<td>21:20</td>
<td>HT[1:0]: Hour tens in BCD format</td>
<td></td>
</tr>
<tr>
<td>19:16</td>
<td>HU[3:0]: Hour units in BCD format</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>MSK2: Alarm B minutes mask</td>
<td>0: Alarm B set if the minutes match</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Minutes don’t care in alarm B comparison</td>
</tr>
<tr>
<td>14:12</td>
<td>MNT[2:0]: Minute tens in BCD format</td>
<td></td>
</tr>
<tr>
<td>11:8</td>
<td>MNU[3:0]: Minute units in BCD format</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>MSK1: Alarm B seconds mask</td>
<td>0: Alarm B set if the seconds match</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Seconds don’t care in alarm B comparison</td>
</tr>
<tr>
<td>6:4</td>
<td>ST[2:0]: Second tens in BCD format</td>
<td></td>
</tr>
<tr>
<td>3:0</td>
<td>SU[3:0]: Second units in BCD format</td>
<td></td>
</tr>
</tbody>
</table>
35.6.17  RTC alarm B sub second register (RTC_ALRMBSSR)

This register can be written only when ALRBE is reset in RTC_CR register, or in initialization mode.

This register is write protected. The write access procedure is described in Section : RTC register write protection.

Address offset: 0x4C
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:28  Reserved, must be kept at reset value.

Bits 27:24  MASKSS[3:0]: Mask the most-significant bits starting at this bit
0x0: No comparison on sub seconds for alarm B. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).
0x1: SS[14:1] are don’t care in alarm B comparison. Only SS[0] is compared.
0x2: SS[14:2] are don’t care in alarm B comparison. Only SS[1:0] are compared.
0x3: SS[14:3] are don’t care in alarm B comparison. Only SS[2:0] are compared.
... 0xC: SS[14:12] are don’t care in alarm B comparison. SS[11:0] are compared.
0xD: SS[14:13] are don’t care in alarm B comparison. SS[12:0] are compared.
0xE: SS[14] is don’t care in alarm B comparison. SS[13:0] are compared.
0xF: All 15 SS bits are compared and must match to activate alarm.
The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.

Bits 23:15  Reserved, must be kept at reset value.

Bits 14:0  SS[14:0]: Sub seconds value
This value is compared with the contents of the synchronous prescaler counter to determine if alarm B is to be activated. Only bits 0 up to MASKSS-1 are compared.

35.6.18  RTC status register (RTC_SR)

Address offset: 0x50
Backup domain reset value: 0x0000 0000
System reset: not affected
Note: The bits of this register are cleared few APB clock cycles after setting their corresponding clear bit in the RTC_SCR register. After clearing the flag, read it until it is read at 0 before leaving the interrupt routine.

35.6.19 RTC masked interrupt status register (RTC_MISR)

Address offset: 0x54
Backup domain reset value: 0x0000 0000
System reset: not affected
Bits 31:6 Reserved, must be kept at reset value.

Bit 5 **ITSMF**: Internal timestamp masked flag
This flag is set by hardware when a timestamp on the internal event occurs and
timestamp interrupt is raised.

Bit 4 **TSOVMF**: Timestamp overflow masked flag
This flag is set by hardware when a timestamp interrupt occurs while TSMF is already set.
It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise,
an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit
is cleared.

Bit 3 **TSMF**: Timestamp masked flag
This flag is set by hardware when a timestamp interrupt occurs.
If ITSF flag is set, TSF must be cleared together with ITSF.

Bit 2 **WUTMF**: Wakeup timer masked flag
This flag is set by hardware when the wakeup timer interrupt occurs.
This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1
again.

Bit 1 **ALRBMF**: Alarm B masked flag
This flag is set by hardware when the alarm B interrupt occurs.

Bit 0 **ALRAMF**: Alarm A masked flag
This flag is set by hardware when the alarm A interrupt occurs.

**Note:** The bits of this register are cleared few APB clock cycles after setting their corresponding
clear bit in the RTC_SCR register. After clearing the flag, read it until it is read at 0 before
leaving the interrupt routine.

### 35.6.20 RTC status clear register (RTC_SCR)

Address offset: 0x5C

Backup domain reset value: 0x0000 0000

System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>CTS</td>
<td>F</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>CWUT</td>
<td>F</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>CALRB</td>
<td>F</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>CALRA</td>
<td>W</td>
</tr>
</tbody>
</table>

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 **CITSF**: Clear internal timestamp flag
Writing 1 in this bit clears the ITSF bit in the RTC_SR register.

Bit 4 **CTSOVF**: Clear timestamp overflow flag
Writing 1 in this bit clears the TSOVF bit in the RTC_SR register.
It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise,
an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit
is cleared.
Bit 3  **CTSF**: Clear timestamp flag
       Writing 1 in this bit clears the TSOVF bit in the RTC_SR register.
       If ITSF flag is set, TSF must be cleared together with ITSF by setting CRSF and CITSF.

Bit 2  **CWUTF**: Clear wakeup timer flag
       Writing 1 in this bit clears the WUTF bit in the RTC_SR register.

Bit 1  **CALRBF**: Clear alarm B flag
       Writing 1 in this bit clears the ALRBF bit in the RTC_SR register.

Bit 0  **CALRAF**: Clear alarm A flag
       Writing 1 in this bit clears the ALRAF bit in the RTC_SR register.
0x38

RTC_TSSSR

Reset value

RM0440 Rev 8

Reset value
ALRAE

0

Res.
Res.

0

0

0

0

0

0

0

0

0

0
0
0

0

0

WDU[1:0]

0

0

0

1
1
1
1

0

0

0

0
0

0

0

0

PREDIV_A[6:0]

0

1

0

0

0

0

0
0
0

0
PREDIV_S[14:0]

0
0

0

0

0

1
1
1

Reset value

0

0
0

MNU[3:0]

0

MU[3:0]

0

1

WUT[15:0]
1

ALRAWF

0
ALRBWF

0
SHPF

0
WUT WF

0

0
0
0
0
0
1
1
1

1
1
1
1
1
1

1
1
1
1
1
1

TSEDGE

0
RSF

0
INITS

0

BYPSHAD

0

REFCKON

0
Res.

0

INIT

0
Res.

0

INITF

0
Res.

0

MT

0

0

0

0

0

0

Res.

Res.

MU[3:0]

FMT

0
Res.

1

0

Res.

0

0

PM

Res.

Res.

Res.

MNU[3:0]

Res.

WUTE
ALRBE

0

Res.

0
Res.

Res.

0

0

Res.

TSE

0

Res.

0
Res.

Res.

WDU[2:0]

0

Res.

ALRAIE

0

Res.

Res.

0

Res.

ALRBIE

0

Res.

Res.

0

Res.

Reset value
0

Res.

Reset value

CALW16

Reset value

Res.

0

MNT[2:0]

WUTIE

0

Res.

0

Res.

RECALPF

0

CALW8

TSIE

0

Res.

1

Res.

Res.

0

CALP

1

Res.

Res.

0

Res.

YU[3:0]

Res.

ADD1H

0

Res.

1

Res.

Res.

Res.

0

Res.

0
MNT[2:0]

Res.

HU[3:0]

Res.

Res.

SUB1H

0

Res.

1

Res.

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

HU[3:0]

MT

0
Res.

Res.
0

Res.

1

Res.

Reset value

Res.

Res.

0

Res.

Res.

0

Res.

Res.

0

Res.

0

Res.

BKP

0

Res.

1

Res.

Res.

Res.

Res.

Res.

0

Res.

0
Res.

0

Res.

1

Res.

Res.

Res.

Res.

Res.

Res.

YT[3:0]

Res.

POL
COSEL

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0

Res.

Res.

Res.

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

HT
[1:0]

Res.

0
Res.

Res.

COE

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0

Res.

HT[1:0]

Res.

ITSE

0

Res.

Res.

Res.

Res.

Res.

Res.

Res.

0

Res.

0

Res.

Res.

Res.

TAMPTS

0
O
SEL
[1:0]

Res.

0

Res.

Res.

Res.

Res.

Res.

TAMPOE

Res.
0

Res.

Res.

Res.

Res.

Res.

Res.

0

Res.

Reset value

PM

Res.

Res.

Res.

Res.

Res.

Res.

TAMPALRM_PU

Res.

Res.

Reset value

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Reset value

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Res.

Reset value

Res.

Res.

RTC_TSDR

Res.

RTC_TSTR

Res.

0

Res.

Reset value
Res.

RTC_WPR

Res.

0

Res.

RTC_SHIFTR

Res.

0

Res.

OUT2EN
TAMPALRM_TYPE

0

Res.

0x34
RTC_ CALR

Res.

0x30
Reset value

Res.

0x2C
RTC_WUTR

Res.

0x28
RTC_CR

Res.

0x24
RTC_PRER

Res.

0x18
RTC_ICSR

Res.

0x14
RTC_SSR

Res.

0x10

ADD1S

0x0C
RTC_DR

Res.

0x08

Res.

0x04
RTC_TR

Res.

0x00

31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0

Register

Res.

Offset

Res.

35.6.21

Res.

RM0440
Real-time clock (RTC)

RTC register map
Table 338. RTC register map and reset values

ST[2:0]

0

0

0

0

0

0

1

0
0
0
0

1

1

0
0

0

0

0

0

0

SU[3:0]

0

DT
[1:0]

0

ST[2:0]

DT
[1:0]

0

0

0

0

0

0

DU[3:0]

0
0
0
0
0
1

SS[15:0]

WUCK
SEL[2:0]

KEY[7:0]

0
0
0

0
0
0

CALM[8:0]

SUBFS[14:0]
0
0
0
0
0
0

0
0
0
0
0
0

SU[3:0]

0

DU[3:0]

SS[15:0]

0

0

0

0

0

0

0

0

0

0

0

0

1591/2138

1607


Table 338. RTC register map and reset values (continued)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0x40</td>
<td>RTC_ALRMAR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td>0x44</td>
<td>RTC_ALRMASSR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td>0x48</td>
<td>RTC_ALRMBR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td>0x4C</td>
<td>RTC_ALRMBSSR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td>0x50</td>
<td>RTC_SR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td>0x54</td>
<td>RTC_MISR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td>0x5C</td>
<td>RTC_SCR</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00000000</td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
36 Tamper and backup registers (TAMP)

36.1 Introduction

32 (category 3 and category 4 devices) or 16 (category 2 devices) 32-bit backup registers are retained in all low-power modes and also in V_{BAT} mode. They can be used to store sensitive data as their content is protected by an tamper detection circuit. 3 tamper pins and 4 internal tampers are available for anti-tamper detection. The external tamper pins can be configured for edge detection, or level detection with or without filtering.

36.2 TAMP main features

- 32 (category 3 and category 4 devices) or 16 (category 2 devices) backup registers:
  - the backup registers (TAMP_BKPxR) are implemented in the RTC domain that remains powered-on by V_{BAT} when the V_{DD} power is switched off.
- 3 external tamper detection events.
  - External passive tampers with configurable filter and internal pull-up.
- 4 internal tamper events.
- Any tamper detection can generate a RTC timestamp event.
- Any tamper detection can erase the backup registers.
36.3 TAMP functional description

36.3.1 TAMP block diagram

Figure 530. TAMP block diagram

1. The number of external and internal tampers depends on products.
36.3.2 TAMP pins and internal signals

### Table 339. TAMP input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAMP_INx (x = pin index)</td>
<td>Input</td>
<td>Tamper input pin</td>
</tr>
</tbody>
</table>

### Table 340. TAMP internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tamp_ker_ck</td>
<td>Input</td>
<td>TAMP kernel clock, connected to rtc_ker_ck and also named RTCCLK in this document</td>
</tr>
<tr>
<td>tamp_pclk</td>
<td>Input</td>
<td>TAMP APB clock, connected to rtc_pclk</td>
</tr>
<tr>
<td>tamp_itamp[y] (y = signal index)</td>
<td>Inputs</td>
<td>Internal tamper event sources</td>
</tr>
<tr>
<td>tampEvt</td>
<td>Output</td>
<td>Tamper event detection (internal or external)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The tamp_evt is used to generate a RTC timestamp event</td>
</tr>
<tr>
<td>tamp_erase</td>
<td>Output</td>
<td>Device secrets erase request following tamper event detection (internal or external)</td>
</tr>
<tr>
<td>tamp_it</td>
<td>Output</td>
<td>TAMP interrupt (refer to Section 36.5: TAMP interrupts for details)</td>
</tr>
<tr>
<td>tamp_trg[x] (x = signal index)</td>
<td>Output</td>
<td>Tamper detection trigger</td>
</tr>
</tbody>
</table>

The TAMP kernel clock is usually the LSE at 32.768 kHz although it is possible to select other clock sources in the RCC (refer to RCC for more details). Some detections modes are not available in some low-power modes or V_{BAT} when the selected clock is not LSE (refer to Section 36.4: TAMP low-power modes for more details).

### Table 341. TAMP interconnection

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Source/Destination</th>
</tr>
</thead>
<tbody>
<tr>
<td>tamp_evt</td>
<td>rtc_tamp_evt used to generate a timestamp event</td>
</tr>
<tr>
<td>tamp_erase</td>
<td>The tamp_erase signal is used to erase the device secrets listed hereafter: backup registers</td>
</tr>
<tr>
<td>tamp_itamp3</td>
<td>LSE monitoring</td>
</tr>
<tr>
<td>tamp_itamp4</td>
<td>HSE monitoring</td>
</tr>
<tr>
<td>tamp_itamp5</td>
<td>RTC calendar overflow (rtc_calovf)</td>
</tr>
<tr>
<td>tamp_itamp6</td>
<td>ST manufacturer readout</td>
</tr>
</tbody>
</table>

36.3.3 TAMP register write protection

After system reset, the TAMP registers (including backup registers) are protected against parasitic write access by the DBP bit in the power control peripheral (refer to the PWR power control section). DBP bit must be set in order to enable TAMP registers write access.
36.3.4 Tamper detection

The tamper detection can be configured for the following purposes:
- erase the backup registers (default configuration)
- generate an interrupt, capable to wakeup from Stop and Standby mode
- generate a hardware trigger for the low-power timers

TAMP backup registers

The backup registers (TAMP_BKPxR) are not reset by system reset or when the device wakes up from Standby mode.

The backup registers are reset when a tamper detection event occurs except if the TAMPxNOER bit is set, or if the TAMPxMSK is set in the TAMP_CR2 register.

Note: The backup registers are also erased when the readout protection of the flash is changed from level 1 to level 0.

Tamper detection initialization

Each input can be enabled by setting the corresponding TAMPxE bits to 1 in the TAMP_CR register.

Each TAMP_INx tamper detection input is associated with a flag TAMPxF in the TAMP_SR register.

When TAMPxMSK is cleared:
- The TAMPxF flag is asserted after the tamper event on the pin, with the latency provided below:
  - 3 ck_apre cycles when TAMPFLT differs from 0x0 (level detection with filtering)
  - 3 ck_apre cycles when TAMPTS = 1 (timestamp on tamper event)
  - No latency when TAMPFLT = 0x0 (edge detection) and TAMPTS = 0

A new tamper occurring on the same pin during this period and as long as TAMPxF is set cannot be detected.

When TAMPxMSK is set:
- A new tamper occurring on the same pin cannot be detected during the latency described above and 2.5 ck_rtc additional cycles.

By setting the TAMPxE bit in the TAMP_IER register, an interrupt is generated when a tamper detection event occurs (when TAMPxF is set). Setting TAMPxE is not allowed when the corresponding TAMPxMSK is set.

Trigger output generation on tamper event

The tamper event detection can be used as trigger input by the low-power timers.

When TAMPxMSK bit in cleared in TAMP_CR register, the TAMPxF flag must be cleared by software in order to allow a new tamper detection on the same pin.

When TAMPxMSK bit is set, the TAMPxF flag is masked, and kept cleared in TAMP_SR register. This configuration allows to trig automatically the low-power timers in Stop mode, without requiring the system wakeup to perform the TAMPxF clearing. In this case, the backup registers are not cleared.
This feature is available only when the tamper is configured in the Level detection with filtering on tamper inputs (passive mode) mode (TAMPFLT ≠ 00 and active mode is not selected).

**Timestamp on tamper event**

With TAMPTS set to 1 in the RTC_CR, any tamper event causes a timestamp to occur. In this case, either the TSF bit or the TSOVF bit is set in RTC_SR, in the same manner as if a normal timestamp event occurs. The affected tamper flag register TAMPxF is set in the TAMP_SR at the same time that TSF or TSOVF is set in the RTC_SR.

**Edge detection on tamper inputs (passive mode)**

If the TAMPFLT bits are 00, the TAMP_INx pins generate tamper detection events when either a rising edge/high level or a falling edge/low level is observed depending on the corresponding TAMPxTRG bit. The internal pull-up resistors on the TAMP_INx inputs are deactivated when edge detection is selected.

**Caution:** When using the edge detection, it is recommended to check by software the tamper pin level just after enabling the tamper detection (by reading the GPIO registers), and before writing sensitive values in the backup registers, to ensure that an active edge did not occur before enabling the tamper event detection.

When TAMPFLT = 00 and TAMPxTRG = 0 (rising edge detection), a tamper event may be detected by hardware if the tamper input is already at high level before enabling the tamper detection.

After a tamper event has been detected and cleared, the TAMP_INx should be disabled and then re-enabled (TAMPxE set to 1) before re-programming the backup registers (TAMP_BKPxR). This prevents the application from writing to the backup registers while the TAMP_INx input value still indicates a tamper detection. This is equivalent to a level detection on the TAMP_INx input.

**Note:** Tamper detection is still active when VDD power is switched off. To avoid unwanted resetting of the backup registers, the pin to which the TAMPx is mapped should be externally tied to the correct level.

**Level detection with filtering on tamper inputs (passive mode)**

Level detection with filtering is performed by setting TAMPFLT to a non-zero value. A tamper detection event is generated when either 2, 4, or 8 (depending on TAMPFLT) consecutive samples are observed at the level designated by the TAMPxTRG bits.

The TAMP_INx inputs are precharged through the I/O internal pull-up resistance before its state is sampled, unless disabled by setting TAMPPUDIS to 1. The duration of the precharge is determined by the TAMPPRCH bits, allowing for larger capacitances on the TAMP_INx inputs.

The trade-off between tamper detection latency and power consumption through the pull-up can be optimized by using TAMPFREQ to determine the frequency of the sampling for level detection.

**Note:** Refer to the datasheet for the electrical characteristics of the pull-up resistors.
36.4 TAMP low-power modes

Table 342. Effect of low-power modes on TAMP

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect. TAMP interrupts cause the device to exit the Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>No effect on all features, except for level detection with filtering mode which remain active only when the clock source is LSE or LSI. Tamper events cause the device to exit the Stop mode.</td>
</tr>
<tr>
<td>Standby</td>
<td>No effect on all features, except for level detection with filtering mode which remain active only when the clock source is LSE or LSI. Tamper events cause the device to exit the Standby mode.</td>
</tr>
<tr>
<td>Shutdown</td>
<td>No effect on all features, except for level detection with filtering mode which remain active only when the clock source is LSE. Tamper events cause the device to exit the Shutdown mode.</td>
</tr>
</tbody>
</table>

36.5 TAMP interrupts

The interrupt channel is set in the interrupt status register. The interrupt output is also activated.

Table 343. Interrupt requests

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag(^{(1)})</th>
<th>Enable control bit(^{(2)})</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop and Standby modes</th>
<th>Exit from Shutdown mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAMP</td>
<td>Tamper x(^{(3)})</td>
<td>TAMPxF</td>
<td>TAMPxIE</td>
<td>Write 1 in CTAMPxF</td>
<td>Yes</td>
<td>Yes(^{(4)})</td>
<td>Yes(^{(5)})</td>
</tr>
<tr>
<td></td>
<td>Internal tamper y(^{(3)})</td>
<td>ITAMPyF</td>
<td>ITAMPyIE</td>
<td>Write 1 in CITAMPxF</td>
<td>Yes</td>
<td>Yes(^{(4)})</td>
<td>Yes(^{(5)})</td>
</tr>
</tbody>
</table>

1. The event flags are in the TAMP_SR register.
2. The interrupt masked flags (resulting from event flags AND enable control bits) are in the TAMP_MISR register.
3. The number of tampers and internal tampers events depend on products.
4. In case of level detection with filtering passive tamper mode, wakeup from Stop and Standby modes is possible only when the TAMPER clock source is LSE or LSI.
5. In case of level detection with filtering passive tamper mode, wakeup from Shutdown modes is possible only when the TAMPER clock source is LSE.

36.6 TAMP registers

Refer to Section 1.2 on page 73 of the reference manual for a list of abbreviations used in register descriptions. The peripheral registers can be accessed by words (32-bit).
### 36.6.1 TAMP control register 1 (TAMP_CR1)

Address offset: 0x00

Backup domain reset value: 0xFFFF 0000

System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 Reserved, must be kept at reset value.

Bit 22 Reserved, must be kept at reset value.

Bit 21 **ITAMP6E**: Internal tamper 6 enable: ST manufacturer readout

0: Internal tamper 6 disabled.

1: Internal tamper 6 enabled: a tamper is generated in case of ST manufacturer readout.

Bit 20 **ITAMP5E**: Internal tamper 5 enable: RTC calendar overflow

0: Internal tamper 5 disabled.

1: Internal tamper 5 enabled: a tamper is generated when the RTC calendar reaches its maximum value, on the 31st of December 99, at 23:59:59. The calendar is then frozen and cannot overflow.

Bit 19 **ITAMP4E**: Internal tamper 4 enable: HSE monitoring

0: Internal tamper 4 disabled.

1: Internal tamper 4 enabled: a tamper is generated when the HSE frequency is below or above thresholds.

Bit 18 **ITAMP3E**: Internal tamper 3 enable: LSE monitoring

0: Internal tamper 3 disabled.

1: Internal tamper 3 enabled: a tamper is generated when the LSE frequency is below or above thresholds.

Bit 17 Reserved, must be kept at reset value.

Bit 16 Reserved, must be kept at reset value.

Bits 15:3 Reserved, must be kept at reset value.
Tamper and backup registers (TAMP)  

Bit 2 **TAMP3E**: Tamper detection on TAMP_IN3 enable\(^{(1)}\)
0: Tamper detection on TAMP_IN3 is disabled.
1: Tamper detection on TAMP_IN3 is enabled.

Bit 1 **TAMP2E**: Tamper detection on TAMP_IN2 enable\(^{(1)}\)
0: Tamper detection on TAMP_IN2 is disabled.
1: Tamper detection on TAMP_IN2 is enabled.

Bit 0 **TAMP1E**: Tamper detection on TAMP_IN1 enable\(^{(1)}\)
0: Tamper detection on TAMP_IN1 is disabled.
1: Tamper detection on TAMP_IN1 is enabled.

1. Tamper detection mode (selected with TAMP_FLTCR register and TAMPxTRG bits in TAMP_CR2), must be configured before enabling the tamper detection.

### 36.6.2  
**TAMP control register 2 (TAMP_CR2)**

Address offset: 0x04  
Backup domain reset value: 0x0000 0000  
System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:27 Reserved, must be kept at reset value.

- **Bit 26 TAMP3TRG**: Active level for tamper 3 input (active mode disabled)
  0: If TAMPFLT ≠ 00 Tamper 3 input staying low triggers a tamper detection event.
  1: If TAMPFLT = 00 Tamper 3 input staying high triggers a tamper detection event.

- **Bit 25 TAMP2TRG**: Active level for tamper 2 input (active mode disabled)
  0: If TAMPFLT ≠ 00 Tamper 2 input staying low triggers a tamper detection event.
  1: If TAMPFLT = 00 Tamper 2 input staying high triggers a tamper detection event.

- **Bit 24 TAMP1TRG**: Active level for tamper 1 input (active mode disabled)
  0: If TAMPFLT ≠ 00 Tamper 1 input staying low triggers a tamper detection event.
  1: If TAMPFLT = 00 Tamper 1 input staying high triggers a tamper detection event.
Bit 23 Reserved, must be kept at reset value.

Bits 22:19 Reserved, must be kept at reset value.

Bit 18 **TAMP3MSK**: Tamper 3 mask

0: Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to allow next tamper event detection.
1: Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers are not erased.

*The tamper 3 interrupt must not be enabled when TAMP3MSK is set.*

Bit 17 **TAMP2MSK**: Tamper 2 mask

0: Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to allow next tamper event detection.
1: Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers are not erased.

*The tamper 2 interrupt must not be enabled when TAMP2MSK is set.*

Bit 16 **TAMP1MSK**: Tamper 1 mask

0: Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection.
1: Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware. The backup registers are not erased.

*The tamper 1 interrupt must not be enabled when TAMP1MSK is set.*

Bits 15:3 Reserved, must be kept at reset value.

Bit 2 **TAMP3NOER**: Tamper 3 no erase

0: Tamper 3 event erases the backup registers.
1: Tamper 3 event does not erase the backup registers.

Bit 1 **TAMP2NOER**: Tamper 2 no erase

0: Tamper 2 event erases the backup registers.
1: Tamper 2 event does not erase the backup registers.

Bit 0 **TAMP1NOER**: Tamper 1 no erase

0: Tamper 1 event erases the backup registers.
1: Tamper 1 event does not erase the backup registers.

### 36.6.3 TAMPER filter control register (TAMP_FLTCR)

Address offset: 0x0C

Backup domain reset value: 0x0000 0000

System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Note: This register concerns only the tamper inputs in passive mode.

36.6.4 TAMP interrupt enable register (TAMP_IER)

Address offset: 0x2C

Backup domain reset value: 0x0000 0000

System reset: not affected
Bits 31:24  Reserved, must be kept at reset value.
Bit 23  Reserved, must be kept at reset value.
Bit 22  Reserved, must be kept at reset value.
Bit 21  **ITAMP6IE**: Internal tamper 6 interrupt enable: ST manufacturer readout
0: Internal tamper 6 interrupt disabled.
1: Internal tamper 6 interrupt enabled.
Bit 20  **ITAMP5IE**: Internal tamper 5 interrupt enable: RTC calendar overflow
0: Internal tamper 5 interrupt disabled.
1: Internal tamper 5 interrupt enabled.
Bit 19  **ITAMP4IE**: Internal tamper 4 interrupt enable: HSE monitoring
0: Internal tamper 4 interrupt disabled.
1: Internal tamper 4 interrupt enabled.
Bit 18  **ITAMP3IE**: Internal tamper 3 interrupt enable: LSE monitoring
0: Internal tamper 3 interrupt disabled.
1: Internal tamper 3 interrupt enabled.
Bit 17  Reserved, must be kept at reset value.
Bit 16  Reserved, must be kept at reset value.
Bits 15:3  Reserved, must be kept at reset value.
Bit 2  **TAMP3IE**: Tamper 3 interrupt enable
0: Tamper 3 interrupt disabled.
1: Tamper 3 interrupt enabled.
Bit 1  **TAMP2IE**: Tamper 2 interrupt enable
0: Tamper 2 interrupt disabled.
1: Tamper 2 interrupt enabled.
Bit 0  **TAMP1IE**: Tamper 1 interrupt enable
0: Tamper 1 interrupt disabled.
1: Tamper 1 interrupt enabled.

### 36.6.5  TAMP status register (TAMP_S Even)

Address offset: 0x30
Backup domain reset value: 0x0000 0000
System reset: not affected

| Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 | Bit 23 | Bit 22 | Bit 21 | Bit 20 | Bit 19 | Bit 18 | Bit 17 | Bit 16 | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16...
36.6.6 TAMPER masked interrupt status register (TAMP_MISR)

Address offset: 0x34
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>ITAMP6</td>
<td>ITAMP5</td>
<td>ITAMP4</td>
<td>ITAMP3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MF</td>
<td>MF</td>
<td>MF</td>
<td>MF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.
Bit 23 Reserved, must be kept at reset value.
Bit 22 Reserved, must be kept at reset value.
### Tamper and backup registers (TAMP)

**36.6.7 Tamper status clear register (TAMP_SCR)**

Address offset: 0x3C

System reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 Reserved, must be kept at reset value.

Bit 22 Reserved, must be kept at reset value.

Bit 21 **CITAMP6F**: Clear ITAMP6 detection flag
Writing 1 in this bit clears the ITAMP6F bit in the TAMP_SR register.

Bit 20 **CITAMP5F**: Clear ITAMP5 detection flag
Writing 1 in this bit clears the ITAMP5F bit in the TAMP_SR register.

Bit 19 **CITAMP4F**: Clear ITAMP4 detection flag
Writing 1 in this bit clears the ITAMP4F bit in the TAMP_SR register.

Bit 18 **CITAMP3F**: Clear ITAMP3 detection flag
Writing 1 in this bit clears the ITAMP3F bit in the TAMP_SR register.

Bit 21 **ITAMP6MF**: ST manufacturer readout tamper interrupt masked flag
This flag is set by hardware when the internal tamper 6 interrupt is raised.

Bit 20 **ITAMP5MF**: RTC calendar overflow tamper interrupt masked flag
This flag is set by hardware when the internal tamper 5 interrupt is raised.

Bit 19 **ITAMP4MF**: HSE monitoring tamper interrupt masked flag
This flag is set by hardware when the internal tamper 4 interrupt is raised.

Bit 18 **ITAMP3MF**: LSE monitoring tamper interrupt masked flag
This flag is set by hardware when the internal tamper 3 interrupt is raised.

Bit 17 Reserved, must be kept at reset value.

Bit 16 Reserved, must be kept at reset value.

Bits 15:13 Reserved, must be kept at reset value.

Bit 2 **TAMP3MF**: TAMP3 interrupt masked flag
This flag is set by hardware when the tamper 3 interrupt is raised.

Bit 1 **TAMP2MF**: TAMP2 interrupt masked flag
This flag is set by hardware when the tamper 2 interrupt is raised.

Bit 0 **TAMP1MF**: TAMP1 interrupt masked flag
This flag is set by hardware when the tamper 1 interrupt is raised.
Bit 17  Reserved, must be kept at reset value.
Bit 16  Reserved, must be kept at reset value.
Bits 15:3  Reserved, must be kept at reset value.
  Bit 2  CTAMP3F: Clear TAMP3 detection flag
          Writing 1 in this bit clears the TAMP3F bit in the TAMP_SR register.
  Bit 1  CTAMP2F: Clear TAMP2 detection flag
          Writing 1 in this bit clears the TAMP2F bit in the TAMP_SR register.
  Bit 0  CTAMP1F: Clear TAMP1 detection flag
          Writing 1 in this bit clears the TAMP1F bit in the TAMP_SR register.

36.6.8  **TAMP backup x register (TAMP_BKPxR)**

Address offset: 0x100 + 0x04 * x, (x = 0 to 31)
Backup domain reset value: 0x0000 0000
System reset: not affected

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0  **BKP[31:0]**

The application can write or read data to and from these registers.
They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode.
In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled.
### 36.6.9 TAMP register map

#### Table 344. TAMP register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Offset</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>TAMP_CR1</td>
<td>0x04</td>
<td>TAMP_CR2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>1 1 1 1</td>
<td>Reset value</td>
</tr>
<tr>
<td>0x0C</td>
<td>TAMP_FLTCR</td>
<td>0x2C</td>
<td>TAMP_IER</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0</td>
<td>Reset value</td>
</tr>
<tr>
<td>0x30</td>
<td>TAMP_SR</td>
<td>0x34</td>
<td>TAMP_MISR</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0</td>
<td>Reset value</td>
</tr>
<tr>
<td>0x3C</td>
<td>TAMPSCR</td>
<td>0x100 +</td>
<td>TAMP_BKPxR</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td>0 0 0 0</td>
<td>Reset value</td>
</tr>
<tr>
<td></td>
<td><strong>0x04</strong>x, (x =</td>
<td></td>
<td>BKP[31:0]</td>
</tr>
<tr>
<td></td>
<td>0 to 31)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to *Section 2.2 on page 81* for the register boundary addresses.
37 Universal synchronous/asynchronous receiver transmitter (USART/UART)

This section describes the universal synchronous asynchronous receiver transmitter (USART).

37.1 USART introduction

The USART offers a flexible means to perform Full-duplex data exchange with external equipments requiring an industry standard NRZ asynchronous serial data format. A very wide range of baud rates can be achieved through a fractional baud rate generator.

The USART supports both synchronous one-way and half-duplex single-wire communications, as well as LIN (local interconnection network), smartcard protocol, IrDA (infrared data association) SIR ENDEC specifications, and modem operations (CTS/RTS). Multiprocessor communications are also supported.

High-speed data communications are possible by using the DMA (direct memory access) for multibuffer configuration.
37.2 **USART main features**

- Full-duplex asynchronous communication
- NRZ standard format (mark/space)
- Configurable oversampling method by 16 or 8 to achieve the best compromise between speed and clock tolerance
- Baud rate generator systems
- Two internal FIFOs for transmit and receive data
  
  Each FIFO can be enabled/disabled by software and come with a status flag.
- A common programmable transmit and receive baud rate
- Dual clock domain with dedicated kernel clock for peripherals independent from PCLK
- Auto baud rate detection
- Programmable data word length (7, 8 or 9 bits)
- Programmable data order with MSB-first or LSB-first shifting
- Configurable stop bits (1 or 2 stop bits)
- Synchronous master/slave mode and clock output/input for synchronous communications
- SPI slave transmission underrun error flag
- Single-wire half-duplex communications
- Continuous communications using DMA
- Received/transmitted bytes are buffered in reserved SRAM using centralized DMA.
- Separate enable bits for transmitter and receiver
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Communication control/error detection flags
- Parity control:
  - Transmits parity bit
  - Checks parity of received data byte
- Interrupt sources with flags
- Multiprocessor communications: wake-up from mute mode by idle line detection or address mark detection
- Wake-up from Stop mode
37.3 **USART extended features**

- LIN master synchronous break send capability and LIN slave break detection capability
  - 13-bit break generation and 10/11 bit break detection when USART is hardware configured for LIN
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode
  - Supports the \( T = 0 \) and \( T = 1 \) asynchronous protocols for smartcards as defined in the ISO/IEC 7816-3 standard
  - 0.5 and 1.5 stop bits for smartcard operation
- Support for Modbus communication
  - Timeout feature
  - CR/LF character recognition

37.4 **USART implementation**

The table(s) below describe(s) USART implementation. It(they) also include(s) LPUART for comparison.

**Table 345. USART / LPUART features**

<table>
<thead>
<tr>
<th>USART / LPUART modes/features(^{(1)})</th>
<th>USART1/2/3</th>
<th>UART4/5</th>
<th>LPUART1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware flow control for modem</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Continuous communication using DMA</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Multiprocessor communication</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Synchronous mode (Master/Slave)</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Smartcard mode</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Single-wire half-duplex communication</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>IrDA SIR ENDEC block</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>LIN mode</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Dual clock domain and wake-up from low-power mode</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Receiver timeout interrupt</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Modbus communication</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Auto baud rate detection</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Driver Enable</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>USART data length</td>
<td>7, 8 and 9 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tx/Rx FIFO</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Tx/Rx FIFO size</td>
<td>8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. \( X = \) supported.
37.5 USART functional description

37.5.1 USART block diagram

The simplified block diagram given in Figure 531 shows two fully-independent clock domains:

- The **usart_pclk** clock domain
  
  The **usart_pclk** clock signal feeds the peripheral bus interface. It must be active when accesses to the USART registers are required.

- The **usart_ker_ck** kernel clock domain.
  
  The **usart_ker_ck** is the USART clock source. It is independent from **usart_pclk** and delivered by the RCC. The USART registers can consequently be written/read even when the **usart_ker_ck** clock is stopped.

  When the dual clock domain feature is disabled, the **usart_ker_ck** clock is the same as the **usart_pclk** clock.

There is no constraint between **usart_pclk** and **usart_ker_ck**: **usart_ker_ck** can be faster or slower than **usart_pclk**. The only limitation is the software ability to manage the communication fast enough.

When the USART operates in SPI slave mode, it handles data flow using the serial interface clock derived from the external CK signal provided by the external master SPI device. The **usart_ker_ck** clock must be at least 3 times faster than the clock on the CK input.
37.5.2 USART signals

USART bidirectional communications

USART bidirectional communications require a minimum of two pins: Receive Data In (RX) and Transmit Data Out (TX):

- **RX** (Receive Data Input)
  RX is the serial data input. Oversampling techniques are used for data recovery. They discriminate between valid incoming data and noise.

- **TX** (Transmit Data Output)
  When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and no data needs to be transmitted, the TX pin is High. In single-wire and smartcard modes, this I/O is used to transmit and receive data.

RS232 hardware flow control mode

The following pins are required in RS232 hardware flow control mode:

- **CTS** (Clear To Send)
  When driven high, this signal blocks the data transmission at the end of the current transfer.

- **RTS** (Request To Send)
  When it is low, this signal indicates that the USART is ready to receive data.

RS485 hardware flow control mode

The following pin is required in RS485 hardware control mode:

- **DE** (Driver Enable)
  This signal activates the transmission mode of the external transceiver.

*Note:* DE and RTS share the same pin.

Synchronous master/slave mode and smartcard mode

The following pin is required in synchronous master/slave mode and smartcard mode:

- **CK**
  This pin acts as Clock output in synchronous master and smartcard modes. It acts as Clock input is synchronous slave mode.
  In synchronous master mode, this pin outputs the transmitter data clock for synchronous transmission corresponding to SPI master mode (no clock pulses on start bit and stop bit, and a software option to send a clock pulse on the last data bit). In parallel, data can be received synchronously on RX pin. This mechanism can be used to control peripherals featuring shift registers (e.g. LCD drivers). The clock phase and polarity are software programmable.
  In smartcard mode, CK output provides the clock to the smartcard.

- **NSS**
  This pin acts as slave Select input in synchronous slave mode.

Refer to Table 346 and Table 347 for the list of USART input/output pins and internal signals.
Description of USART input/output signals

Table 346. USART/UART input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>USART_RX/UART_RX</td>
<td>Input</td>
<td>Serial data receive input</td>
</tr>
<tr>
<td>USART_TX/UART_TX</td>
<td>Output</td>
<td>Transmit data output</td>
</tr>
<tr>
<td>USART_CTS/UART_CTS</td>
<td>Input</td>
<td>Clear to send</td>
</tr>
<tr>
<td>USART_RTS/UART_RTS</td>
<td>Output</td>
<td>Request to send</td>
</tr>
<tr>
<td>USART_DE(1)/UART_DE(2)</td>
<td>Output</td>
<td>Driver enable</td>
</tr>
<tr>
<td>USART_CK</td>
<td>Output</td>
<td>Clock output in synchronous master and smartcard modes.</td>
</tr>
<tr>
<td>USART_NSS(3)</td>
<td>Input</td>
<td>Slave select input in synchronous slave mode.</td>
</tr>
</tbody>
</table>

1. USART_DE and USART_RTS share the same pin.
2. UART_DE and UART_RTS share the same pin.
3. USART_NSS and USART_CTS share the same pin.

### 37.5.3 USART character description

The word length can be set to 7, 8 or 9 bits, by programming the M bits (M0: bit 12 and M1: bit 28) in the USART_CR1 register (see Figure 532):

- 7-bit character length: M[1:0] = ‘10’
- 8-bit character length: M[1:0] = ‘00’
- 9-bit character length: M[1:0] = ‘01’

Note: In 7-bit data length mode, the smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.

By default, the signal (TX or RX) is in low state during the start bit. It is in high state during the stop bit.

These values can be inverted, separately for each signal, through polarity configuration control.

An *Idle character* is interpreted as an entire frame of “1”s (the number of “1”s includes the number of stop bits).
A **Break character** is interpreted on receiving “0”s for a frame period. At the end of the break frame, the transmitter inserts 2 stop bits.

Transmission and reception are driven by a common baud rate generator. The transmission and reception clock are generated when the enable bit is set for the transmitter and receiver, respectively.

A detailed description of each block is given below.

**Figure 532. Word length programming**

**9-bit word length (M = 01), 1 Stop bit**

- Start bit
- Stop bit
- Next Start bit
- Data frame
- Possible Parity bit

**8-bit word length (M = 00), 1 Stop bit**

- Start bit
- Stop bit
- Next Start bit
- Data frame
- Possible Parity bit

**7-bit word length (M = 10), 1 Stop bit**

- Start bit
- Stop bit
- Next Start bit
- Data frame
- Possible Parity bit

**LBCL bit controls last data clock pulse**
37.5.4 USART FIFOs and thresholds

The USART can operate in FIFO mode.

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). The FIFO mode is enabled by setting FIFOEN in USART_CR1 register (bit 29). This mode is supported only in UART, SPI and smartcard modes.

Since the maximum data word length is 9 bits, the TXFIFO is 9-bit wide. However the RXFIFO default width is 12 bits. This is due to the fact that the receiver does not only store the data in the FIFO, but also the error flags associated to each character (Parity error, Noise error and Framing error flags).

Note: The received data is stored in the RXFIFO together with the corresponding flags. However, only the data are read when reading the RDR.

The status flags are available in the USART_ISR register.

It is possible to configure the TXFIFO and RXFIFO levels at which the Tx and RX interrupts are triggered. These thresholds are programmed through RXFTCFG and TXFTCFG bitfields in USART_CR3 control register.

In this case:

- The RXFT flag is set in the USART_ISR register and the corresponding interrupt (if enabled) is generated, when the number of received data in the RXFIFO reaches the threshold programmed in the RXFTCFG bits fields. This means that the RXFIFO is filled until the number of data in the RXFIFO is equal to the programmed threshold.
  RXFTCFG data have been received: one data in USART_RDR and (RXFTCFG - 1) data in the RXFIFO. As an example, when the RXFTCFG is programmed to ‘101’, the RXFT flag is set when a number of data corresponding to the FIFO size has been received (FIFO size -1 data in the RXFIFO and 1 data in the USART_RDR). As a result, the next received data is not set the overrun flag.

- The TXFT flag is set in the USART_ISR register and the corresponding interrupt (if enabled) is generated when the number of empty locations in the TXFIFO reaches the threshold programmed in the TXFTCFG bits fields. This means that the TXFIFO is emptied until the number of empty locations in the TXFIFO is equal to the programmed threshold.

37.5.5 USART transmitter

The transmitter can send data words of either 7 or 8 or 9 bits, depending on the M bit status. The Transmit Enable bit (TE) must be set in order to activate the transmitter function. The data in the transmit shift register is output on the TX pin while the corresponding clock pulses are output on the CK pin.

Character transmission

During an USART transmission, data shifts out the least significant bit first (default configuration) on the TX pin. In this mode, the USART_TDR register consists of a buffer (TDR) between the internal bus and the transmit shift register.

When FIFO mode is enabled, the data written to the transmit data register (USART_TDR) are queued in the TXFIFO.
Every character is preceded by a start bit which corresponds to a low logic level for one bit period. The character is terminated by a configurable number of stop bits.

The number of stop bits can be configured to 0.5, 1, 1.5 or 2.

**Note:** The TE bit must be set before writing the data to be transmitted to the USART_TDR. The TE bit should not be reset during data transmission. Resetting the TE bit during the transmission corrupts the data on the TX pin as the baud rate counters get frozen. The current data being transmitted are then lost. An idle frame is sent when the TE bit is enabled.

**Configurable stop bits**

The number of stop bits to be transmitted with every character can be programmed in USART_CR2, bits 13, 12.

- **1 stop bit:** This is the default value of number of stop bits.
- **2 stop bits:** This is supported by normal USART, single-wire and modem modes.
- **1.5 stop bits:** To be used in smartcard mode.

An idle frame transmission includes the stop bits.

A break transmission features 10 low bits (when M[1:0] = ‘00’) or 11 low bits (when M[1:0] = ‘01’) or 9 low bits (when M[1:0] = ‘10’) followed by 2 stop bits (see Figure 533). It is not possible to transmit long breaks (break of length greater than 9/10/11 low bits).

**Figure 533. Configurable stop bits**
Character transmission procedure

To transmit a character, follow the sequence below:

1. Program the M bits in USART_CR1 to define the word length.
2. Select the desired baud rate using the USART_BRR register.
3. Program the number of stop bits in USART_CR2.
4. Enable the USART by writing the UE bit in USART_CR1 register to 1.
5. Select DMA enable (DMAT) in USART_CR3 if multibuffer communication must take place. Configure the DMA register as explained in Section 37.5.19: Continuous communication using USART and DMA.
6. Set the TE bit in USART_CR1 to send an idle frame as first transmission.
7. Write the data to send in the USART_TDR register. Repeat this for each data to be transmitted in case of single buffer.
   - When FIFO mode is disabled, writing a data to the USART_TDR clears the TXE flag.
   - When FIFO mode is enabled, writing a data to the USART_TDR adds one data to the TXFIFO. Write operations to the USART_TDR are performed when TXFNF flag is set. This flag remains set until the TXFIFO is full.
8. When the last data is written to the USART_TDR register, wait until TC = 1.
   - When FIFO mode is disabled, this indicates that the transmission of the last frame is complete.
   - When FIFO mode is enabled, this indicates that both TXFIFO and shift register are empty.

This check is required to avoid corrupting the last transmission when the USART is disabled or enters Halt mode.
Single byte communication

- When FIFO mode is disabled
  Writing to the transmit data register always clears the TXE bit. The TXE flag is set by hardware. It indicates that:
  - the data have been moved from the USART_TDR register to the shift register and the data transmission has started;
  - the USART_TDR register is empty;
  - the next data can be written to the USART_TDR register without overwriting the previous data.
  This flag generates an interrupt if the TXEIE bit is set.

  When a transmission is ongoing, a write instruction to the USART_TDR register stores the data in the TDR buffer. It is then copied in the shift register at the end of the current transmission.

  When no transmission is ongoing, a write instruction to the USART_TDR register places the data in the shift register, the data transmission starts, and the TXE bit is set.

- When FIFO mode is enabled, the TXFNF (TXFIFO not full) flag is set by hardware to indicate that:
  - the TXFIFO is not full;
  - the USART_TDR register is empty;
  - the next data can be written to the USART_TDR register without overwriting the previous data. When a transmission is ongoing, a write operation to the USART_TDR register stores the data in the TXFIFO. Data are copied from the TXFIFO to the shift register at the end of the current transmission.

  When the TXFIFO is not full, the TXFNF flag stays at ‘1’ even after a write operation to USART_TDR register. It is cleared when the TXFIFO is full. This flag generates an interrupt if the TXFNFIE bit is set.

  Alternatively, interrupts can be generated and data can be written to the FIFO when the TXFIFO threshold is reached. In this case, the CPU can write a block of data defined by the programmed trigger level.

  If a frame is transmitted (after the stop bit) and the TXE flag (TXFE in case of FIFO mode) is set, the TC flag goes high. An interrupt is generated if the TCIE bit is set in the USART_CR1 register.

  After writing the last data to the USART_TDR register, it is mandatory to wait until TC is set before disabling the USART or causing the device to enter the low-power mode (see Figure 534: TC/TXE behavior when transmitting).
Figure 534. TC/TXE behavior when transmitting

Note: When FIFO management is enabled, the TXFNF flag is used for data transmission.

Break characters

Setting the SBKRQ bit transmits a break character. The break frame length depends on the M bit (see Figure 532).

If a ‘1’ is written to the SBKRQ bit, a break character is sent on the TX line after completing the current character transmission. The SBKF bit is set by the write operation and it is reset by hardware when the break character is completed (during the stop bits after the break character). The USART inserts a logic 1 signal (stop) for the duration of 2 bits at the end of the break frame to guarantee the recognition of the start bit of the next frame.

When the SBKRQ bit is set, the break character is sent at the end of the current transmission.

When FIFO mode is enabled, sending the break character has priority on sending data even if the TXFIFO is full.

Idle characters

Setting the TE bit drives the USART to send an idle frame before the first data frame.

37.5.6 USART receiver

The USART can receive data words of either 7 or 8 or 9 bits depending on the M bits in the USART_CR1 register.

Start bit detection

The start bit detection sequence is the same when oversampling by 16 or by 8.

In the USART, the start bit is detected when a specific sequence of samples is recognized. This sequence is: 1 1 1 0 X 0 X 0X 0 X 0X 0.
Figure 535. Start bit detection when oversampling by 16 or 8

<table>
<thead>
<tr>
<th>RX state</th>
<th>Idle</th>
<th>Start bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX line</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ideal sample clock</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Real sample clock</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Conditions to validate the start bit</td>
<td>1 1 0 X X X 0 0 0 X X X X</td>
<td></td>
</tr>
</tbody>
</table>

Note: If the sequence is not complete, the start bit detection aborts and the receiver returns to the idle state (no flag is set), where it waits for a falling edge.

The start bit is confirmed (RXNE flag set and interrupt generated if RXNEIE = 1, or RXFNE flag set and interrupt generated if RXFNEIE = 1 if FIFO mode enabled) if the 3 sampled bits are at '0' (first sampling on the 3rd, 5th and 7th bits finds the 3 bits at '0' and second sampling on the 8th, 9th and 10th bits also finds the 3 bits at '0').

The start bit is validated but the NE noise flag is set if,

a) for both samplings, 2 out of the 3 sampled bits are at '0' (sampling on the 3rd, 5th and 7th bits and sampling on the 8th, 9th and 10th bits)

or

b) for one of the samplings (sampling on the 3rd, 5th and 7th bits or sampling on the 8th, 9th and 10th bits), 2 out of the 3 bits are found at '0'.

If neither of the above conditions are met, the start detection aborts and the receiver returns to the idle state (no flag is set).
Character reception

During an USART reception, data are shifted out least significant bit first (default configuration) through the RX pin.

Character reception procedure

To receive a character, follow the sequence below:
1. Program the M bits in USART_CR1 to define the word length.
2. Select the desired baud rate using the baud rate register USART_BRR.
3. Program the number of stop bits in USART_CR2.
4. Enable the USART by writing the UE bit in USART_CR1 register to ‘1’.
5. Select DMA enable (DMAR) in USART_CR3 if multibuffer communication is to take place. Configure the DMA register as explained in Section 37.5.19: Continuous communication using USART and DMA.
6. Set the RE bit USART_CR1. This enables the receiver which begins searching for a start bit.

When a character is received:
- When FIFO mode is disabled, the RXNE bit is set to indicate that the content of the shift register is transferred to the RDR. In other words, data have been received and can be read (as well as their associated error flags).
- When FIFO mode is enabled, the RXFNE bit is set to indicate that the RXFIFO is not empty. Reading the USART_RDR returns the oldest data entered in the RXFIFO. When a data is received, it is stored in the RXFIFO together with the corresponding error bits.
- An interrupt is generated if the RXNEIE (RXFNEIE when FIFO mode is enabled) bit is set.
- The error flags can be set if a frame error, noise, parity or an overrun error was detected during reception.
- In multibuffer communication mode:
  – When FIFO mode is disabled, the RXNE flag is set after every byte reception. It is cleared when the DMA reads the Receive data Register.
  – When FIFO mode is enabled, the RXFNE flag is set when the RXFIFO is not empty. After every DMA request, a data is retrieved from the RXFIFO. A DMA request is triggered when the RXFIFO is not empty i.e. when there are data to be read from the RXFIFO.
- In single buffer mode:
  – When FIFO mode is disabled, clearing the RXNE flag is done by performing a software read from the USART_RDR register. The RXNE flag can also be cleared by programming RXFRQ bit to ‘1’ in the USART_RQR register. The RXNE flag must be cleared before the end of the reception of the next character to avoid an overrun error.
  – When FIFO mode is enabled, the RXFNE is set when the RXFIFO is not empty. After every read operation from USART_RDR, a data is retrieved from the RXFIFO. When the RXFIFO is empty, the RXFNE flag is cleared. The RXFNE flag can also be cleared by programming RXFRQ bit to ‘1’ in USART_RQR. When the RXFIFO is full, the first entry in the RXFIFO must be read before the end of the reception of the next character, to avoid an overrun error. The RXFNE flag generates an interrupt if the RXFNEIE bit is set. Alternatively, interrupts can be
generated and data can be read from RXFIFO when the RXFIFO threshold is reached. In this case, the CPU can read a block of data defined by the programmed threshold.

**Break character**

When a break character is received, the USART handles it as a framing error.

**Idle character**

When an idle frame is detected, it is handled in the same way as a data character reception except that an interrupt is generated if the IDLEIE bit is set.

**Overrun error**

- **FIFO mode disabled**
  An overrun error occurs if a character is received and RXNE has not been reset.
  Data can not be transferred from the shift register to the RDR register until the RXNE bit is cleared. The RXNE flag is set after every byte reception.
  An overrun error occurs if RXNE flag is set when the next data is received or the previous DMA request has not been serviced. When an overrun error occurs:
  - the ORE bit is set;
  - the RDR content is not lost. The previous data is available by reading the USART_RDR register.
  - the shift register is overwritten. After that, any data received during overrun is lost.
  - an interrupt is generated if either the RXNEIE or the EIE bit is set.

- **FIFO mode enabled**
  An overrun error occurs when the shift register is ready to be transferred and the receive FIFO is full.
  Data can not be transferred from the shift register to the USART_RDR register until there is one free location in the RXFIFO. The RXFNE flag is set when the RXFIFO is not empty.
  An overrun error occurs if the RXFIFO is full and the shift register is ready to be transferred. When an overrun error occurs:
  - The ORE bit is set.
  - The first entry in the RXFIFO is not lost. It is available by reading the USART_RDR register.
  - The shift register is overwritten. After that point, any data received during overrun is lost.
  - An interrupt is generated if either the RXFNEIE or EIE bit is set.

The ORE bit is reset by setting the ORECF bit in the USART_ICR register.

*Note:* The ORE bit, when set, indicates that at least 1 data has been lost.

When the FIFO mode is disabled, there are two possibilities

- if RXNE = 1, then the last valid data is stored in the receive register (RDR) and can be read,
- if RXNE = 0, the last valid data has already been read and there is nothing left to be read in the RDR register. This case can occur when the last valid data is read in the RDR register at the same time as the new (and lost) data is received.
Selecting the clock source and the appropriate oversampling method

The choice of the clock source is done through the Clock Control system (see Section Reset and clock control (RCC)). The clock source must be selected through the UE bit before enabling the USART.

The clock source must be selected according to two criteria:
- Possible use of the USART in low-power mode
- Communication speed.

The clock source frequency is uart_ker_ck.

When the dual clock domain and the wake-up from low-power mode features are supported, the uart_ker_ck clock source can be configurable in the RCC (see Section Reset and clock control (RCC)). Otherwise the uart_ker_ck clock is the same as uart_pclk.

The uart_ker_ck clock can be divided by a programmable factor, defined in the USART_PRESC register.

Some uart_ker_ck sources enable the USART to receive data while the MCU is in low-power mode. Depending on the received data and wake-up mode selected, the USART wakes up the MCU, when needed, in order to transfer the received data, by performing a software read to the USART_RDR register or by DMA.

For the other clock sources, the system must be active to enable USART communications.

The communication speed range (specially the maximum communication speed) is also determined by the clock source.

The receiver implements different user-configurable oversampling techniques (except in synchronous mode) for data recovery by discriminating between valid incoming data and noise. This enables obtaining the best a trade-off between the maximum communication speed and noise/clock inaccuracy immunity.

The oversampling method can be selected by programming the OVER8 bit in the USART_CR1 register either to 16 or 8 times the baud rate clock (see Figure 537 and Figure 538).

Depending on your application:
- select oversampling by 8 (OVER8 = 1) to achieve higher speed (up to usart_ker_ck_pres/8). In this case the maximum receiver tolerance to clock deviation is reduced (refer to Section 37.5.8: Tolerance of the USART receiver to clock deviation on page 1627)
- select oversampling by 16 (OVER8 = 0) to increase the tolerance of the receiver to clock deviations. In this case, the maximum speed is limited to maximum
Programming the ONEBIT bit in the USART_CR3 register selects the method used to evaluate the logic level. Two options are available:

- The majority vote of the three samples in the center of the received bit. In this case, when the 3 samples used for the majority vote are not equal, the NE bit is set.
- A single sample in the center of the received bit

Depending on your application:
- select the three sample majority vote method (ONEBIT = 0) when operating in a noisy environment and reject the data when a noise is detected (refer to Figure 348) because this indicates that a glitch occurred during the sampling.
- select the single sample method (ONEBIT = 1) when the line is noise-free to increase the receiver tolerance to clock deviations (see Section 37.5.8: Tolerance of the USART receiver to clock deviation on page 1627). In this case the NE bit is never set.

When noise is detected in a frame:
- The NE bit is set at the rising edge of the RXNE bit (RXFNE in case of FIFO mode enabled).
- The invalid data is transferred from the Shift register to the USART_RDR register.
- No interrupt is generated in case of single byte communication. However this bit rises at the same time as the RXNE bit (RXFNE in case of FIFO mode enabled) which itself generates an interrupt. In case of multibuffer communication an interrupt is issued if the EIE bit is set in the USART_CR3 register.

The NE bit is reset by setting NECF bit in USART_ICR register.

Note: Noise error is not supported in SPI mode.

Oversampling by 8 is not available in the smartcard, IrDA and LIN modes. In those modes, the OVER8 bit is forced to ‘0’ by hardware.

Figure 537. Data sampling when oversampling by 16
Framing error

A framing error is detected when the stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.

When the framing error is detected:
- the FE bit is set by hardware;
- the invalid data is transferred from the Shift register to the USART_RDR register (RXFIFO in case FIFO mode is enabled);
- no interrupt is generated in case of single byte communication. However this bit rises at the same time as the RXNE bit (RXFNE in case FIFO mode is enabled) which itself generates an interrupt. In case of multibuffer communication an interrupt is issued if the EIE bit is set in the USART_CR3 register.

The FE bit is reset by writing ‘1’ to the FECF in the USART_ICR register.

Note: Framing error is not supported in SPI mode.
Configurable stop bits during reception

The number of stop bits to be received can be configured through the control bits of USART_CR: it can be either 1 or 2 in normal mode and 0.5 or 1.5 in smartcard mode.

- **0.5 stop bit (reception in smartcard mode):** no sampling is done for 0.5 stop bit. As a consequence, no framing error and no break frame can be detected when 0.5 stop bit is selected.
- **1 stop bit:** sampling for 1 stop bit is done on the 8th, 9th and 10th samples.
- **1.5 stop bits (smartcard mode):**
  
  When transmitting in smartcard mode, the device must check that the data are correctly sent. The receiver block must consequently be enabled (RE = 1 in USART_CR1) and the stop bit is checked to test if the smartcard has detected a parity error.

  In the event of a parity error, the smartcard forces the data signal low during the sampling (NACK signal), which is flagged as a framing error. The FE flag is then set through RXNE flag (RXFNE if the FIFO mode is enabled) at the end of the 1.5 stop bit. Sampling for 1.5 stop bits is done on the 16th, 17th and 18th samples (1 baud clock period after the beginning of the stop bit). The 1.5 stop bit can be broken into 2 parts: one 0.5 baud clock period during which nothing happens, followed by 1 normal stop bit period during which sampling occurs halfway through (refer to Section 37.5.16: USART receiver timeout on page 1641 for more details).

- **2 stop bits:**
  
  Sampling for 2 stop bits is done on the 8th, 9th and 10th samples of the first stop bit. The framing error flag is set if a framing error is detected during the first stop bit. The second stop bit is not checked for framing error. The RXNE flag (RXFNE if the FIFO mode is enabled) is set at the end of the first stop bit.

### 37.5.7 USART baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are both set to the value programmed in the USART_BRR register.

**Equation 1: baud rate for standard USART (SPI mode included) (OVER8 = ‘0’ or ‘1’)**

In case of oversampling by 16, the baud rate is given by the following formula:

\[
\text{Tx/Rx baud} = \frac{\text{usart_ker_ckpres}}{\text{USARTDIV}}
\]

In case of oversampling by 8, the baud rate is given by the following formula:

\[
\text{Tx/Rx baud} = \frac{2 \times \text{usart_ker_ckpres}}{\text{USARTDIV}}
\]

**Equation 2: baud rate in smartcard, LIN and IrDA modes (OVER8 = 0)**

The baud rate is given by the following formula:

\[
\text{Tx/Rx baud} = \frac{\text{usart_ker_ckpres}}{\text{USARTDIV}}
\]
USARTDIV is an unsigned fixed point number that is coded on the USART_BRR register.

- When $\text{OVER8} = 0$, $\text{BRR} = \text{USARTDIV}$.
- When $\text{OVER8} = 1$
  - $\text{BRR}[2:0] = \text{USARTDIV}[3:0]$ shifted 1 bit to the right.
  - $\text{BRR}[3]$ must be kept cleared.
  - $\text{BRR}[15:4] = \text{USARTDIV}[15:4]$

**Note:** The baud counters are updated to the new value in the baud registers after a write operation to USART_BRR. Hence the baud rate register value should not be changed during communication.

*In case of oversampling by 16 and 8, USARTDIV must be greater than or equal to 16.*

### How to derive USARTDIV from USART_BRR register values

#### Example 1

To obtain 9600 baud with $\text{usart_ker_ck_pres} = 8 \text{ MHz}$:

- In case of oversampling by 16:
  
  USARTDIV = $\frac{8 \times 000 \times 000}{9600}$
  
  $\text{BRR} = \text{USARTDIV} = 0d833 = 0x0341$

- In case of oversampling by 8:
  
  USARTDIV = $2 \times \frac{8 \times 000 \times 000}{9600}$
  
  USARTDIV = 1666,66 (0d1667 = 0x683)
  
  $\text{BRR}[3:0] = 0x3 >> 1 = 0x1$
  
  $\text{BRR} = 0x681$

#### Example 2

To obtain 921.6 Kbaud with $\text{usart_ker_ck_pres} = 48 \text{ MHz}$:

- In case of oversampling by 16:
  
  USARTDIV = $\frac{48 \times 000 \times 000}{921 \times 600}$
  
  USARTDIV = 52 (0d52 = 0x34)
  
  $\text{BRR}[3:0] = \text{USARTDIV}[3:0] >> 1 = 0x1$
  
  $\text{BRR} = 0x681$

- In case of oversampling by 8:
  
  USARTDIV = $2 \times \frac{48 \times 000 \times 000}{921 \times 600}$
  
  USARTDIV = 104 (0d104 = 0x68)
  
  BRR[3:0] = USARTDIV[3:0] >> 1 = 0x8 >> 1 = 0x4
  
  $\text{BRR} = 0x64$

### 37.5.8 Tolerance of the USART receiver to clock deviation

The USART asynchronous receiver operates correctly only if the total clock system deviation is less than the tolerance of the USART receiver.
The causes which contribute to the total deviation are:

- **DTRA**: deviation due to the transmitter error (which also includes the deviation of the transmitter's local oscillator)
- **DQUANT**: error due to the baud rate quantization of the receiver
- **DREC**: deviation of the receiver local oscillator
- **DTCL**: deviation due to the transmission line (generally due to the transceivers which can introduce an asymmetry between the low-to-high transition timing and the high-to-low transition timing)

\[
\text{DTRA} + \text{DQUANT} + \text{DREC} + \text{DTCL} + \text{DWU} < \text{USART receiver tolerance}
\]

where

\[
\text{DWU} = \frac{t_{\text{WUUSART}}}{\text{M[1:0]} \times \text{Tbit}}
\]

- when \( \text{M[1:0]} = 01 \):
  \[
  \text{DWU} = \frac{t_{\text{WUUSART}}}{11 \times \text{Tbit}}
  \]
- when \( \text{M[1:0]} = 00 \):
  \[
  \text{DWU} = \frac{t_{\text{WUUSART}}}{10 \times \text{Tbit}}
  \]
- when \( \text{M[1:0]} = 10 \):
  \[
  \text{DWU} = \frac{t_{\text{WUUSART}}}{9 \times \text{Tbit}}
  \]

\( t_{\text{WUUSART}} \) is the time between the detection of the start bit falling edge and the instant when the clock (requested by the peripheral) is ready and reaching the peripheral, and the regulator is ready.

The USART receiver can receive data correctly at up to the maximum tolerated deviation specified in Table 349, Table 350, depending on the following settings:

- 9-, 10- or 11-bit character length defined by the M bits in the USART_CR1 register
- Oversampling by 8 or 16 defined by the OVER8 bit in the USART_CR1 register
- Bits BRR[3:0] of USART_BRR register are equal to or different from 0000.
- Use of 1 bit or 3 bits to sample the data, depending on the value of the ONEBIT bit in the USART_CR3 register.

**Table 349. Tolerance of the USART receiver when BRR [3:0] = 0000**

<table>
<thead>
<tr>
<th>M bits</th>
<th>OVER8 bit = 0</th>
<th>OVER8 bit = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ONEBIT = 0</td>
<td>ONEBIT = 1</td>
</tr>
<tr>
<td>00</td>
<td>3.75%</td>
<td>4.375%</td>
</tr>
<tr>
<td>01</td>
<td>3.41%</td>
<td>3.97%</td>
</tr>
<tr>
<td>10</td>
<td>4.16%</td>
<td>4.86%</td>
</tr>
</tbody>
</table>
Table 350. Tolerance of the USART receiver when BRR[3:0] is different from 0000

<table>
<thead>
<tr>
<th>M bits</th>
<th>OVER8 bit = 0</th>
<th>OVER8 bit = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ONEBIT = 0</td>
<td>ONEBIT = 1</td>
</tr>
<tr>
<td>00</td>
<td>3.33%</td>
<td>3.88%</td>
</tr>
<tr>
<td>01</td>
<td>3.03%</td>
<td>3.53%</td>
</tr>
<tr>
<td>10</td>
<td>3.7%</td>
<td>4.31%</td>
</tr>
</tbody>
</table>

Note: The data specified in Table 349 and Table 350 may slightly differ in the special case when the received frames contain some Idle frames of exactly 10-bit times when M bits = 00 (11-bit times when M = 01 or 9-bit times when M = 10).

37.5.9 USART auto baud rate detection

The USART can detect and automatically set the USART_BRR register value based on the reception of one character. Automatic baud rate detection is useful under two circumstances:

- The communication speed of the system is not known in advance.
- The system is using a relatively low accuracy clock source and this mechanism enables the correct baud rate to be obtained without measuring the clock deviation.

The clock source frequency must be compatible with the expected communication speed.

- When oversampling by 16, the baud rate ranges from \( \frac{\text{usart_ker_ck_pres}}{65535} \) and \( \frac{\text{usart_ker_ck_pres}}{16} \).
- When oversampling by 8, the baud rate ranges from \( \frac{\text{usart_ker_ck_pres}}{65535} \) and \( \frac{\text{usart_ker_ck_pres}}{8} \).

Before activating the auto baud rate detection, the auto baud rate detection mode must be selected through the ABRMOD[1:0] field in the USART_CR2 register. There are four modes based on different character patterns. In these auto baud rate modes, the baud rate is measured several times during the synchronization data reception and each measurement is compared to the previous one.
These modes are the following:

- **Mode 0**: Any character starting with a bit at ‘1’.
  In this case the USART measures the duration of the start bit (falling edge to rising edge).

- **Mode 1**: Any character starting with a 10xx bit pattern.
  In this case, the USART measures the duration of the Start and of the 1st data bit. The measurement is done falling edge to falling edge, to ensure a better accuracy in the case of slow signal slopes.

- **Mode 2**: A 0x7F character frame (it may be a 0x7F character in LSB first mode or a 0xFE in MSB first mode).
  In this case, the baud rate is updated first at the end of the start bit (BRs), then at the end of bit 6 (based on the measurement done from falling edge to falling edge: BR6). Bit0 to bit6 are sampled at BRs while further bits of the character are sampled at BR6.

- **Mode 3**: A 0x55 character frame.
  In this case, the baud rate is updated first at the end of the start bit (BRs), then at the end of bit0 (based on the measurement done from falling edge to falling edge: BR0), and finally at the end of bit6 (BR6). Bit 0 is sampled at BRs, bit 1 to bit 6 are sampled at BR0, and further bits of the character are sampled at BR6. In parallel, another check is performed for each intermediate RX line transition. An error is generated if the transitions on RX are not sufficiently synchronized with the receiver (the receiver being based on the baud rate calculated on bit 0).

Prior to activating the auto baud rate detection, the USART_BRR register must be initialized by writing a non-zero baud rate value.

The automatic baud rate detection is activated by setting the ABREN bit in the USART_CR2 register. The USART then waits for the first character on the RX line. The auto baud rate operation completion is indicated by the setting of the ABRF flag in the USART_ISR register. If the line is noisy, the correct baud rate detection cannot be guaranteed. In this case the BRR value may be corrupted and the ABRE error flag is set. This also happens if the communication speed is not compatible with the automatic baud rate detection range (bit duration not between 16 and 65536 clock periods (oversampling by 16) and not between 8 and 65536 clock periods (oversampling by 8)).

The auto baud rate detection can be re-launched later by resetting the ABRF flag (by writing a ‘0’).

When FIFO management is disabled and an auto baud rate error occurs, the ABRE flag is set through RXNE and FE bits.

When FIFO management is enabled and an auto baud rate error occurs, the ABRE flag is set through RXFNE and FE bits.

If the FIFO mode is enabled, the auto baud rate detection should be made using the data on the first RXFIFO location. So, prior to launching the auto baud rate detection, make sure that the RXFIFO is empty by checking the RXFNE flag in USART_ISR register.

**Note:** The BRR value might be corrupted if the USART is disabled (UE = 0) during an auto baud rate operation.
37.5.10 USART multiprocessor communication

It is possible to perform USART multiprocessor communications (with several USARTs connected in a network). For instance one of the USARTs can be the master with its TX output connected to the RX inputs of the other USARTs, while the others are slaves with their respective TX outputs logically ANDed together and connected to the RX input of the master.

In multiprocessor configurations, it is often desirable that only the intended message recipient actively receives the full message contents, thus reducing redundant USART service overhead for all non addressed receivers.

The non-addressed devices can be placed in mute mode by means of the muting function. To use the mute mode feature, the MME bit must be set in the USART_CR1 register.

Note: When FIFO management is enabled and MME is already set, MME bit must not be cleared and then set again quickly (within two usart_ker_ck cycles), otherwise mute mode might remain active.

When the mute mode is enabled:
- none of the reception status bits can be set;
- all the receive interrupts are inhibited;
- the RWU bit in USART_ISR register is set to ‘1’. RWU can be controlled automatically by hardware or by software, through the MMRQ bit in the USART_RQR register, under certain conditions.

The USART can enter or exit from mute mode using one of two methods, depending on the WAKE bit in the USART_CR1 register:
- Idle Line detection if the WAKE bit is reset,
- Address Mark detection if the WAKE bit is set.

Idle line detection (WAKE = 0)

The USART enters mute mode when the MMRQ bit is written to ‘1’ and the RWU is automatically set.

The USART wakes up when an Idle frame is detected. The RWU bit is then cleared by hardware but the IDLE bit is not set in the USART_ISR register. An example of mute mode behavior using Idle line detection is given in Figure 539.
If the MMRQ is set while the IDLE character has already elapsed, mute mode is not entered (RWU is not set).

If the USART is activated while the line is IDLE, the idle state is detected after the duration of one IDLE frame (not only after the reception of one character frame).

4-bit/7-bit address mark detection (WAKE = 1)

In this mode, bytes are recognized as addresses if their MSB is a ‘1’, otherwise they are considered as data. In an address byte, the address of the targeted receiver is put in the 4 or 7 LSBs. The choice of 7 or 4 bit address detection is done using the ADDM7 bit. This 4-bit/7-bit word is compared by the receiver with its own address which is programmed in the ADD bits in the USART_CR2 register.

Note: In 7-bit and 9-bit data modes, address detection is done on 6-bit and 8-bit addresses (ADD[5:0] and ADD[7:0]) respectively.

The USART enters mute mode when an address character is received which does not match its programmed address. In this case, the RWU bit is set by hardware. The RXNE flag is not set for this address byte and no interrupt or DMA request is issued when the USART enters mute mode. When FIFO management is enabled, the software should ensure that there is at least one empty location in the RXFIFO before entering mute mode.

The USART also enters mute mode when the MMRQ bit is written to 1. The RWU bit is also automatically set in this case.

The USART exits from mute mode when an address character is received which matches the programmed address. Then the RWU bit is cleared and subsequent bytes are received normally. The RXNE/RXFNE bit is set for the address character since the RWU bit has been cleared.

Note: When FIFO management is enabled, when MMRQ is set while the receiver is sampling last bit of a data, this data may be received before effectively entering in mute mode

An example of mute mode behavior using address mark detection is given in Figure 540.
37.5.11 **USART Modbus communication**

The USART offers basic support for the implementation of Modbus/RTU and Modbus/ASCII protocols. Modbus/RTU is a half-duplex, block-transfer protocol. The control part of the protocol (address recognition, block integrity control and command interpretation) must be implemented in software.

The USART offers basic support for the end of the block detection, without software overhead or other resources.

**Modbus/RTU**

In this mode, the end of one block is recognized by a “silence” (idle line) for more than 2 character times. This function is implemented through the programmable timeout function.

The timeout function and interrupt must be activated, through the RTOEN bit in the USART_CR2 register and the RTOIE in the USART_CR1 register. The value corresponding to a timeout of 2 character times (for example 22 x bit time) must be programmed in the RTO register. When the receive line is idle for this duration, after the last stop bit is received, an interrupt is generated, informing the software that the current block reception is completed.

**Modbus/ASCII**

In this mode, the end of a block is recognized by a specific (CR/LF) character sequence. The USART manages this mechanism using the character match function.

By programming the LF ASCII code in the ADD[7:0] field and by activating the character match interrupt (CMIE = 1), the software is informed when a LF has been received and can check the CR/LF in the DMA buffer.
37.5.12 USART parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the USART_CR1 register. Depending on the frame length defined by the M bits, the possible USART frame formats are as listed in Table 351.

### Table 351. USART frame formats

<table>
<thead>
<tr>
<th>M bits</th>
<th>PCE bit</th>
<th>USART frame(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

1. Legends: SB: start bit, STB: stop bit, PB: parity bit. In the data register, the PB is always taking the MSB position (8th or 7th, depending on the M bit value).

#### Even parity

The parity bit is calculated to obtain an even number of “1s” inside the frame of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data = 00110101 and 4 bits are set, the parity bit is equal to 0 if even parity is selected (PS bit in USART_CR1 = 0).

#### Odd parity

The parity bit is calculated to obtain an odd number of “1s” inside the frame made of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data = 00110101 and 4 bits set, then the parity bit is equal to 1 if odd parity is selected (PS bit in USART_CR1 = 1).

#### Parity checking in reception

If the parity check fails, the PE flag is set in the USART_ISR register and an interrupt is generated if PEIE is set in the USART_CR1 register. The PE flag is cleared by software writing 1 to the PECF in the USART_ICR register.

#### Parity generation in transmission

If the PCE bit is set in USART_CR1, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit (even number of “1s” if even parity is selected (PS = 0) or an odd number of “1s” if odd parity is selected (PS=1).
37.5.13 USART LIN (local interconnection network) mode

This section is relevant only when LIN mode is supported. Refer to Section 37.4: USART implementation on page 1610.

The LIN mode is selected by setting the LINEN bit in the USART_CR2 register. In LIN mode, the following bits must be kept cleared:
- STOP[1:0] and CLKEN in the USART_CR2 register,
- SCEN, HDSEL and IREN in the USART_CR3 register.

LIN transmission

The procedure described in Section 37.5.4 has to be applied for LIN master transmission. It must be the same as for normal USART transmission with the following differences:
- Clear the M bit to configure 8-bit word length.
- Set the LINEN bit to enter LIN mode. In this case, setting the SBKRQ bit sends 13 ‘0’ bits as a break character. Then two bits of value ‘1’ are sent to enable the next start detection.

LIN reception

When LIN mode is enabled, the break detection circuit is activated. The detection is totally independent from the normal USART receiver. A break can be detected whenever it occurs, during Idle state or during a frame.

When the receiver is enabled (RE = 1 in USART_CR1), the circuit looks at the RX input for a start signal. The method for detecting start bits is the same when searching break characters or data. After a start bit has been detected, the circuit samples the next bits exactly like for the data (on the 8th, 9th and 10th samples). If 10 (when the LBDL = 0 in USART_CR2) or 11 (when LBDL = 1 in USART_CR2) consecutive bits are detected as ‘0’, and are followed by a delimiter character, the LBDF flag is set in USART_ISR. If the LBDIE bit = 1, an interrupt is generated. Before validating the break, the delimiter is checked for as it signifies that the RX line has returned to a high level.

If a ‘1’ is sampled before the 10 or 11 have occurred, the break detection circuit cancels the current detection and searches for a start bit again.

If the LIN mode is disabled (LINEN = 0), the receiver continues working as normal USART, without taking into account the break detection.

If the LIN mode is enabled (LINEN = 1), as soon as a framing error occurs (i.e. stop bit detected at ‘0’, which is the case for any break frame), the receiver stops until the break detection circuit receives either a ‘1’, if the break word was not complete, or a delimiter character if a break has been detected.

The behavior of the break detector state machine and the break flag is shown on the Figure 541: Break detection in LIN mode (11-bit break length - LBDL bit is set) on page 1636.

Examples of break frames are given on Figure 542: Break detection in LIN mode vs. Framing error detection on page 1637.
**Figure 541. Break detection in LIN mode (11-bit break length - LBDL bit is set)**

**Case 1: break signal not long enough => break discarded, LBDF is not set**

<table>
<thead>
<tr>
<th>RX line</th>
<th>Break frame</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capture strobe</td>
<td></td>
</tr>
<tr>
<td>Break state machine</td>
<td>Idle</td>
</tr>
<tr>
<td>Read samples</td>
<td>0</td>
</tr>
</tbody>
</table>

**Case 2: break signal just long enough => break detected, LBDF is set**

<table>
<thead>
<tr>
<th>RX line</th>
<th>Break frame</th>
<th>Delimiter is immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capture strobe</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Break state machine</td>
<td>Idle</td>
<td>Bit0</td>
</tr>
<tr>
<td>Read samples</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>LBDF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Case 3: break signal long enough => break detected, LBDF is set**

<table>
<thead>
<tr>
<th>RX line</th>
<th>Break frame</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capture strobe</td>
<td></td>
</tr>
<tr>
<td>Break state machine</td>
<td>Idle</td>
</tr>
<tr>
<td>Read samples</td>
<td>0</td>
</tr>
<tr>
<td>LBDF</td>
<td></td>
</tr>
</tbody>
</table>
37.5.14 USART synchronous mode

Master mode

The synchronous master mode is selected by programming the CLKEN bit in the USART_CR2 register to ‘1’. In synchronous mode, the following bits must be kept cleared:

- LINEN bit in the USART_CR2 register,
- SCEN, HDSEL and IREN bits in the USART_CR3 register.

In this mode, the USART can be used to control bidirectional synchronous serial communications in master mode. The CK pin is the output of the USART transmitter clock. No clock pulses are sent to the CK pin during start bit and stop bit. Depending on the state of the LBCL bit in the USART_CR2 register, clock pulses are, or are not, generated during the last valid data bit (address mark). The CPOL bit in the USART_CR2 register is used to select the clock polarity, and the CPHA bit in the USART_CR2 register is used to select the phase of the external clock (see Figure 543, Figure 544 and Figure 545).

During the Idle state, preamble and send break, the external CK clock is not activated.

In synchronous master mode, the USART transmitter operates exactly like in asynchronous mode. However, since CK is synchronized with TX (according to CPOL and CPHA), the data on TX is synchronous.

In synchronous master mode, the USART receiver operates in a different way compared to asynchronous mode. If RE is set to 1, the data are sampled on CK (rising or falling edge, depending on CPOL and CPHA), without any oversampling. A given setup and a hold time must be respected (which depends on the baud rate: 1/16 bit time).
Note: In master mode, the CK pin operates in conjunction with the TX pin. Thus, the clock is provided only if the transmitter is enabled (TE = 1) and data are being transmitted (USART_TDR data register written). This means that it is not possible to receive synchronous data without transmitting data.

Figure 543. USART example of synchronous master transmission

Figure 544. USART data clock timing diagram in synchronous master mode (M bits = 00)

*LBCL bit controls last data pulse
Slave mode

The synchronous slave mode is selected by programming the SLVEN bit in the USART_CR2 register to ‘1’. In synchronous slave mode, the following bits must be kept cleared:

- LINEN and CLKEN bits in the USART_CR2 register,
- SCEN, HDSEL and IREN bits in the USART_CR3 register.

In this mode, the USART can be used to control bidirectional synchronous serial communications in slave mode. The CK pin is the input of the USART in slave mode.

**Note:** When the peripheral is used in SPI slave mode, the frequency of peripheral clock source (usart_ker_ck_pres) must be greater than 3 times the CK input frequency.

The CPOL bit and the CPHA bit in the USART_CR2 register are used to select the clock polarity and the phase of the external clock, respectively (see Figure 546).

An underrun error flag is available in slave transmission mode. This flag is set when the first clock pulse for data transmission appears while the software has not yet loaded any value to USART_TDR.

The slave supports the hardware and software NSS management.
Slave select (NSS) pin management

The hardware or software slave select management can be set through the DIS_NSS bit in the USART_CR2 register:

- Software NSS management (DIS_NSS = 1)
  - The SPI slave is always selected and NSS input pin is ignored.
  - The external NSS pin remains free for other application uses.
- Hardware NSS management (DIS_NSS = 0)
  - The SPI slave selection depends on NSS input pin. The slave is selected when NSS is low and deselected when NSS is high.

**Note:** The LBCL (used only on SPI master mode), CPOL and CPHA bits have to be selected when the USART is disabled (UE = 0) to ensure that the clock pulses function correctly.

In SPI slave mode, the USART must be enabled before starting the master communications (or between frames while the clock is stable). Otherwise, if the USART slave is enabled while the master is in the middle of a frame, it becomes desynchronized with the master.

The data register of the slave needs to be ready before the first edge of the communication clock or before the end of the ongoing communication, otherwise the SPI slave transmits zeros.

**SPI slave underrun error**

When an underrun error occurs, the UDR flag is set in the USART_ISR register, and the SPI slave goes on sending the last data until the underrun error flag is cleared by software.

The underrun flag is set at the beginning of the frame. An underrun error interrupt is triggered if EIE bit is set in the USART_CR3 register.

The underrun error flag is cleared by setting bit UDRCF in the USART_ICR register.
In case of underrun error, it is still possible to write to the TDR register. Clearing the underrun error enables sending new data.

If an underrun error occurred and there is no new data written in TDR, then the TC flag is set at the end of the frame.

**Note:** An underrun error may occur if the moment the data is written to the USART_TDR is too close to the first CK transmission edge. To avoid this underrun error, the USART_TDR should be written 3 usart_ker_ck cycles before the first CK edge.

### 37.5.15 USART single-wire half-duplex communication

Single-wire half-duplex mode is selected by setting the HDSEL bit in the USART_CR3 register. In this mode, the following bits must be kept cleared:

- LINEN and CLKEN bits in the USART_CR2 register,
- SCEN and IREN bits in the USART_CR3 register.

The USART can be configured to follow a single-wire half-duplex protocol where the TX and RX lines are internally connected. The selection between half- and Full-duplex communication is made with a control bit HDSEL in USART_CR3.

As soon as HDSEL is written to ‘1’:

- The TX and RX lines are internally connected.
- The RX pin is no longer used.
- The TX pin is always released when no data is transmitted. Thus, it acts as a standard I/O in idle or in reception. It means that the I/O must be configured so that TX is configured as alternate function open-drain with an external pull-up.

Apart from this, the communication protocol is similar to normal USART mode. Any conflict on the line must be managed by software (for instance by using a centralized arbiter). In particular, the transmission is never blocked by hardware and continues as soon as data are written in the data register while the TE bit is set.

### 37.5.16 USART receiver timeout

The receiver timeout feature is enabled by setting the RTOEN bit in the USART_CR2 control register.

The timeout duration is programmed using the RTO bitfields in the USART_RTOR register.

The receiver timeout counter starts counting:

- from the end of the stop bit if STOP = ‘00’ or STOP = ‘11’
- from the end of the second stop bit if STOP = ‘10’.
- from the beginning of the stop bit if STOP = ‘01’.

When the timeout duration has elapsed, the RTOF flag in the USART_ISR register is set. A timeout is generated if RTOIE bit in USART_CR1 register is set.
37.5.17  USART smartcard mode

This section is relevant only when smartcard mode is supported. Refer to Section 37.4: USART implementation on page 1610.

Smartcard mode is selected by setting the SCEN bit in the USART_CR3 register. In smartcard mode, the following bits must be kept cleared:

- LINEN bit in the USART_CR2 register,
- HDSEL and IREN bits in the USART_CR3 register.

The CLKEN bit can also be set to provide a clock to the smartcard.

The smartcard interface is designed to support asynchronous smartcard protocol as defined in the ISO 7816-3 standard. Both \( T = 0 \) (character mode) and \( T = 1 \) (block mode) are supported.

The USART should be configured as:

- 8 bits plus parity: \( M = 1 \) and \( PCE = 1 \) in the USART_CR1 register
- 1.5 stop bits when transmitting and receiving data: \( STOP = '11' \) in the USART_CR2 register. It is also possible to choose 0.5 stop bit for reception.

In \( T = 0 \) (character) mode, the parity error is indicated at the end of each character during the guard time period.

*Figure 547* shows examples of what can be seen on the data line with and without parity error.

*Figure 547. ISO 7816-3 asynchronous protocol*

When connected to a smartcard, the TX output of the USART drives a bidirectional line that is also driven by the smartcard. The TX pin must be configured as open drain.

Smartcard mode implements a single wire half duplex communication protocol.

- Transmission of data from the transmit shift register is guaranteed to be delayed by a minimum of 1/2 baud clock. In normal operation a full transmit shift register starts shifting on the next baud clock edge. In smartcard mode this transmission is further delayed by a guaranteed 1/2 baud clock.
- In transmission, if the smartcard detects a parity error, it signals this condition to the USART by driving the line low (NACK). This NACK signal (pulling transmit line low for 1 baud clock) causes a framing error on the transmitter side (configured with 1.5 stop bits). The USART can handle automatic re-sending of data according to the protocol.
The number of retries is programmed in the SCARCNT bitfield. If the USART continues receiving the NACK after the programmed number of retries, it stops transmitting and signals the error as a framing error. The TXE bit (TXFNF bit in case FIFO mode is enabled) may be set using the TXFRQ bit in the USART_RQR register.

- Smartcard auto-retry in transmission: A delay of 2.5 baud periods is inserted between the NACK detection by the USART and the start bit of the repeated character. The TC bit is set immediately at the end of reception of the last repeated character (no guardtime). If the software wants to repeat it again, it must insure the minimum 2 baud periods required by the standard.

- If a parity error is detected during reception of a frame programmed with a 1.5 stop bit period, the transmit line is pulled low for a baud clock period after the completion of the receive frame. This is to indicate to the smartcard that the data transmitted to the USART has not been correctly received. A parity error is NACKed by the receiver if the NACK control bit is set, otherwise a NACK is not transmitted (to be used in T = 1 mode). If the received character is erroneous, the RXNE (RXFNE in case FIFO mode is enabled)/receive DMA request is not activated. According to the protocol specification, the smartcard must resend the same character. If the received character is still erroneous after the maximum number of retries specified in the SCARCNT bitfield, the USART stops transmitting the NACK and signals the error as a parity error.

- Smartcard auto-retry in reception: the BUSY flag remains set if the USART NACKs the card but the card doesn’t repeat the character.

- In transmission, the USART inserts the Guard Time (as programmed in the Guard Time register) between two successive characters. As the Guard Time is measured after the stop bit of the previous character, the GT[7:0] register must be programmed to the desired CGT (Character Guard Time, as defined by the 7816-3 specification) minus 12 (the duration of one character).

- The assertion of the TC flag can be delayed by programming the Guard Time register. In normal operation, TC is asserted when the transmit shift register is empty and no further transmit requests are outstanding. In smartcard mode an empty transmit shift register triggers the Guard Time counter to count up to the programmed value in the Guard Time register. TC is forced low during this time. When the Guard Time counter reaches the programmed value TC is asserted high. The TCBGT flag can be used to detect the end of data transfer without waiting for guard time completion. This flag is set just after the end of frame transmission and if no NACK has been received from the card.

- The deassertion of TC flag is unaffected by smartcard mode.

- If a framing error is detected on the transmitter end (due to a NACK from the receiver), the NACK is not detected as a start bit by the receive block of the transmitter. According to the ISO protocol, the duration of the received NACK can be 1 or 2 baud clock periods.

- On the receiver side, if a parity error is detected and a NACK is transmitted the receiver does not detect the NACK as a start bit.

*Note:* Break characters are not significant in smartcard mode. A 0x00 data with a framing error is treated as data and not as a break.

No Idle frame is transmitted when toggling the TE bit. The Idle frame (as defined for the other configurations) is not defined by the ISO protocol.

*Figure 548* shows how the NACK signal is sampled by the USART. In this example the USART is transmitting data and is configured with 1.5 stop bits. The receiver part of the USART is enabled in order to check the integrity of the data and the NACK signal.
The USART can provide a clock to the smartcard through the CK output. In smartcard mode, CK is not associated to the communication but is simply derived from the internal peripheral input clock through a 5-bit prescaler. The division ratio is configured in the USART_GTPR register. CK frequency can be programmed from usart_ker_ck_pres/2 to usart_ker_ck_pres/62, where usart_ker_ck_pres is the peripheral input clock divided by a programmed prescaler.

### Block mode (T = 1)

In T = 1 (block) mode, the parity error transmission can be deactivated by clearing the NACK bit in the USART_CR3 register.

When requesting a read from the smartcard, in block mode, the software must program the RTOR register to the BWT (block wait time) - 11 value. If no answer is received from the card before the expiration of this period, a timeout interrupt is generated. If the first character is received before the expiration of the period, it is signaled by the RXNE/RXFNE interrupt.

**Note:** The RXNE/RXFNE interrupt must be enabled even when using the USART in DMA mode to read from the smartcard in block mode. In parallel, the DMA must be enabled only after the first received byte.

After the reception of the first character (RXNE/RXFNE interrupt), the RTO register must be programmed to the CWT (character wait time -11 value), in order to enable the automatic check of the maximum wait time between two consecutive characters. This time is expressed in baud time units. If the smartcard does not send a new character in less than the CWT period after the end of the previous character, the USART signals it to the software through the RTOF flag and interrupt (when RTOIE bit is set).

**Note:** As in the smartcard protocol definition, the BWT/CWT values should be defined from the beginning (start bit) of the last character. The RTO register must be programmed to BWT - 11 or CWT -11, respectively, taking into account the length of the last character itself.

A block length counter is used to count all the characters received by the USART. This counter is reset when the USART is transmitting. The length of the block is communicated by the smartcard in the third byte of the block (prologue field). This value must be programmed to the BLEN field in the USART_RTOR register. When using DMA mode, before the start of the block, this register field must be programmed to the minimum value.
With this value, an interrupt is generated after the 4th received character. The software must read the LEN field (third byte), its value must be read from the receive buffer.

In interrupt driven receive mode, the length of the block may be checked by software or by programming the BLEN value. However, before the start of the block, the maximum value of BLEN (0xFF) may be programmed. The real value is programmed after the reception of the third character.

If the block is using the LRC longitudinal redundancy check (1 epilogue byte), the BLEN = LEN. If the block is using the CRC mechanism (2 epilog bytes), BLEN = LEN+1 must be programmed. The total block length (including prologue, epilogue and information fields) equals BLEN+4. The end of the block is signaled to the software through the EOBF flag and interrupt (when EOBIE bit is set).

If the block is using the LRC longitudinal redundancy check (1 epilogue byte), the BLEN = LEN. If the block is using the CRC mechanism (2 epilog bytes), BLEN = LEN+1 must be programmed. The total block length (including prologue, epilogue and information fields) equals BLEN+4. The end of the block is signaled to the software through the EOBF flag and interrupt (when EOBIE bit is set).

In case of an error in the block length, the end of the block is signaled by the RTO interrupt (Character Wait Time overflow).

**Note:** The error checking code (LRC/CRC) must be computed/verified by software.

**Direct and inverse convention**

The smartcard protocol defines two conventions: direct and inverse.

The direct convention is defined as: LSB first, logical bit value of 1 corresponds to a H state of the line and parity is even. In order to use this convention, the following control bits must be programmed: MSBFIRST = 0, DATAINV = 0 (default values).

The inverse convention is defined as: MSB first, logical bit value 1 corresponds to an L state on the signal line and parity is even. In order to use this convention, the following control bits must be programmed: MSBFIRST = 1, DATAINV = 1.

**Note:** When logical data values are inverted (0 = H, 1 = L), the parity bit is also inverted in the same way.

In order to recognize the card convention, the card sends the initial character, TS, as the first character of the ATR (Answer To Reset) frame. The two possible patterns for the TS are: LHHL LLL LLH and LHHL HHH LLH.

- (H) LHHL LLL LLH sets up the inverse convention: state L encodes value 1 and moment 2 conveys the most significant bit (MSB first). When decoded by inverse convention, the conveyed byte is equal to ‘3F’.
- (H) LHHL HHH LLH sets up the direct convention: state H encodes value 1 and moment 2 conveys the least significant bit (LSB first). When decoded by direct convention, the conveyed byte is equal to ‘3B’.

Character parity is correct when there is an even number of bits set to 1 in the nine moments 2 to 10.

As the USART does not know which convention is used by the card, it needs to be able to recognize either pattern and act accordingly. The pattern recognition is not done in hardware, but through a software sequence. Moreover, assuming that the USART is configured in direct convention (default) and the card answers with the inverse convention, TS = LHHL LLL LLH results in a USART received character of 03 and an odd parity.
Therefore, two methods are available for TS pattern recognition:

**Method 1**
The USART is programmed in standard smartcard mode/direct convention. In this case, the TS pattern reception generates a parity error interrupt and error signal to the card.

- The parity error interrupt informs the software that the card did not answer correctly in direct convention. Software then reprograms the USART for inverse convention
- In response to the error signal, the card retries the same TS character, and it is correctly received this time, by the reprogrammed USART.

Alternatively, in answer to the parity error interrupt, the software may decide to reprogram the USART and to also generate a new reset command to the card, then wait again for the TS.

**Method 2**
The USART is programmed in 9-bit/no-parity mode, no bit inversion. In this mode it receives any of the two TS patterns as:

- (H) LHHL LLL LLH = 0x103: inverse convention to be chosen
- (H) LHHL HHH LLH = 0x13B: direct convention to be chosen

The software checks the received character against these two patterns and, if any of them match, then programs the USART accordingly for the next character reception.

If none of the two is recognized, a card reset may be generated in order to restart the negotiation.

**37.5.18 USART IrDA SIR ENDEC block**

This section is relevant only when IrDA mode is supported. Refer to *Section 37.4: USART implementation on page 1610.*

IrDA mode is selected by setting the IREN bit in the USART_CR3 register. In IrDA mode, the following bits must be kept cleared:

- LINEN, STOP and CLKEN bits in the USART_CR2 register,
- SCEN and HDSEL bits in the USART_CR3 register.

The IrDA SIR physical layer specifies use of a Return to Zero, Inverted (RZI) modulation scheme that represents logic 0 as an infrared light pulse (see *Figure 549*).

The SIR Transmit encoder modulates the Non Return to Zero (NRZ) transmit bit stream output from USART. The output pulse stream is transmitted to an external output driver and infrared LED. USART supports only bit rates up to 115.2 kbaud for the SIR ENDEC. In normal mode the transmitted pulse width is specified as 3/16 of a bit period.

The SIR receive decoder demodulates the return-to-zero bit stream from the infrared detector and outputs the received NRZ serial bit stream to the USART. The decoder input is normally high (marking state) in the Idle state. The transmit encoder output has the opposite polarity to the decoder input. A start bit is detected when the decoder input is low.

- IrDA is a half duplex communication protocol. If the Transmitter is busy (when the USART is sending data to the IrDA encoder), any data on the IrDA receive line is ignored by the IrDA decoder and if the Receiver is busy (when the USART is receiving decoded data from the USART), data on the TX from the USART to IrDA is not
encoded. While receiving data, transmission should be avoided as the data to be transmitted could be corrupted.

- A ‘0’ is transmitted as a high pulse and a ‘1’ is transmitted as a ‘0’. The width of the pulse is specified as 3/16th of the selected bit period in normal mode (see Figure 550).
- The SIR decoder converts the IrDA compliant receive signal into a bit stream for USART.
- The SIR receive logic interprets a high state as a logic one and low pulses as logic zeros.
- The transmit encoder output has the opposite polarity to the decoder input. The SIR output is in low state when Idle.
- The IrDA specification requires the acceptance of pulses greater than 1.41 µs. The acceptable pulse width is programmable. Glitch detection logic on the receiver end filters out pulses of width less than 2 PSC periods (PSC is the prescaler value programmed in the USART_GTPR). Pulses of width less than 1 PSC period are always rejected, but those of width greater than one and less than two periods may be accepted or rejected, those greater than two periods are accepted as a pulse. The IrDA encoder/decoder doesn’t work when PSC = 0.
- The receiver can communicate with a low-power transmitter.
- In IrDA mode, the stop bits in the USART_CR2 register must be configured to ‘1 stop bit’.

**IrDA low-power mode**

- **Transmitter**
  In low-power mode, the pulse width is not maintained at 3/16 of the bit period. Instead, the width of the pulse is 3 times the low-power baud rate which can be a minimum of 1.42 MHz. Generally, this value is 1.8432 MHz (1.42 MHz < PSC < 2.12 MHz). A low-power mode programmable divisor divides the system clock to achieve this value.
- **Receiver**
  Receiving in low-power mode is similar to receiving in normal mode. For glitch detection the USART should discard pulses of duration shorter than 1/PSC. A valid low is accepted only if its duration is greater than 2 periods of the IrDA low-power Baud clock (PSC value in the USART_GTPR).

**Note:** A pulse of width less than two and greater than one PSC period(s) may or may not be rejected. The receiver set up time should be managed by software. The IrDA physical layer specification specifies a minimum of 10 ms delay between transmission and reception (IrDA is a half duplex protocol).
Figure 549. IrDA SIR ENDEC block diagram

Figure 550. IrDA data modulation (3/16) - normal mode
37.5.19 Continuous communication using USART and DMA

The USART is capable of performing continuous communications using the DMA. The DMA requests for Rx buffer and Tx buffer are generated independently.

**Note:** Refer to Section 37.4: USART implementation on page 1610 to determine if the DMA mode is supported. If DMA is not supported, use the USART as explained in Section 37.5.6. To perform continuous communications when the FIFO is disabled, clear the TXE/RXNE flags in the USART_ISR register.

**Transmission using DMA**

DMA mode can be enabled for transmission by setting DMAT bit in the USART_CR3 register. Data are loaded from an SRAM area configured using the DMA peripheral (refer to the corresponding Direct memory access controller section) to the USART_TDR register whenever the TXE flag (TXFNF flag if FIFO mode is enabled) is set. To map a DMA channel for USART transmission, use the following procedure (x denotes the channel number):

1. Write the USART_TDR register address in the DMA control register to configure it as the destination of the transfer. The data is moved to this address from memory after each TXE (or TXFNF if FIFO mode is enabled) event.
2. Write the memory address in the DMA control register to configure it as the source of the transfer. The data is loaded into the USART_TDR register from this memory area after each TXE (or TXFNF if FIFO mode is enabled) event.
3. Configure the total number of bytes to be transferred to the DMA control register.
4. Configure the channel priority in the DMA register.
5. Configure DMA interrupt generation after half/full transfer as required by the application.
6. Clear the TC flag in the USART_ISR register by setting the TCCF bit in the USART_ICR register.
7. Activate the channel in the DMA register.

When the number of data transfers programmed in the DMA Controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

In transmission mode, once the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the TC flag can be monitored to make sure that the USART communication is complete. This is required to avoid corrupting the last transmission before disabling the USART or before the system enters a low-power mode when the peripheral clock is disabled. Software must wait until TC = 1. The TC flag remains cleared during all data transfers and it is set by hardware at the end of transmission of the last frame.
Figure 551. Transmission using DMA

<table>
<thead>
<tr>
<th>TX line</th>
<th>Idle preamble</th>
<th>Frame 1</th>
<th>Frame 2</th>
<th>Frame 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXE flag</td>
<td>Set by hardware</td>
<td>cleared by DMA read</td>
<td>Set by hardware</td>
<td>cleared by DMA read</td>
</tr>
<tr>
<td>DMA request</td>
<td></td>
<td></td>
<td></td>
<td>Ignored by the DMA because the transfer is complete</td>
</tr>
<tr>
<td>USART_TDR</td>
<td>F1</td>
<td>F2</td>
<td>F3</td>
<td></td>
</tr>
<tr>
<td>TC flag</td>
<td></td>
<td></td>
<td></td>
<td>Set by hardware</td>
</tr>
<tr>
<td>DMA writes USART_TDR</td>
<td>DMA writes F1 into USART_TDR</td>
<td>DMA writes F2 into USART_TDR</td>
<td>DMA writes F3 into USART_TDR</td>
<td>The DMA transfer is complete (TCIF=1 in DMA_ISR)</td>
</tr>
<tr>
<td>DMA TCIF flag (transfer complete)</td>
<td>Software waits until TC=1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software configures DMA to send 3 data blocks and enables USART</td>
<td>DMA writes F1 into USART_TDR</td>
<td>DMA writes F2 into USART_TDR</td>
<td>DMA writes F3 into USART_TDR</td>
<td></td>
</tr>
</tbody>
</table>

Note: When FIFO management is enabled, the DMA request is triggered by Transmit FIFO not full (i.e. TXFNF = 1).

Reception using DMA

DMA mode can be enabled for reception by setting the DMAR bit in USART_CR3 register. Data are loaded from the USART_RDR register to an SRAM area configured using the DMA peripheral (refer to the corresponding Direct memory access controller section) whenever a data byte is received. To map a DMA channel for USART reception, use the following procedure:

1. Write the USART_RDR register address in the DMA control register to configure it as the source of the transfer. The data is moved from this address to the memory after each RXNE (RXFNE in case FIFO mode is enabled) event.
2. Write the memory address in the DMA control register to configure it as the destination of the transfer. The data is loaded from USART_RDR to this memory area after each RXNE (RXFNE in case FIFO mode is enabled) event.
3. Configure the total number of bytes to be transferred to the DMA control register.
4. Configure the channel priority in the DMA control register.
5. Configure interrupt generation after half/ full transfer as required by the application.
6. Activate the channel in the DMA control register.

When the number of data transfers programmed in the DMA Controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.
**Figure 552. Reception using DMA**

<table>
<thead>
<tr>
<th>TX line</th>
<th>Frame 1</th>
<th>Frame 2</th>
<th>Frame 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXNE flag</td>
<td>Set by hardware</td>
<td>cleared by DMA read</td>
<td>cleared by hardware</td>
</tr>
<tr>
<td>DMA request</td>
<td></td>
<td></td>
<td>cleared by software</td>
</tr>
<tr>
<td>USART_RDR</td>
<td>F1</td>
<td>F2</td>
<td>F3</td>
</tr>
<tr>
<td>DMA reads USART_RDR</td>
<td>DMA reads F1 from USART RDR</td>
<td>DMA reads F2 from USART RDR</td>
<td>DMA reads F3 from USART RDR</td>
</tr>
<tr>
<td>DMA TCIF flag (transfer complete)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Software configures the DMA to receive 3 data blocks and enables the USART.

**Note:** When FIFO management is enabled, the DMA request is triggered by Receive FIFO not empty (i.e. RXFNE = 1).

**Error flagging and interrupt generation in multibuffer communication**

If any error occurs during a transaction in multibuffer communication mode, the error flag is asserted after the current byte. An interrupt is generated if the interrupt enable flag is set. For framing error, overrun error and noise flag which are asserted with RXNE (RXFNE in case FIFO mode is enabled) in single byte reception, there is a separate error flag interrupt enable bit (EIE bit in the USART CR3 register), which, if set, enables an interrupt after the current byte if any of these errors occur.

### 37.5.20 RS232 hardware flow control and RS485 Driver Enable

It is possible to control the serial data flow between 2 devices by using the CTS input and the RTS output. The **Figure 553** shows how to connect 2 devices in this mode:
RS232 RTS and CTS flow control can be enabled independently by writing the RTSE and CTSE bits to '1' in the USART_CR3 register.

**RS232 RTS flow control**

If the RTS flow control is enabled (RTSE = 1), then RTS is deasserted (tied low) as long as the USART receiver is ready to receive a new data. When the receive register is full, RTS is asserted, indicating that the transmission is expected to stop at the end of the current frame. Figure 554 shows an example of communication with RTS flow control enabled.

![Figure 554. RS232 RTS flow control](image)

**Note:** When FIFO mode is enabled, RTS is asserted only when RXFIFO is full.

**RS232 CTS flow control**

If the CTS flow control is enabled (CTSE = 1), then the transmitter checks the CTS input before transmitting the next frame. If CTS is deasserted (tied low), then the next data is transmitted (assuming that data is to be transmitted, in other words, if TXE/TXFE = 0), else the transmission does not occur. When CTS is asserted during a transmission, the current transmission is completed before the transmitter stops.

When CTSE = 1, the CTSIF status bit is automatically set by hardware as soon as the CTS input toggles. It indicates when the receiver becomes ready or not ready for communication. An interrupt is generated if the CTSIE bit in the USART_CR3 register is set. Figure 555 shows an example of communication with CTS flow control enabled.
RS485 driver enable

The driver enable feature is enabled by setting bit DEM in the USART_CR3 control register. This enables the user to activate the external transceiver control, through the DE (Driver Enable) signal. The assertion time is the time between the activation of the DE signal and the beginning of the start bit. It is programmed using the DEAT [4:0] bitfields in the USART_CR1 control register. The deassertion time is the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE signal. It is programmed using the DEDT [4:0] bitfields in the USART_CR1 control register. The polarity of the DE signal can be configured using the DEP bit in the USART_CR3 control register.

In USART, the DEAT and DEDT are expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).

Note: For correct behavior, CTS must be deasserted at least 3 USART clock source periods before the end of the current character. In addition it should be noted that the CTSCF flag may not be set for pulses shorter than 2 x PCLK periods.
37.5.21 USART low-power management

The USART has advanced low-power mode functions, that enables transferring properly data even when the usart_pclk clock is disabled.

The USART is able to wake up the MCU from low-power mode when the UESM bit is set.

When the usart_pclk is gated, the USART provides a wake-up interrupt (usart_wkup) if a specific action requiring the activation of the usart_pclk clock is needed:

- If FIFO mode is disabled
  usart_pclk clock has to be activated to empty the USART data register.
  In this case, the usart_wkup interrupt source is RXNE set to ‘1’. The RXNEIE bit must be set before entering low-power mode.

- If FIFO mode is enabled
  usart_pclk clock has to be activated to:
  - to fill the TXFIFO
  - or to empty the RXFIFO
  In this case, the usart_wkup interrupt source can be:
  - RXFIFO not empty. In this case, the RXFNEIE bit must be set before entering low-power mode.
  - RXFIFO full. In this case, the RXFFIE bit must be set before entering low-power mode, the number of received data corresponds to the RXFIFO size, and the RXFF flag is not set.
  - TXFIFO empty. In this case, the TXFEIE bit must be set before entering low-power mode.

This enables sending/receiving the data in the TXFIFO/RXFIFO during low-power mode.

To avoid overrun/underrun errors and transmit/receive data in low-power mode, the usart_wkup interrupt source can be one of the following events:

- TXFIFO threshold reached. In this case, the TXFTIE bit must be set before entering low-power mode.
- RXFIFO threshold reached. In this case, the RXFTIE bit must be set before entering low-power mode.

For example, the application can set the threshold to the maximum RXFIFO size if the wake-up time is less than the time required to receive a single byte across the line.

Using the RXFIFO full, TXFIFO empty, RXFIFO not empty and RXFIFO/TXFIFO threshold interrupts to wake up the MCU from low-power mode enables doing as many USART transfers as possible during low-power mode with the benefit of optimizing consumption.

Alternatively, a specific usart_wkup interrupt can be selected through the WUS bitfields.

When the wake-up event is detected, the WUF flag is set by hardware and a usart_wkup interrupt is generated if the WUFIE bit is set.
Note: Before entering low-power mode, make sure that no USART transfers are ongoing. Checking the BUSY flag cannot ensure that low-power mode is never entered when data reception is ongoing.

The WUF flag is set when a wake-up event is detected, independently of whether the MCU is in low-power or active mode.

When entering low-power mode just after having initialized and enabled the receiver, the REACK bit must be checked to make sure the USART is enabled.

When DMA is used for reception, it must be disabled before entering low-power mode and re-enabled when exiting from low-power mode.

When the FIFO is enabled, waking up from low-power mode on address match is only possible when mute mode is enabled.

Using mute mode with low-power mode

If the USART is put into mute mode before entering low-power mode:

- Wake-up from mute mode on idle detection must not be used, because idle detection cannot work in low-power mode.
- If the wake-up from mute mode on address match is used, then the low-power mode wake-up source must also be the address match. If the RXNE flag was set when entering the low-power mode, the interface remains in mute mode upon address match and wake up from low-power mode.

Note: When FIFO management is enabled, mute mode can be used with wake-up from low-power mode without any constraints (i.e. the two points mentioned above about mute and low-power mode are valid only when FIFO management is disabled).

Wake-up from low-power mode when USART kernel clock (usart_ker_ck) is OFF in low-power mode

If during low-power mode, the usart_ker_ck clock is switched OFF when a falling edge on the USART receive line is detected, the USART interface requests the usart_ker_ck clock to be switched ON thanks to the usart_ker_ck_req signal. usart_ker_ck is then used for the frame reception.

If the wake-up event is verified, the MCU wakes up from low-power mode and data reception goes on normally.

If the wake-up event is not verified, usart_ker_ck is switched OFF again, the MCU is not woken up and remains in low-power mode, and the kernel clock request is released.

The example below shows the case of a wake-up event programmed to “address match detection” and FIFO management disabled.
Figure 556 shows the USART behavior when the wake-up event is verified.

**Figure 556. Wake-up event verified (wake-up event = address match, FIFO disabled)**

![Diagram showing USART behavior when wake-up event is verified](image1)

Figure 557 shows the USART behavior when the wake-up event is not verified.

**Figure 557. Wake-up event not verified (wake-up event = address match, FIFO disabled)**

![Diagram showing USART behavior when wake-up event is not verified](image2)

**Note:** The figures above are valid when address match or any received frame is used as wake-up event. If the wake-up event is the start bit detection, the USART sends the wake-up event to the MCU at the end of the start bit.
Determining the maximum USART baud rate that enables to correctly wake up the device from low-power mode

The maximum baud rate that enables to correctly wake up the device from low-power mode depends on the wake-up time parameter (refer to the device datasheet) and on the USART receiver tolerance (see Section 37.5.8: Tolerance of the USART receiver to clock deviation).

Let us take the example of OVER8 = 0, M bits = '01', ONEBIT = 0 and BRR [3:0] = 0000. In these conditions, according to Table 349: Tolerance of the USART receiver when BRR [3:0] = 0000, the USART receiver tolerance equals 3.41%.

Let us take the example of OVER8 = 0, M bits = '01', ONEBIT = 0 and BRR [3:0] = 0000. In these conditions, according to Table 349: Tolerance of the USART receiver when BRR [3:0] = 0000, the USART receiver tolerance equals 3.41%.

\[
D_{WU\text{max}} = \frac{t_{WU\text{USART}}}{11 \times T_{\text{bit Min}}}
\]

\[
T_{\text{bit Min}} = \frac{t_{WU\text{USART}}}{11 \times D_{WU\text{max}}}
\]

where \( t_{WU\text{USART}} \) is the wake-up time from low-power mode.

If we consider the ideal case where DTRA, DQUANT, DREC and DTCL parameters are at 0%, the maximum value of DWU is 3.41%. In reality, we need to consider at least the \( \text{usart}_\text{ker}_\text{ck} \) inaccuracy.

For example, if HSI16 is used as \( \text{usart}_\text{ker}_\text{ck} \), and the HSI16 inaccuracy is of 1%, then we obtain:

\[
t_{WU\text{USART}} = 3 \, \mu s
\]

\[
D_{WU\text{max}} = 3.41% - 1% = 2.41%
\]

\[
T_{\text{bit Min}} = 3 \, \mu s / (11 \times 2.41%) = 11.32 \, \mu s.
\]

As a result, the maximum baud rate that enables to wake up correctly from low-power mode is: \( 1/11.32 \, \mu s = 88.36 \, \text{Kbaud} \).

### 37.6 USART in low-power modes

Table 352. Effect of low-power modes on the USART

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect. USART interrupts cause the device to exit Sleep mode.</td>
</tr>
<tr>
<td>Stop(^1)</td>
<td>The content of the USART registers is kept. The USART is able to wake up the microcontroller from Stop mode when the USART is clocked by an oscillator available in Stop mode.</td>
</tr>
<tr>
<td>Standby</td>
<td>The USART peripheral is powered down and must be reinitialized after exiting Standby mode.</td>
</tr>
</tbody>
</table>

1. Refer to Section 37.4: USART implementation to know if the wake-up from Stop mode is supported for a given peripheral instance. If an instance is not functional in a given Stop mode, it must be disabled before entering this Stop mode.
# 37.7 USART interrupts

Refer to Table 353 for a detailed description of all USART interrupt requests.

## Table 353. USART interrupt requests

<table>
<thead>
<tr>
<th>Interrupt vector</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable Control bit</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop(1) modes</th>
<th>Exit from Standby mode</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>USART or UART</strong></td>
<td>Transmit data register empty</td>
<td>TXE</td>
<td>TXEIE</td>
<td>Write TDR</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Transmit FIFO not Full</td>
<td>TXFNF</td>
<td>TXFNFIE</td>
<td>TXFIFO full</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Transmit FIFO Empty</td>
<td>TXFE</td>
<td>TXFEIE</td>
<td>Write TDR or write 1 in TXFRQ</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Transmit FIFO threshold reached</td>
<td>TXFT</td>
<td>TXFTIE</td>
<td>Write TDR</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>CTS interrupt</td>
<td>CTSIF</td>
<td>CTSIE</td>
<td>Write 1 in CTSCF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Transmission Complete</td>
<td>TC</td>
<td>TCIE</td>
<td>Write TDR or write 1 in TCCF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Transmission Complete Before Guard Time</td>
<td>TCBGT</td>
<td>TCBGTIE</td>
<td>Write TDR or write 1 in TCBGT</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Receive data register not empty (data ready to be read)</td>
<td>RXNE</td>
<td>RXNEIE</td>
<td>Read RDR or write 1 in RXFRQ</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Receive FIFO Not Empty</td>
<td>RXFNE</td>
<td>RXFNEIE</td>
<td>Read RDR until RXFIFO empty or write 1 in RXFRQ</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Receive FIFO Full</td>
<td>RXFF</td>
<td>RXFFIE</td>
<td>Read RDR</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Receive FIFO threshold reached</td>
<td>RXFT</td>
<td>RXFTIE</td>
<td>Read RDR</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Overrun error detected</td>
<td>ORE</td>
<td>RXNEIE/ RXFNEIE</td>
<td>Write 1 in OREC</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Idle line detected</td>
<td>IDLE</td>
<td>IDLEIE</td>
<td>Write 1 in IDLECF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Parity error</td>
<td>PE</td>
<td>PEIE</td>
<td>Write 1 in PECF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>LIN break</td>
<td>LBDF</td>
<td>LBDIE</td>
<td>Write 1 in LBDCF</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Noise error in multibuffer communication</td>
<td>NE</td>
<td></td>
<td>Write 1 in NFCF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Overrun error in multibuffer communication</td>
<td>ORE</td>
<td>EIE</td>
<td>Write 1 in OREC</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Framing Error in multibuffer communication</td>
<td>FE</td>
<td></td>
<td>Write 1 in FECF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Character match</td>
<td>CMF</td>
<td>CMIE</td>
<td>Write 1 in CMCF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Receiver timeout</td>
<td>RTOF</td>
<td>RTOFIE</td>
<td>Write 1 in RTOCCF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>End of Block</td>
<td>EOBF</td>
<td>EOBIE</td>
<td>Write 1 in EOBCCF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>Wake-up from low-power mode</td>
<td>WUF</td>
<td>WUFIE</td>
<td>Write 1 in WUC</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>USART or UART</strong></td>
<td>SPI slave underrun error</td>
<td>UDR</td>
<td>EIE</td>
<td>Write 1 in UDRCF</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

1. The USART can wake up the device from Stop mode only if the peripheral instance supports the wake-up from Stop mode feature. Refer to Section 37.4: USART implementation for the list of supported Stop modes.
2. RXFF flag is asserted if the USART receives n+1 data (n being the RXFIFO size): n data in the RXFIFO and 1 data in USART_RDR. In Stop mode, USART_RDR is not clocked. As a result, this register is not written and once n data are received and written in the RXFIFO, the RXFF interrupt is asserted (RXFF flag is not set).

3. When OVRDIS = 0.

37.8 USART registers

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

The peripheral registers have to be accessed by words (32 bits).

37.8.1 USART control register 1 (USART_CR1)

Address offset: 0x00

Reset value: 0x0000 0000

The same register can be used in FIFO mode enabled (this section) and FIFO mode disabled (next section).

FIFO mode enabled

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXFFIE</td>
<td>TXFEIE</td>
<td>FIFOEN</td>
<td>M1</td>
<td>EOBIE</td>
<td>RTOIE</td>
<td>DEAT[4:0]</td>
<td>DEDT[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31 RXFFIE: RXFIFO full interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated when RXFF = 1 in the USART_ISR register

Bit 30 TXFEIE: TXFIFO empty interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated when TXFE = 1 in the USART_ISR register

Bit 29 FIFOEN: FIFO mode enable
This bit is set and cleared by software.
0: FIFO mode is disabled.
1: FIFO mode is enabled.

This bitfield can only be written when the USART is disabled (UE = 0).

Note: FIFO mode can be used on standard UART communication, in SPI master/slave mode and in smartcard modes only. It must not be enabled in IrDA and LIN modes.
Bit 28  **M1**: Word length
This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.

- M[1:0] = '00': 1 start bit, 8 Data bits, n Stop bit
- M[1:0] = '01': 1 start bit, 9 Data bits, n Stop bit
- M[1:0] = '10': 1 start bit, 7 Data bits, n Stop bit

This bit can only be written when the USART is disabled (UE = 0).

**Note:** In 7-bits data length mode, the smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.

Bit 27  **EOBIE**: End-of-block interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated when the EOBF flag is set in the USART_ISR register

**Note:** If the USART does not support smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 26  **RTOIE**: Receiver timeout interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated when the RTOF bit is set in the USART_ISR register.

**Note:** If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Section 37.4: USART implementation on page 1610.

Bits 25:21  **DEAT[4:0]**: Driver enable assertion time
This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).

This bitfield can only be written when the USART is disabled (UE = 0).

**Note:** If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bits 20:16  **DEDT[4:0]**: Driver enable deassertion time
This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).

If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.

This bitfield can only be written when the USART is disabled (UE = 0).

**Note:** If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 15  **OVER8**: Oversampling mode
0: Oversampling by 16
1: Oversampling by 8

This bit can only be written when the USART is disabled (UE = 0).

**Note:** In LIN, IrDA and smartcard modes, this bit must be kept cleared.

Bit 14  **CMIE**: Character match interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated when the CMF bit is set in the USART_ISR register.
Bit 13 **MME**: Mute mode enable
This bit enables the USART mute mode function. When set, the USART can switch between active and mute mode, as defined by the WAKE bit. It is set and cleared by software.
0: Receiver in active mode permanently
1: Receiver can switch between mute mode and active mode.

Bit 12 **M0**: Word length
This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description).
This bit can only be written when the USART is disabled (UE = 0).

Bit 11 **WAKE**: Receiver wake-up method
This bit determines the USART wake-up method from mute mode. It is set or cleared by software.
0: Idle line
1: Address mark
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 10 **PCE**: Parity control enable
This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and the parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).
0: Parity control disabled
1: Parity control enabled
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 9 **PS**: Parity selection
This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.
0: Even parity
1: Odd parity
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 8 **PEIE**: PE interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever PE = 1 in the USART_ISR register

Bit 7 **TXFNFIE**: TXFIFO not-full interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever TXFNF = 1 in the USART_ISR register

Bit 6 **TCIE**: Transmission complete interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever TC = 1 in the USART_ISR register

Bit 5 **RXFNEIE**: RXFIFO not empty interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever ORE = 1 or RXFNE = 1 in the USART_ISR register
Bit 4 **IDLEIE**: IDLE interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever IDLE = 1 in the USART_ISR register

Bit 3 **TE**: Transmitter enable
This bit enables the transmitter. It is set and cleared by software.
0: Transmitter is disabled
1: Transmitter is enabled

*Note:* During transmission, a low pulse on the TE bit (‘0’ followed by ‘1’) sends a preamble (idle line) after the current word, except in smartcard mode. In order to generate an idle character, the TE must not be immediately written to ‘1’. To ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.

In smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts.

Bit 2 **RE**: Receiver enable
This bit enables the receiver. It is set and cleared by software.
0: Receiver is disabled
1: Receiver is enabled and begins searching for a start bit

Bit 1 **UESM**: USART enable in low-power mode
When this bit is cleared, the USART cannot wake up the MCU from low-power mode.
When this bit is set, the USART can wake up the MCU from low-power mode.
This bit is set and cleared by software.
0: USART not able to wake up the MCU from low-power mode
1: USART able to wake up the MCU from low-power mode

*Note:* It is recommended to set the UESM bit just before entering low-power mode and clear it when exit from low-power mode.

If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 0 **UE**: USART enable
When this bit is cleared, the USART prescalers and outputs are stopped immediately, and all current operations are discarded. The USART configuration is kept, but all the USART_ISR status flags are reset. This bit is set and cleared by software.
0: USART prescaler and outputs disabled, low-power mode
1: USART enabled

*Note:* To enter low-power mode without generating errors on the line, the TE bit must be previously reset and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.
The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.

In smartcard mode, (SCEN = 1), the CK is always available when CLKEN = 1, regardless of the UE bit value.
37.8.2 **USART control register 1 [alternate] (USART_CR1)**

Address offset: 0x00  
Reset value: 0x0000 0000  
The same register can be used in FIFO mode enabled (previous section) and FIFO mode disabled (this section).  

**FIFO mode disabled**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>FIFOEN</td>
<td>FIFO mode enable</td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>M1</td>
<td>Word length</td>
</tr>
<tr>
<td>28</td>
<td>EOBIE</td>
<td>End of Block interrupt enable</td>
</tr>
<tr>
<td>27</td>
<td>RTOIE</td>
<td>Receiver timeout interrupt enable</td>
</tr>
<tr>
<td>26</td>
<td>DEAT[4:0]</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>DEDT[4:0]</td>
<td></td>
</tr>
</tbody>
</table>

**Bits 31:30** Reserved, must be kept at reset value.  
**Bit 29** **FIFOEN**: FIFO mode enable  
This bit is set and cleared by software.  
0: FIFO mode is disabled.  
1: FIFO mode is enabled.  
This bitfield can only be written when the USART is disabled (UE = 0).  
**Note**: FIFO mode can be used on standard UART communication, in SPI master/slave mode and in smartcard modes only. It must not be enabled in IrDA and LIN modes.  

**Bit 28** **M1**: Word length  
This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.  
M[1:0] = '00': 1 start bit, 8 Data bits, n Stop bit  
M[1:0] = '01': 1 start bit, 9 Data bits, n Stop bit  
M[1:0] = '10': 1 start bit, 7 Data bits, n Stop bit  
This bit can only be written when the USART is disabled (UE = 0).  
**Note**: In 7-bits data length mode, the smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.  

**Bit 27** **EOBIE**: End of Block interrupt enable  
This bit is set and cleared by software.  
0: Interrupt inhibited  
1: USART interrupt generated when the EOBF flag is set in the USART_ISR register  
**Note**: If the USART does not support smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.  

**Bit 26** **RTOIE**: Receiver timeout interrupt enable  
This bit is set and cleared by software.  
0: Interrupt inhibited  
1: USART interrupt generated when the RTOF bit is set in the USART_ISR register.  
**Note**: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Section 37.4: USART implementation on page 1610.
Bits 25:21 **DEAT[4:0]**: Driver enable assertion time

This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).

This bitfield can only be written when the USART is disabled (UE = 0).

*Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bits 20:16 **DEDT[4:0]**: Driver enable deassertion time

This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).

If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.

This bitfield can only be written when the USART is disabled (UE = 0).

*Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 15 **OVER8**: Oversampling mode

0: Oversampling by 16
1: Oversampling by 8

This bit can only be written when the USART is disabled (UE = 0).

*Note: In LIN, IrDA and smartcard modes, this bit must be kept cleared.*

Bit 14 **CMIE**: Character match interrupt enable

This bit is set and cleared by software.

0: Interrupt inhibited
1: USART interrupt generated when the CMF bit is set in the USART_ISR register.

Bit 13 **MME**: Mute mode enable

This bit enables the USART mute mode function. When set, the USART can switch between active and mute mode, as defined by the WAKE bit. It is set and cleared by software.

0: Receiver in active mode permanently
1: Receiver can switch between mute mode and active mode.

Bit 12 **M0**: Word length

This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description).

This bit can only be written when the USART is disabled (UE = 0).

Bit 11 **WAKE**: Receiver wake-up method

This bit determines the USART wake-up method from mute mode. It is set or cleared by software.

0: Idle line
1: Address mark

This bitfield can only be written when the USART is disabled (UE = 0).

Bit 10 **PCE**: Parity control enable

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and the parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

0: Parity control disabled
1: Parity control enabled

This bitfield can only be written when the USART is disabled (UE = 0).
Bit 9  **PS**: Parity selection
This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.
0: Even parity
1: Odd parity
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 8  **PEIE**: PE interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever PE = 1 in the USART_ISR register

Bit 7  **TXEIE**: Transmit data register empty
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever TXE =1 in the USART_ISR register

Bit 6  **TCIE**: Transmission complete interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever TC = 1 in the USART_ISR register

Bit 5  **RXNEIE**: Receive data register not empty
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever ORE =1 or RXNE = 1 in the USART_ISR register

Bit 4  **IDLEIE**: IDLE interrupt enable
This bit is set and cleared by software.
0: Interrupt inhibited
1: USART interrupt generated whenever IDLE = 1 in the USART_ISR register

Bit 3  **TE**: Transmitter enable
This bit enables the transmitter. It is set and cleared by software.
0: Transmitter is disabled
1: Transmitter is enabled

Note: *During transmission, a low pulse on the TE bit ('0' followed by '1') sends a preamble (idle line) after the current word, except in smartcard mode. In order to generate an idle character, the TE must not be immediately written to '1'. To ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.*

*In smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts.*
Bit 2  **RE**: Receiver enable
This bit enables the receiver. It is set and cleared by software.
0: Receiver is disabled
1: Receiver is enabled and begins searching for a start bit

Bit 1  **UESM**: USART enable in low-power mode
When this bit is cleared, the USART cannot wake up the MCU from low-power mode.
When this bit is set, the USART can wake up the MCU from low-power mode.
This bit is set and cleared by software.
0: USART not able to wake up the MCU from low-power mode.
1: USART able to wake up the MCU from low-power mode.

*Note*: It is recommended to set the UESM bit just before entering low-power mode and clear it when exit from low-power mode.

*If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 0  **UE**: USART enable
When this bit is cleared, the USART prescalers and outputs are stopped immediately, and all current operations are discarded. The USART configuration is kept, but all the USART_ISR status flags are reset. This bit is set and cleared by software.
0: USART prescaler and outputs disabled, low-power mode
1: USART enabled

*Note*: To enter low-power mode without generating errors on the line, the TE bit must be previously reset and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.
The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.

*In smartcard mode, (SCEN = 1), the CK pin is always available when CLKEN = 1, regardless of the UE bit value.*

### 37.8.3 USART control register 2 (USART_CR2)

Address offset: 0x04
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add[7:0]</td>
<td>RTOEN</td>
<td>ABRMOD[1:0]</td>
<td>ABREN</td>
<td>MSBFI</td>
<td>RST</td>
<td>DTAINV</td>
<td>TXINV</td>
<td>RXINV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Swap</td>
<td>LINEN</td>
<td>STOP[1:0]</td>
<td>CLKEN</td>
<td>CPOL</td>
<td>CPHA</td>
<td>LBCL</td>
<td>Res.</td>
<td>LBDIE</td>
<td>LBDL</td>
<td>ADDM7</td>
<td>DIS</td>
<td>NSS</td>
<td>Res.</td>
<td>Res.</td>
<td>SLVEN</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>
Bits 31:24 **ADD[7:0]:** Address of the USART node

These bits give the address of the USART node in mute mode or a character code to be recognized in low-power or Run mode:

- In mute mode: they are used in multiprocessor communication to wake up from mute mode with 4-bit/7-bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. In 4-bit address mark detection, only ADD[3:0] bits are used.
- In low-power mode: they are used for wake up from low-power mode on character match. When WUS[1:0] is programmed to 0b00 (WUF active on address match), the wake-up from low-power mode is performed when the received character corresponds to the character programmed through ADD[6:0] or ADD[3:0] bitfield (depending on ADDM7 bit), and WUF interrupt is enabled by setting WUFIE bit. The MSB of the character sent by transmitter should be equal to 1.
- In Run mode with mute mode inactive (for example, end-of-block detection in ModBus protocol): the whole received character (8 bits) is compared to ADD[7:0] value and CMF flag is set on match. An interrupt is generated if the CMIE bit is set.

These bits can only be written when the reception is disabled (RE = 0) or when the USART is disabled (UE = 0).

**Bit 23 RTOEN: Receiver timeout enable**

This bit is set and cleared by software.

0: Receiver timeout feature disabled.
1: Receiver timeout feature enabled.

When this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).

*Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bits 22:21 **ABRMOD[1:0]:** Auto baud rate mode

These bits are set and cleared by software.

00: Measurement of the start bit is used to detect the baud rate.
01: Falling edge to falling edge measurement (the received frame must start with a single bit = 1 and Frame = Start10xxxxxx)
10: 0x7F frame detection.
11: 0x55 frame detection.

This bitfield can only be written when ABREN = 0 or the USART is disabled (UE = 0).

*Note: If DATAINV = 1 and/or MSBFIRST = 1 the patterns must be the same on the line, for example 0xAA for MSBFIRST)*

*If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

**Bit 20 ABREN: Auto baud rate enable**

This bit is set and cleared by software.

0: Auto baud rate detection is disabled.
1: Auto baud rate detection is enabled.

*Note: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

**Bit 19 MSBFIRST: Most significant bit first**

This bit is set and cleared by software.

0: data is transmitted/received with data bit 0 first, following the start bit.
1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit.

This bitfield can only be written when the USART is disabled (UE = 0).
Bit 18  **DATAINV**: Binary data inversion
This bit is set and cleared by software.
0: Logical data from the data register are send/received in positive/direct logic. (1 = H, 0 = L)
1: Logical data from the data register are send/received in negative/inverse logic. (1 = L, 0 = H).
The parity bit is also inverted.
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 17  **TXINV**: TX pin active level inversion
This bit is set and cleared by software.
0: TX pin signal works using the standard logic levels (VDD =1/Idle, Gnd = 0/Mark)
1: TX pin signal values are inverted (VDD =0/Mark, Gnd = 1/Idle).
This enables the use of an external inverter on the TX line.
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 16  **RXINV**: RX pin active level inversion
This bit is set and cleared by software.
0: RX pin signal works using the standard logic levels (VDD =1/Idle, Gnd = 0/Mark)
1: RX pin signal values are inverted (VDD =0/Mark, Gnd = 1/Idle).
This enables the use of an external inverter on the RX line.
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 15  **SWAP**: Swap TX/RX pins
This bit is set and cleared by software.
0: TX/RX pins are used as defined in standard pinout
1: The TX and RX pins functions are swapped. This enables to work in the case of a cross-wired connection to another UART.
This bitfield can only be written when the USART is disabled (UE = 0).

Bit 14  **LINEN**: LIN mode enable
This bit is set and cleared by software.
0: LIN mode disabled
1: LIN mode enabled
The LIN mode enables the capability to send LIN synchronous breaks (13 low bits) using the SBKRQ bit in the USART_CR1 register, and to detect LIN Sync breaks.
This bitfield can only be written when the USART is disabled (UE = 0).

*Note: If the USART does not support LIN mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bits 13:12  **STOP[1:0]**: Stop bits
These bits are used for programming the stop bits.
00: 1 stop bit
01: 0.5 stop bit.
10: 2 stop bits
11: 1.5 stop bits
This bitfield can only be written when the USART is disabled (UE = 0).
Bit 11 **CLKEN**: Clock enable
This bit enables the user to enable the CK pin.
0: CK pin disabled
1: CK pin enabled
This bit can only be written when the USART is disabled (UE = 0).

*Note*: If neither synchronous mode nor smartcard mode is supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

In smartcard mode, in order to provide correctly the CK clock to the smartcard, the steps below must be respected:

- UE = 0
- SCEN = 1
- GTPR configuration
- CLKEN = 1
- UE = 1

Bit 10 **CPOL**: Clock polarity
This bit enables the user to select the polarity of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship

0: Steady low value on CK pin outside transmission window
1: Steady high value on CK pin outside transmission window

This bit can only be written when the USART is disabled (UE = 0).

*Note*: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 9 **CPHA**: Clock phase
This bit is used to select the phase of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see Figure 537 and Figure 538)

0: The first clock transition is the first data capture edge
1: The second clock transition is the first data capture edge

This bit can only be written when the USART is disabled (UE = 0).

*Note*: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 8 **LBCL**: Last bit clock pulse
This bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the CK pin in synchronous mode.

0: The clock pulse of the last data bit is not output to the CK pin
1: The clock pulse of the last data bit is output to the CK pin

*Caution*: The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART_CR1 register.

This bit can only be written when the USART is disabled (UE = 0).

*Note*: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 7 Reserved, must be kept at reset value.

Bit 6 **LBDIE**: LIN break detection interrupt enable
Break interrupt mask (break detection using break delimiter).
0: Interrupt is inhibited
1: An interrupt is generated whenever LBDF = 1 in the USART_ISR register

*Note*: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.
Bit 5 **LBDL**: LIN break detection length

This bit is for selection between 11 bit or 10 bit break detection.

- 0: 10-bit break detection
- 1: 11-bit break detection

This bit can only be written when the USART is disabled (UE = 0).

**Note**: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 4 **ADDM7**: 7-bit address detection/4-bit address detection

This bit is for selection between 4-bit address detection or 7-bit address detection.

- 0: 4-bit address detection
- 1: 7-bit address detection (in 8-bit data mode)

This bit can only be written when the USART is disabled (UE = 0)

**Note**: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively.

Bit 3 **DIS_NSS**: NSS pin enable

When the DIS_NSS bit is set, the NSS pin input is ignored.

- 0: SPI slave selection depends on NSS input pin.
- 1: SPI slave is always selected and NSS input pin is ignored.

**Note**: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bits 2:1 Reserved, must be kept at reset value.

Bit 0 **SLVEN**: Synchronous slave mode enable

When the SLVEN bit is set, the synchronous slave mode is enabled.

- 0: Slave mode disabled.
- 1: Slave mode enabled.

**Note**: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

**Note**: The CPOL, CPHA and LBCL bits should not be written while the transmitter is enabled.

### 37.8.4 USART control register 3 (USART_CR3)

Address offset: 0x08

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXFTCFG[2:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>RXFIE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>RXFTCFG[2:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TCBG</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>TIE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>WUFIE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>WUS[1:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>SCARCNT[2:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>5</td>
<td>1</td>
<td>4</td>
<td>1</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEP</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>DEM</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>DDRE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>OVR</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>DIS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>OBF</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>CTSIE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>CTSE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>RTSE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>DMAT</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>DMAR</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>SCEN</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>NACK</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>HDSEL</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>IRLP</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>IREN</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>EIE</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:29 **TXFTCFG[2:0]**: TXFIFO threshold configuration
- 000: TXFIFO reaches 1/8 of its depth
- 001: TXFIFO reaches 1/4 of its depth
- 010: TXFIFO reaches 1/2 of its depth
- 011: TXFIFO reaches 3/4 of its depth
- 100: TXFIFO reaches 7/8 of its depth
- 101: TXFIFO becomes empty
  Remaining combinations: Reserved

Bit 28 **RXFTIE**: RXFIFO threshold interrupt enable
This bit is set and cleared by software.
- 0: Interrupt inhibited
- 1: USART interrupt generated when Receive FIFO reaches the threshold programmed in RXFTCFG.

Bits 27:25 **RXFTCFG[2:0]**: Receive FIFO threshold configuration
- 000: Receive FIFO reaches 1/8 of its depth
- 001: Receive FIFO reaches 1/4 of its depth
- 010: Receive FIFO reaches 1/2 of its depth
- 011: Receive FIFO reaches 3/4 of its depth
- 100: Receive FIFO reaches 7/8 of its depth
- 101: Receive FIFO becomes full
  Remaining combinations: Reserved

Bit 24 **TCBGTIE**: Transmission complete before guard time, interrupt enable
This bit is set and cleared by software.
- 0: Interrupt inhibited
- 1: USART interrupt generated whenever TCBGT=1 in the USART_ISR register

*Note: If the USART does not support the smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 23 **TXFTIE**: TXFIFO threshold interrupt enable
This bit is set and cleared by software.
- 0: Interrupt inhibited
- 1: USART interrupt generated when TXFIFO reaches the threshold programmed in TXFTCFG.

Bit 22 **WUFIE**: Wake-up from low-power mode interrupt enable
This bit is set and cleared by software.
- 0: Interrupt inhibited
- 1: USART interrupt generated whenever WUF = 1 in the USART_ISR register

*Note: WUFIE must be set before entering in low-power mode.*

*If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*
Bits 21:20 **WUS[1:0]:** Wake-up from low-power mode interrupt flag selection

This bitfield specifies the event which activates the WUF (wake-up from low-power mode flag).
- 00: WUF active on address match (as defined by ADD[7:0] and ADDM7)
- 01: Reserved.
- 10: WUF active on start bit detection
- 11: WUF active on RXNE/RXFNE.

This bitfield can only be written when the USART is disabled (UE = 0).

*Note: If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bits 19:17 **SCARCNT[2:0]:** Smartcard auto-retry count

This bitfield specifies the number of retries for transmission and reception in smartcard mode.

In transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set).

In reception mode, it specifies the number of erroneous reception trials, before generating a reception error (RXNE/RXFNE and PE bits set).

This bitfield must be programmed only when the USART is disabled (UE = 0).

When the USART is enabled (UE = 1), this bitfield may only be written to 0x0, in order to stop retransmission.

- 0x0: retransmission disabled - No automatic retransmission in transmit mode.
- 0x1 to 0x7: number of automatic retransmission attempts (before signaling error)

*Note: If smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 16 **Reserved, must be kept at reset value.**

Bit 15 **DEP:** Driver enable polarity selection

- 0: DE signal is active high.
- 1: DE signal is active low.

This bit can only be written when the USART is disabled (UE = 0).

*Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 14 **DEM:** Driver enable mode

This bit enables the user to activate the external transceiver control, through the DE signal.

- 0: DE function is disabled.
- 1: DE function is enabled. The DE signal is output on the RTS pin.

This bit can only be written when the USART is disabled (UE = 0).

*Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Section 37.4: USART implementation on page 1610.*

Bit 13 **DDRE:** DMA Disable on reception error

- 0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data is transferred (used for smartcard mode).
- 1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE/RXFNE is case FIFO mode is enabled) before clearing the error flag.

This bit can only be written when the USART is disabled (UE=0).

*Note: The reception errors are: parity error, framing error or noise error.*
Bit 12 **OVRDIS**: Overrun disable

This bit is used to disable the receive overrun detection.

0: Overrun Error Flag, ORE, is set when received data is not read before receiving new data.

1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO is bypassed and data is written directly in USART_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used.

This bit can only be written when the USART is disabled (UE = 0).

*Note: This control bit enables checking the communication flow w/o reading the data*

Bit 11 **ONEBIT**: One sample bit method enable

This bit enables the user to select the sample method. When the one sample bit method is selected the noise detection flag (NE) is disabled.

0: Three sample bit method

1: One sample bit method

This bit can only be written when the USART is disabled (UE = 0).

Bit 10 **CTSE**: CTS interrupt enable

0: Interrupt is inhibited

1: An interrupt is generated whenever CTSIF = 1 in the USART_ISR register

*Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 9 **CTSE**: CTS enable

0: CTS hardware flow control disabled

1: CTS mode enabled, data is only transmitted when the CTS input is deasserted (tied to 0).

If the CTS input is asserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while CTS is asserted, the transmission is postponed until CTS is deasserted.

This bit can only be written when the USART is disabled (UE = 0)

*Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 8 **RTSE**: RTS enable

0: RTS hardware flow control disabled

1: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The RTS output is deasserted (pulled to 0) when data can be received.

This bit can only be written when the USART is disabled (UE = 0).

*Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 7 **DMAT**: DMA enable transmitter

This bit is set/reset by software

1: DMA mode is enabled for transmission

0: DMA mode is disabled for transmission

Bit 6 **DMAR**: DMA enable receiver

This bit is set/reset by software

1: DMA mode is enabled for reception

0: DMA mode is disabled for reception
Bit 5  **SCEN**: Smartcard mode enable
   This bit is used for enabling smartcard mode.
   0: Smartcard mode disabled
   1: Smartcard mode enabled
   This bitfield can only be written when the USART is disabled (UE = 0).
   **Note**: If the USART does not support smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 4  **NACK**: Smartcard NACK enable
   0: NACK transmission in case of parity error is disabled
   1: NACK transmission during parity error is enabled
   This bitfield can only be written when the USART is disabled (UE = 0).
   **Note**: If the USART does not support smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 3  **HDSEL**: Half-duplex selection
   Selection of single-wire half-duplex mode
   0: Half duplex mode is not selected
   1: Half duplex mode is selected
   This bit can only be written when the USART is disabled (UE = 0).

Bit 2  **IRLP**: IrDA low-power
   This bit is used for selecting between normal and low-power IrDA modes
   0: Normal mode
   1: Low-power mode
   This bit can only be written when the USART is disabled (UE = 0).
   **Note**: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 1  **IREN**: IrDA mode enable
   This bit is set and cleared by software.
   0: IrDA disabled
   1: IrDA enabled
   This bit can only be written when the USART is disabled (UE = 0).
   **Note**: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 0  **EIE**: Error interrupt enable
   Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FE = 1 or ORE = 1 or NE = 1 or UDR = 1 in the USART_ISR register).
   0: Interrupt inhibited
   1: interrupt generated when FE = 1 or ORE = 1 or NE = 1 or UDR = 1 (in SPI slave mode) in the USART_ISR register.
37.8.5 USART baud rate register (USART_BRR)

This register can only be written when the USART is disabled (UE = 0). It may be automatically updated by hardware in auto baud rate detection mode.

Address offset: 0x0C
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>BRR[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **BRR[15:0]:** USART baud rate

**BRR[15:4]**


**BRR[3:0]**

When OVER8 = 0, BRR[3:0] = USARTDIV[3:0].
When OVER8 = 1:
BRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.
BRR[3] must be kept cleared.

37.8.6 USART guard time and prescaler register (USART_GTPR)

Address offset: 0x10
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>GT[7:0]</th>
<th>PSC[7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</td>
<td></td>
</tr>
</tbody>
</table>

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |

This register can only be written when the USART is disabled (UE = 0). It may be automatically updated by hardware in auto baud rate detection mode.
Bits 31:16  Reserved, must be kept at reset value.

Bits 15:8  **GT[7:0]:** Guard time value
This bitfield is used to program the Guard time value in terms of number of baud clock periods.
This is used in smartcard mode. The Transmission Complete flag is set after this guard time value.
This bitfield can only be written when the USART is disabled (UE = 0).

*Note:* If smartcard mode is not supported, this bit is reserved and must be kept at reset value.
Refer to Section 37.4: USART implementation on page 1610.

Bits 7:0  **PSC[7:0]:** Prescaler value

**In IrDA low-power and normal IrDA mode:**
PSC[7:0] = IrDA normal and low-power baud rate
PSC[7:0] is used to program the prescaler for dividing the USART source clock to achieve the low-power frequency: the source clock is divided by the value given in the register (8 significant bits):

**In smartcard mode:**
PSC[4:0] = Prescaler value
PSC[4:0] is used to program the prescaler for dividing the USART source clock to provide the smartcard clock. The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency:

00000: Reserved - do not program this value
00001: Divides the source clock by 1 (IrDA mode) / by 2 (smartcard mode)
00010: Divides the source clock by 2 (IrDA mode) / by 4 (smartcard mode)
00011: Divides the source clock by 3 (IrDA mode) / by 6 (smartcard mode)
...
11111: Divides the source clock by 31 (IrDA mode) / by 62 (smartcard mode)
0010 0000: Divides the source clock by 32 (IrDA mode)
...
1111 1111: Divides the source clock by 255 (IrDA mode)

This bitfield can only be written when the USART is disabled (UE = 0).
*Note:* Bits [7:5] must be kept cleared if smartcard mode is used.
This bitfield is reserved and forced by hardware to '0' when the smartcard and IrDA modes are not supported. Refer to Section 37.4: USART implementation on page 1610.

### 37.8.7  USART receiver timeout register (USART_RTOR)

Address offset: 0x14
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>
Bits 31:24 **BLEN[7:0]:** Block length

This bitfield gives the Block length in smartcard T = 1 Reception. Its value equals the number of information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1.

Examples:
- BLEN = 0: 0 information characters + LEC
- BLEN = 1: 0 information characters + CRC
- BLEN = 255: 254 information characters + CRC (total 256 characters))

In smartcard mode, the Block length counter is reset when TXE = 0 (TXFE = 0 in case FIFO mode is enabled).

This bitfield can be used also in other modes. In this case, the Block length counter is reset when RE = 0 (receiver disabled) and/or when the EOFBF bit is written to 1.

*Note:* This value can be programmed after the start of the block reception (using the data from the LEN character in the Prologue Field). It must be programmed only once per received block.

Bits 23:0 **RTO[23:0]:** Receiver timeout value

This bitfield gives the Receiver timeout value in terms of number of bits during which there is no activity on the RX line.

In standard mode, the RTOF flag is set if, after the last received character, no new start bit is detected for more than the RTO value.

In smartcard mode, this value is used to implement the CWT and BWT. See smartcard chapter for more details. In the standard, the CWT/BWT measurement is done starting from the start bit of the last received character.

*Note:* This value must only be programmed once per received character.

*Note:* RTOR can be written on-the-fly. If the new value is lower than or equal to the counter, the RTOF flag is set.

This register is reserved and forced by hardware to “0x00000000” when the Receiver timeout feature is not supported. Refer to Section 37.4: USART implementation on page 1610.

### 37.8.8 USART request register (USART_RQR)

Address offset: 0x18

Reset value: 0x0000 0000
Bits 31:5  Reserved, must be kept at reset value.

Bit 4  **TXFRQ**: Transmit data flush request

When FIFO mode is disabled, writing ‘1’ to this bit sets the TXE flag. This enables to discard the transmit data. This bit must be used only in smartcard mode, when data have not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support smartcard mode, this bit is reserved and must be kept at reset value.

When FIFO is enabled, TXFRQ bit is set to flush the whole FIFO. This sets the TXFE flag (Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is supported in both UART and smartcard modes.

*Note*: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data are written in the data register.

Bit 3  **RXFRQ**: Receive data flush request

Writing 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE. This enables to discard the received data without reading them, and avoid an overrun condition.

Bit 2  **MMRQ**: Mute mode request

Writing 1 to this bit puts the USART in mute mode and resets the RWU flag.

Bit 1  **SBKRQ**: Send break request

Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.

*Note*: When the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit.

Bit 0  **ABRRQ**: Auto baud rate request

Writing 1 to this bit resets the ABRF and ABRE flags in the USART_ISR and requests an automatic baud rate measurement on the next received data frame.

*Note*: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

### 37.8.9 USART interrupt and status register (USART_ISR)

**Address offset**: 0x1C

**Reset value**: 0x000 0000C

X = 2 if FIFO/smartcard mode is enabled

X = 0 if FIFO is enabled and smartcard mode is disabled

The same register can be used in FIFO mode enabled (this section) and FIFO mode disabled (next section).

#### FIFO mode enabled

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Res.</td>
</tr>
<tr>
<td>30</td>
<td>Res.</td>
</tr>
<tr>
<td>29</td>
<td>Res.</td>
</tr>
<tr>
<td>28</td>
<td>Res.</td>
</tr>
<tr>
<td>27</td>
<td>Res.</td>
</tr>
<tr>
<td>26</td>
<td>TXFFT</td>
</tr>
<tr>
<td>25</td>
<td>RXFT</td>
</tr>
<tr>
<td>24</td>
<td>TCBGT</td>
</tr>
<tr>
<td>23</td>
<td>RXFF</td>
</tr>
<tr>
<td>22</td>
<td>TXFE</td>
</tr>
<tr>
<td>21</td>
<td>RE ACK</td>
</tr>
<tr>
<td>20</td>
<td>TE ACK</td>
</tr>
<tr>
<td>19</td>
<td>WUF</td>
</tr>
<tr>
<td>18</td>
<td>RWU</td>
</tr>
<tr>
<td>17</td>
<td>SBKF</td>
</tr>
<tr>
<td>16</td>
<td>CMF</td>
</tr>
<tr>
<td>15</td>
<td>BUSY</td>
</tr>
<tr>
<td>14</td>
<td>ABRF</td>
</tr>
<tr>
<td>13</td>
<td>ABRE</td>
</tr>
<tr>
<td>12</td>
<td>UDR</td>
</tr>
<tr>
<td>11</td>
<td>EOBF</td>
</tr>
<tr>
<td>10</td>
<td>RTCF</td>
</tr>
<tr>
<td>9</td>
<td>CTS</td>
</tr>
<tr>
<td>8</td>
<td>CTSIF</td>
</tr>
<tr>
<td>7</td>
<td>LBDF</td>
</tr>
<tr>
<td>6</td>
<td>TXFNF</td>
</tr>
<tr>
<td>5</td>
<td>TC</td>
</tr>
<tr>
<td>4</td>
<td>RXFNE</td>
</tr>
<tr>
<td>3</td>
<td>IDLE</td>
</tr>
<tr>
<td>2</td>
<td>ORE</td>
</tr>
<tr>
<td>1</td>
<td>NE</td>
</tr>
<tr>
<td>0</td>
<td>FE</td>
</tr>
<tr>
<td></td>
<td>PE</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Res.</td>
</tr>
<tr>
<td>30</td>
<td>Res.</td>
</tr>
<tr>
<td>29</td>
<td>Res.</td>
</tr>
<tr>
<td>28</td>
<td>Res.</td>
</tr>
<tr>
<td>27</td>
<td>TXFFT</td>
</tr>
<tr>
<td>26</td>
<td>RXFT</td>
</tr>
<tr>
<td>25</td>
<td>TCBGT</td>
</tr>
<tr>
<td>24</td>
<td>TXFE</td>
</tr>
<tr>
<td>23</td>
<td>RE ACK</td>
</tr>
<tr>
<td>22</td>
<td>TE ACK</td>
</tr>
<tr>
<td>21</td>
<td>WUF</td>
</tr>
<tr>
<td>20</td>
<td>RWU</td>
</tr>
<tr>
<td>19</td>
<td>SBKF</td>
</tr>
<tr>
<td>18</td>
<td>CMF</td>
</tr>
<tr>
<td>17</td>
<td>BUSY</td>
</tr>
<tr>
<td>16</td>
<td>ABRF</td>
</tr>
<tr>
<td>15</td>
<td>ABRE</td>
</tr>
<tr>
<td>14</td>
<td>UDR</td>
</tr>
<tr>
<td>13</td>
<td>EOBF</td>
</tr>
<tr>
<td>12</td>
<td>RTCF</td>
</tr>
<tr>
<td>11</td>
<td>CTS</td>
</tr>
<tr>
<td>10</td>
<td>CTSIF</td>
</tr>
<tr>
<td>9</td>
<td>LBDF</td>
</tr>
<tr>
<td>8</td>
<td>TXFNF</td>
</tr>
<tr>
<td>7</td>
<td>TC</td>
</tr>
<tr>
<td>6</td>
<td>RXFNE</td>
</tr>
<tr>
<td>5</td>
<td>IDLE</td>
</tr>
<tr>
<td>4</td>
<td>ORE</td>
</tr>
<tr>
<td>3</td>
<td>NE</td>
</tr>
<tr>
<td>2</td>
<td>FE</td>
</tr>
<tr>
<td>1</td>
<td>PE</td>
</tr>
</tbody>
</table>

1678/2138  RM0440 Rev 8
Bits 31:28  Reserved, must be kept at reset value.

Bit 27  **TXFT**: TXFIFO threshold flag
This bit is set by hardware when the TXFIFO reaches the threshold programmed in TXFTCFG of USART_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit = 1 (bit 31) in the USART_CR3 register.
0: TXFIFO does not reach the programmed threshold.
1: TXFIFO reached the programmed threshold.

Bit 26  **RXFT**: RXFIFO threshold flag
This bit is set by hardware when the threshold programmed in RXFTCFG in USART_CR3 register is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and one data in the USART_RDR register. An interrupt is generated if the RXFTIE bit = 1 (bit 27) in the USART_CR3 register.
0: Receive FIFO does not reach the programmed threshold.
1: Receive FIFO reached the programmed threshold.

Note: When the RXFTCFG threshold is configured to ‘101’, RXFT flag is set if 16 data are available i.e. 15 data in the RXFIFO and 1 data in the USART_RDR. Consequently, the 17th received data does not cause an overrun error. The overrun error occurs after receiving the 18th data.

Bit 25  **TCBGT**: Transmission complete before guard time flag
This bit is set when the last data written in the USART_TDR has been transmitted correctly out of the shift register.
It is set by hardware in smartcard mode, if the transmission of a frame containing data is complete and if the smartcard did not send back any NACK. An interrupt is generated if TCBGTIE = 1 in the USART_CR3 register.
This bit is cleared by software, by writing 1 to the TCBGTCF in the USART_ICR register or by a write to the USART_TDR register.
0: Transmission is not complete or transmission is complete unsuccessfully (i.e. a NACK is received from the card)
1: Transmission is complete successfully (before Guard time completion and there is no NACK from the smart card).

Note: If the USART does not support the smartcard mode, this bit is reserved and kept at reset value. If the USART supports the smartcard mode and the smartcard mode is enabled, the TCBGT reset value is ‘1’. Refer to Section 37.4: USART implementation on page 1610.

Bit 24  **RXFF**: RXFIFO full
This bit is set by hardware when the number of received data corresponds to RXFIFO size + 1 (RXFIFO full + 1 data in the USART_RDR register.
An interrupt is generated if the RXFFIE bit = 1 in the USART_CR1 register.
0: RXFIFO not full.
1: RXFIFO Full.

Bit 23  **TXFE**: TXFIFO empty
This bit is set by hardware when TXFIFO is empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the USART_RQR register.
An interrupt is generated if the TXFEIE bit = 1 (bit 30) in the USART_CR1 register.
0: TXFIFO not empty.
1: TXFIFO empty.
Bit 22 **REACK**: Receive enable acknowledge flag
This bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART.
It can be used to verify that the USART is ready for reception before entering low-power mode.

*Note*: If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 21 **TEACK**: Transmit enable acknowledge flag
This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART.
It can be used when an idle frame request is generated by writing TE = 0, followed by TE = 1 in the USART_CR1 register, in order to respect the TE = 0 minimum period.

Bit 20 **WUF**: Wake-up from low-power mode flag
This bit is set by hardware, when a wake-up event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the USART_ICR register.
An interrupt is generated if WUFIE = 1 in the USART_CR3 register.

*Note*: When UESM is cleared, WUF flag is also cleared.

*If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 19 **RWU**: Receiver wake-up from mute mode
This bit indicates if the USART is in mute mode. It is cleared/set by hardware when a wake-up/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register.
When wake-up on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register.

0: Receiver in active mode
1: Receiver in mute mode

*Note*: If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 18 **SBKF**: Send break flag
This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission.

0: Break character transmitted
1: Break character requested by setting SBKRQ bit in USART_RQR register

Bit 17 **CMF**: Character match flag
This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.
An interrupt is generated if CMIE = 1 in the USART_CR1 register.

0: No Character match detected
1: Character Match detected

Bit 16 **BUSY**: Busy flag
This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not).

0: USART is idle (no reception)
1: Reception on going
Bit 15  **ABRF**: Auto baud rate flag
This bit is set by hardware when the automatic baud rate has been set (RXFNE is also set, generating an interrupt if RXFNEIE = 1) or when the auto baud rate operation was completed without success (ABRE = 1) (ABRE, RXFNE and FE are also set in this case). It is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.

*Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value.*

Bit 14  **ABRE**: Auto baud rate error
This bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed).

It is cleared by software, by writing 1 to the ABRRQ bit in the USART_RQR register.

*Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value.*

Bit 13  **UDR**: SPI slave underrun error flag
In slave transmission mode, this flag is set when the first clock pulse for data transmission appears while the software has not yet loaded any value into USART_TDR. This flag is reset by setting UDRCF bit in the USART_ICR register.

0: No underrun error
1: underrun error

*Note: If the USART does not support the SPI slave mode, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 12  **EOBF**: End of block flag
This bit is set by hardware when a complete block has been received (for example T = 1 smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4. An interrupt is generated if the EOBIE = 1 in the USART_CR1 register.

It is cleared by software, writing 1 to the EOBCF in the USART_ICR register.

0: End of Block not reached
1: End of Block (number of characters) reached

*Note: If smartcard mode is not supported, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 11  **RTOF**: Receiver timeout
This bit is set by hardware when the timeout value, programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.

An interrupt is generated if RTOIE = 1 in the USART_CR2 register.

In smartcard mode, the timeout corresponds to the CWT or BWT timings.

0: Timeout value not reached
1: Timeout value reached without any data reception

*Note: If a time equal to the value programmed in RTOR register separates 2 characters, RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, depending on the oversampling method), RTOF flag is set.

The counter counts even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already elapsed when RE is set, then RTOF is set.

If the USART does not support the Receiver timeout feature, this bit is reserved and kept at reset value.*
Bit 10 **CTS**: CTS flag
   This bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.
   0: CTS line set
   1: CTS line reset
   *Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value.*

Bit 9 **CTSF**: CTS interrupt flag
   This bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register.
   An interrupt is generated if CTSIE = 1 in the USART_CR3 register.
   0: No change occurred on the CTS status line
   1: A change occurred on the CTS status line
   *Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value.*

Bit 8 **LBDF**: LIN break detection flag
   This bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART_ICR.
   An interrupt is generated if LBDIE = 1 in the USART_CR2 register.
   0: LIN Break not detected
   1: LIN break detected
   *Note: If the USART does not support LIN mode, this bit is reserved and kept at reset value.*
   Refer to Section 37.4: USART implementation on page 1610.

Bit 7 **TXFNF**: TXFIFO not full
   TXFNF is set by hardware when TXFIFO is not full meaning that data can be written in the USART_TDR. Every write operation to the USART_TDR places the data in the TXFIFO.
   This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the USART_TDR.
   An interrupt is generated if the TXFNFIE bit = 1 in the USART_CR1 register.
   0: Transmit FIFO is full
   1: Transmit FIFO is not full
   *Note: The TXFNF is kept reset during the flush request until TXFIFO is empty. After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO (TXFNF and TXFE are set at the same time).
   This bit is used during single buffer transmission.*

Bit 6 **TC**: Transmission complete
   This bit indicates that the last data written in the USART_TDR has been transmitted out of the shift register.
   It is set by hardware when the transmission of a frame containing data is complete and when TXFE is set.
   An interrupt is generated if TCIE = 1 in the USART_CR1 register.
   TC bit is is cleared by software, by writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.
   0: Transmission is not complete
   1: Transmission is complete
   *Note: If TE bit is reset and no transmission is on going, the TC bit is immediately set.*
Bit 5 **RXFNE**: RXFIFO not empty

RXFNE bit is set by hardware when the RXFIFO is not empty, meaning that data can be read from the USART_RDR register. Every read operation from the USART_RDR frees a location in the RXFIFO.

RXFNE is cleared when the RXFIFO is empty. The RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.

An interrupt is generated if RXFNEIE = 1 in the USART_CR1 register.

0: Data is not received
1: Received data is ready to be read.

Bit 4 **IDLE**: Idle line detected

This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE = 1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.

0: No Idle line is detected
1: Idle line is detected

**Note:** The IDLE bit is not set again until the RXFNE bit has been set (i.e. a new idle line occurs).

If mute mode is enabled (MME = 1), IDLE is set if the USART is not mute (RWU = 0), whatever the mute mode selected by the WAKE bit. If RWU = 1, IDLE is not set.

Bit 3 **ORE**: Overrun error

This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the USART_RDR register while RXFF = 1. It is cleared by a software, writing 1 to the ORECF, in the USART_ICR register.

An interrupt is generated if RXFNEIE = 1 in the USART_CR1 register, or EIE = 1 in the USART_CR3 register.

0: No overrun error
1: Overrun error is detected

**Note:** When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.

This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register.
**37.8.10 USART interrupt and status register [alternate] (USART_ISR)**

Address offset: 0x1C

Reset value: 0x0000 00C0

The same register can be used in FIFO mode enabled (previous section) and FIFO mode disabled (this section).

### FIFO mode disabled

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ACK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TCBGT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TEACK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>WUF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RWU</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>SBKF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>CMF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>BUSY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABRF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ABRE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UDR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EOBF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTOF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CTS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CTSIF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDFOF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TDX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TXE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXNE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDLE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ORE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: This error is associated with the character in the USART_RDR.
Bits 31:26 Reserved, must be kept at reset value.

Bit 25 **TCBGT**: Transmission complete before guard time flag
This bit is set when the last data written in the USART_TDR has been transmitted correctly out of the shift register.
It is set by hardware in smartcard mode, if the transmission of a frame containing data is complete and if the smartcard did not send back any NACK. An interrupt is generated if TCBGTIE = 1 in the USART_CR3 register.
This bit is cleared by software, by writing 1 to the TCBGTCF in the USART_ICR register or by a write to the USART_TDR register.
0: Transmission is not complete or transmission is complete unsuccessfully (i.e. a NACK is received from the card)
1: Transmission is complete successfully (before Guard time completion and there is no NACK from the smart card).

**Note:** If the USART does not support the smartcard mode, this bit is reserved and kept at reset value. If the USART supports the smartcard mode and the smartcard mode is enabled, the TCBGT reset value is ‘1’. Refer to Section 37.4: USART implementation on page 1610.

Bits 24:23 Reserved, must be kept at reset value.

Bit 22 **REACK**: Receive enable acknowledge flag
This bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART.
It can be used to verify that the USART is ready for reception before entering low-power mode.

**Note:** If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 21 **TEACK**: Transmit enable acknowledge flag
This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART.
It can be used when an idle frame request is generated by writing TE = 0, followed by TE = 1 in the USART_CR1 register, in order to respect the TE = 0 minimum period.

Bit 20 **WUF**: Wake-up from low-power mode flag
This bit is set by hardware, when a wake-up event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the USART_ICR register. An interrupt is generated if WUFIE = 1 in the USART_CR3 register.

**Note:** When UESM is cleared, WUF flag is also cleared.
If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bit 19 **RWU**: Receiver wake-up from mute mode
This bit indicates if the USART is in mute mode. It is cleared/set by hardware when a wake-up/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register.
When wake-up on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register.
0: Receiver in active mode
1: Receiver in mute mode

**Note:** If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.
Bit 18 **SBKF**: Send break flag
   This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission.
   0: Break character transmitted
   1: Break character requested by setting SBKRQ bit in USART_RQR register

Bit 17 **CMF**: Character match flag
   This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.
   An interrupt is generated if CMIE = 1 in the USART_CR1 register.
   0: No Character match detected
   1: Character Match detected

Bit 16 **BUSY**: Busy flag
   This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not).
   0: USART is idle (no reception)
   1: Reception on going

Bit 15 **ABRF**: Auto baud rate flag
   This bit is set by hardware when the automatic baud rate has been set (RXNE is also set, generating an interrupt if RXNIE = 1) or when the auto baud rate operation was completed without success (ABRE = 1) (ABRE, RXNE and FE are also set in this case)
   It is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.
   Note: *If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value.*

Bit 14 **ABRE**: Auto baud rate error
   This bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed)
   It is cleared by software, by writing 1 to the ABRRQ bit in the USART_RQR register.
   Note: *If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value.*

Bit 13 **UDR**: SPI slave underrun error flag
   In slave transmission mode, this flag is set when the first clock pulse for data transmission appears while the software has not yet loaded any value into USART_TDR. This flag is reset by setting UDRCF bit in the USART_ICR register.
   0: No underrun error
   1: underrun error
   Note: *If the USART does not support the SPI slave mode, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*

Bit 12 **EOBF**: End of block flag
   This bit is set by hardware when a complete block has been received (for example T = 1 smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4.
   An interrupt is generated if the EOBIE = 1 in the USART_CR1 register.
   It is cleared by software, writing 1 to the EOBCF in the USART_ICR register.
   0: End of Block not reached
   1: End of Block (number of characters) reached
   Note: *If smartcard mode is not supported, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation on page 1610.*
Bit 11  **RTOF**: Receiver timeout
   This bit is set by hardware when the timeout value, programmed in the RTOR register has 
lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in 
the USART_ICR register.
   
   An interrupt is generated if RTOIE = 1 in the USART_CR2 register.
   
   In smartcard mode, the timeout corresponds to the CWT or BWT timings.
   
   0: Timeout value not reached
   1: Timeout value reached without any data reception

   **Note:** If a time equal to the value programmed in RTOR register separates 2 characters, 
   RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, 
   depending on the oversampling method), RTOF flag is set.

   The counter counts even if RE = 0 but RTOF is set only when RE = 1. If the timeout has 
   already elapsed when RE is set, then RTOF is set.

   If the USART does not support the Receiver timeout feature, this bit is reserved and 
   kept at reset value.

Bit 10  **CTS**: CTS flag
   This bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.
   
   0: CTS line set
   1: CTS line reset

   **Note:** If the hardware flow control feature is not supported, this bit is reserved and kept at 
   reset value.

Bit 9  **CTSIF**: CTS interrupt flag
   This bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by 
software, by writing 1 to the CTSCF bit in the USART_ICR register.

   An interrupt is generated if CTSIE = 1 in the USART_CR3 register.
   
   0: No change occurred on the CTS status line
   1: A change occurred on the CTS status line

   **Note:** If the hardware flow control feature is not supported, this bit is reserved and kept at 
   reset value.

Bit 8  **LBDF**: LIN break detection flag
   This bit is set by hardware when the LIN break is detected. It is cleared by software, by 
writing 1 to the LBDCF in the USART_ICR.

   An interrupt is generated if LBDIE = 1 in the USART_CR2 register.
   
   0: LIN Break not detected
   1: LIN break detected

   **Note:** If the USART does not support LIN mode, this bit is reserved and kept at reset value. 
   Refer to Section 37.4: USART implementation on page 1610.

Bit 7  **TXE**: Transmit data register empty
   TXE is set by hardware when the content of the USART_TDR register has been transferred 
to the shift register. It is cleared by writing to the USART_TDR register. The TXE flag can 
also be set by writing 1 to the TXFRQ in the USART_RQR register, in order to discard the 
data (only in smartcard T = 0 mode, in case of transmission failure).

   An interrupt is generated if the TXEIE bit = 1 in the USART_CR1 register.
   
   0: Data register full
   1: Data register not full
Bit 6  TC: Transmission complete

This bit indicates that the last data written in the USART_TDR has been transmitted out of the shift register.
It is set by hardware when the transmission of a frame containing data is complete and when TXE is set.
An interrupt is generated if TCIE = 1 in the USART_CR1 register.
TC bit is is cleared by software, by writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.
0: Transmission is not complete
1: Transmission is complete

*Note:* If TE bit is reset and no transmission is on going, the TC bit is set immediately.

Bit 5  RXNE: Read data register not empty

RXNE bit is set by hardware when the content of the USART_RDR shift register has been transferred to the USART_RDR register. It is cleared by reading from the USART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.
An interrupt is generated if RXNEIE = 1 in the USART_CR1 register.
0: Data is not received
1: Received data is ready to be read.

Bit 4  IDLE: Idle line detected

This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE = 1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.
0: No Idle line is detected
1: Idle line is detected

*Note:* The IDLE bit is not set again until the RXNE bit has been set (i.e. a new idle line occurs).

*If mute mode is enabled (MME = 1), IDLE is set if the USART is not mute (RWU = 0), whatever the mute mode selected by the WAKE bit. If RWU = 1, IDLE is not set.*

Bit 3  ORE: Overrun error

This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the USART_RDR register while RXNE = 1. It is cleared by a software, writing 1 to the OREC, in the USART_ICR register.
An interrupt is generated if RXNEIE = 1 or EIE = 1 in the LPUART_CR1 register, or EIE = 1 in the USART_CR3 register.
0: No overrun error
1: Overrun error is detected

*Note:* When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.

*This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register.*
Bit 2 **NE**: Noise detection flag

This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NECF bit in the USART_ICR register.

- 0: No noise is detected
- 1: Noise is detected

**Note:** This bit does not generate an interrupt as it appears at the same time as the RXNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.

When the line is noise-free, the NE flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (Refer to Section 37.5.8: Tolerance of the USART receiver to clock deviation on page 1627).

Bit 1 **FE**: Framing error

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FE CF bit in the USART_ICR register.

When transmitting data in smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).

An interrupt is generated if EIE = 1 in the USART_CR3 register.

- 0: No Framing error is detected
- 1: Framing error or break character is detected

Bit 0 **PE**: Parity error

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register.

An interrupt is generated if PEIE = 1 in the USART_CR1 register.

- 0: No parity error
- 1: Parity error

### 37.8.11 USART interrupt flag clear register (USART_ICR)

**Address offset:** 0x20

**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>w</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:21 Reserved, must be kept at reset value.

Bit 20 **WUCF**: Wake-up from low-power mode clear flag

Writing 1 to this bit clears the WUF flag in the USART_ISR register.

**Note:** If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.

Bits 19:18 Reserved, must be kept at reset value.

Bit 17 **CMCF**: Character match clear flag

Writing 1 to this bit clears the CMF flag in the USART_ISR register.
Bits 16:14  Reserved, must be kept at reset value.

Bit 13  **UDRCF**: SPI slave underrun clear flag
  Writing 1 to this bit clears the UDRF flag in the USART_ISR register.
  \*Note: If the UART does not support SPI slave mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: UART implementation on page 1610\*

Bit 12  **EOBCF**: End of block clear flag
  Writing 1 to this bit clears the EOBF flag in the USART_ISR register.
  \*Note: If the UART does not support smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 37.4: UART implementation on page 1610.\*

Bit 11  **RTOCF**: Receiver timeout clear flag
  Writing 1 to this bit clears the RTOF flag in the USART_ISR register.
  \*Note: If the UART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: UART implementation on page 1610.\*

Bit 10  Reserved, must be kept at reset value.

Bit 9  **CTSCF**: CTS clear flag
  Writing 1 to this bit clears the CTSIF flag in the USART_ISR register.
  \*Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: UART implementation on page 1610.\*

Bit 8  **LBDCF**: LIN break detection clear flag
  Writing 1 to this bit clears the LBDF flag in the USART_ISR register.
  \*Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 37.4: UART implementation on page 1610.\*

Bit 7  **TCBGTCF**: Transmission complete before Guard time clear flag
  Writing 1 to this bit clears the TCBGT flag in the USART_ISR register.

Bit 6  **TCCF**: Transmission complete clear flag
  Writing 1 to this bit clears the TC flag in the USART_ISR register.

Bit 5  **TXFECF**: TXFIFO empty clear flag
  Writing 1 to this bit clears the TXFE flag in the USART_ISR register.

Bit 4  **IDLECF**: Idle line detected clear flag
  Writing 1 to this bit clears the IDLE flag in the USART_ISR register.

Bit 3  **ORECF**: Overrun error clear flag
  Writing 1 to this bit clears the ORE flag in the USART_ISR register.

Bit 2  **NECF**: Noise detected clear flag
  Writing 1 to this bit clears the NE flag in the USART_ISR register.

Bit 1  **FECF**: Framing error clear flag
  Writing 1 to this bit clears the FE flag in the USART_ISR register.

Bit 0  **PECF**: Parity error clear flag
  Writing 1 to this bit clears the PE flag in the USART_ISR register.
37.8.12 USART receive data register (USART_RDR)

Address offset: 0x24
Reset value: 0x0000 0000

Bits 31:9 Reserved, must be kept at reset value.

Bits 8:0 **RDR[8:0]**: Receive data value
Contains the received data character.
The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 531).
When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.

37.8.13 USART transmit data register (USART_TDR)

Address offset: 0x28
Reset value: 0x0000 0000

Bits 31:9 Reserved, must be kept at reset value.

Bits 8:0 **TDR[8:0]**: Transmit data value
Contains the data character to be transmitted.
The USART_TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 531).
When transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity.

Note: This register must be written only when TXE/TXFN=1.
37.8.14 USART prescaler register (USART_PRESC)

This register can only be written when the USART is disabled (UE = 0).

Address offset: 0x2C

Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:4 Reserved, must be kept at reset value.

Bits 3:0 **PRESCALER[3:0]:** Clock prescaler

The USART input clock can be divided by a prescaler factor:

0000: input clock not divided
0001: input clock divided by 2
0010: input clock divided by 4
0011: input clock divided by 6
0100: input clock divided by 8
0101: input clock divided by 10
0110: input clock divided by 12
0111: input clock divided by 16
1000: input clock divided by 32
1001: input clock divided by 64
1010: input clock divided by 128
1011: input clock divided by 256

Remaining combinations: Reserved

**Note:** When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is 1011 i.e. input clock divided by 256.

If the prescaler is not supported, this bitfield is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation on page 1610.
## 37.8.15 USART register map

The table below gives the USART register map and reset values.

| Table 354. USART register map and reset values
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset</td>
</tr>
<tr>
<td>0x00</td>
</tr>
<tr>
<td>0x00</td>
</tr>
<tr>
<td>0x04</td>
</tr>
<tr>
<td>0x08</td>
</tr>
<tr>
<td>0x0C</td>
</tr>
<tr>
<td>0x10</td>
</tr>
<tr>
<td>0x14</td>
</tr>
<tr>
<td>0x18</td>
</tr>
<tr>
<td>0x1C</td>
</tr>
<tr>
<td>0x1C</td>
</tr>
<tr>
<td>0x20</td>
</tr>
<tr>
<td>0x24</td>
</tr>
</tbody>
</table>
Refer to Section 2.2: Memory organization for the register boundary addresses.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>reset value</th>
<th>TDR[8:0]</th>
<th>PRESCALE R[3:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x28</td>
<td>USART_TDR</td>
<td>TDR[8:0]</td>
<td>000000000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>000000000</td>
<td></td>
</tr>
<tr>
<td>0x2C</td>
<td>USART_PRESC</td>
<td>PRESCALE R[3:0]</td>
<td>0000</td>
<td>0000</td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td>000000000</td>
<td>0000</td>
</tr>
</tbody>
</table>

Table 354. USART register map and reset values (continued)
38 Low-power universal asynchronous receiver transmitter (LPUART)

This section describes the low-power universal asynchronous receiver transmitter (LPUART).

38.1 LPUART introduction

The LPUART is an UART which enables bidirectional UART communications with a limited power consumption. Only 32.768 kHz LSE clock is required to enable UART communications up to 9600 baud. Higher baud rates can be reached when the LPUART is clocked by clock sources different from the LSE clock.

Even when the device is in low-power mode, the LPUART can wait for an incoming UART frame while having an extremely low energy consumption. The LPUART includes all necessary hardware support to make asynchronous serial communications possible with minimum power consumption.

It supports half-duplex single-wire communications and modem operations (CTS/RTS).

It also supports multiprocessor communications.

DMA (direct memory access) can be used for data transmission/reception.
38.2 LPUART main features

- Full-duplex asynchronous communications
- NRZ standard format (mark/space)
- Programmable baud rate
- From 300 baud to 9600 baud using a 32.768 kHz clock source.
- Higher baud rates can be achieved by using a higher frequency clock source
- Two internal FIFOs to transmit and receive data
  Each FIFO can be enabled/disabled by software and come with status flags for FIFOs states.
- Dual clock domain with dedicated kernel clock for peripherals independent from PCLK.
- Programmable data word length (7 or 8 or 9 bits)
- Programmable data order with MSB-first or LSB-first shifting
- Configurable stop bits (1 or 2 stop bits)
- Single-wire half-duplex communications
- Continuous communications using DMA
- Received/transmitted bytes are buffered in reserved SRAM using centralized DMA.
- Separate enable bits for transmitter and receiver
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Transfer detection flags:
  - Receive buffer full
  - Transmit buffer empty
  - Busy and end of transmission flags
- Parity control:
  - Transmits parity bit
  - Checks parity of received data byte
- Four error detection flags:
  - Overrun error
  - Noise detection
  - Frame error
  - Parity error
- Interrupt sources with flags
- Multiprocessor communications: wake-up from mute mode by idle line detection or address mark detection
38.3 LPUART implementation

The table(s) below describe(s) LPUART implementation. It(they) also include(s) USARTs for comparison.

Table 355. USART / LPUART features

<table>
<thead>
<tr>
<th>USART / LPUART modes/features(1)</th>
<th>USART1/2/3</th>
<th>UART4/5</th>
<th>LPUART1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware flow control for modem</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Continuous communication using DMA</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Multiprocessor communication</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Synchronous mode (Master/Slave)</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Smartcard mode</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Single-wire half-duplex communication</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>IrDA SIR ENDEC block</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>LIN mode</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Dual clock domain and wake-up from low-power mode</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Receiver timeout interrupt</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Modbus communication</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Auto baud rate detection</td>
<td>X</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Driver Enable</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>USART data length</td>
<td>7, 8 and 9 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tx/Rx FIFO</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Tx/Rx FIFO size</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Wake-up from low-power mode</td>
<td>X(2)</td>
<td>X(2)</td>
<td>X(3)</td>
</tr>
</tbody>
</table>

1. X = supported.
2. Wake-up supported from Stop 0 and Stop 1 modes.
3. Wake-up supported from Stop 0, Stop 1 and Stop 2 modes.
38.4 LPUART functional description

38.4.1 LPUART block diagram

The simplified block diagram given in Figure 558 shows two fully independent clock domains:

- The lpuart_pclk clock domain
  The lpuart_pclk clock signal feeds the peripheral bus interface. It must be active when accesses to the LPUART registers are required.

- The lpuart_ker_ck kernel clock domain
  The lpuart_ker_ck is the LPUART clock source. It is independent of the lpuart_pclk and delivered by the RCC. So, the LPUART registers can be written/read even when the lpuart_ker_ck is stopped.

When the dual clock domain feature is disabled, the lpuart_ker_ck is the same as the lpuart_pclk clock.

There is no constraint between lpuart_pclk and lpuart_ker_ck: lpuart_ker_ck can be faster or slower than lpuart_pclk, with no more limitation than the ability for the software to manage the communication fast enough.
38.4.2 LPUART signals

LPUART bidirectional communications requires a minimum of two pins: Receive Data In (RX) and Transmit Data Out (TX):

- **RX** (Receive Data Input)
  - RX is the serial data input.
- **TX** (Transmit Data Output)
  - When the transmitter is disabled, the output pin returns to its I/O port configuration.
  - When the transmitter is enabled and nothing is to be transmitted, the TX pin is at high level. In single-wire mode, this I/O is used to transmit and receive the data.

**RS232 hardware flow control mode**

The following pins are required in RS232 hardware flow control mode:

- **CTS** (Clear To Send)
  - When driven high, this signal blocks the data transmission at the end of the current transfer.
- **RTS** (Request to send)
  - When it is low, this signal indicates that the USART is ready to receive data.

**RS485 hardware flow control mode**

The following pin is required in RS485 hardware control mode:

- **DE** (Driver Enable)
  - This signal activates the transmission mode of the external transceiver.

*Note: DE and RTS share the same pin.*

Refer to Table 356 and Table 357 for the list of USART input/output pins and internal signals.

### Table 356. LPUART input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPUART_RX</td>
<td>Input</td>
<td>Serial data receive input</td>
</tr>
<tr>
<td>LPUART_TX</td>
<td>Output</td>
<td>Transmit data output</td>
</tr>
<tr>
<td>LPUART_CTS</td>
<td>Input</td>
<td>Clear to send</td>
</tr>
<tr>
<td>LPUART_RTS</td>
<td>Output</td>
<td>Request to send</td>
</tr>
<tr>
<td>LPUART_DE(1)</td>
<td>Output</td>
<td>Driver enable</td>
</tr>
</tbody>
</table>

1. LPUART.DE and LPUART.RTS share the same pin.

### Description of USART input/output signals

#### Table 357. LPUART internal input/output signals

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpuart_pclk</td>
<td>Input</td>
<td>APB clock</td>
</tr>
<tr>
<td>lpuart_ker_ck</td>
<td>Input</td>
<td>USART kernel clock</td>
</tr>
</tbody>
</table>
38.4.3 LPUART character description

The word length can be set to 7 or 8 or 9 bits, by programming the M bits (M0: bit 12 and M1: bit 28) in the LPUART_CR1 register (see Figure 532).

- 7-bit character length: M[1:0] = ‘10’
- 8-bit character length: M[1:0] = ‘00’
- 9-bit character length: M[1:0] = ‘01’

By default, the signal (TX or RX) is in low state during the start bit. It is in high state during the stop bit.

These values can be inverted, separately for each signal, through polarity configuration control.

An **Idle character** is interpreted as an entire frame of “1”s. (The number of “1”’s includes the number of stop bits).

A **Break character** is interpreted on receiving “0”s for a frame period. At the end of the break frame, the transmitter inserts 2 stop bits.

Transmission and reception are driven by a common baud rate generator. The transmission and reception clocks are generated when the enable bit is set for the transmitter and receiver, respectively.

The details of each block is given below.

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>luart_wkup</td>
<td>Output</td>
<td>USART provides a wake-up interrupt</td>
</tr>
<tr>
<td>luart_it</td>
<td>Output</td>
<td>USART global interrupt</td>
</tr>
<tr>
<td>luart_tx_dma</td>
<td>Input/output</td>
<td>USART transmit DMA request</td>
</tr>
<tr>
<td>luart_rx_dma</td>
<td>Input/output</td>
<td>USART receive DMA request</td>
</tr>
</tbody>
</table>
38.4.4 **LPUART FIFOs and thresholds**

The LPUART can operate in FIFO mode.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). The FIFO mode is enabled by setting FIFOEN bit (bit 29) in LPUART_CR1 register.

Since the maximum data word length is 9 bits, the TXFIFO is 9-bit wide. However the RXFIFO default width is 12 bits. This is due to the fact that the receiver does not only store...
the data in the FIFO, but also the error flags associated to each character (Parity error, Noise error and Framing error flags).

**Note:** The received data is stored in the RXFIFO together with the corresponding flags. However, only the data are read when reading the RDR.

The status flags are available in the LPUART_ISR register.

It is possible to define the TXFIFO and RXFIFO levels at which the Tx and RX interrupts are triggered. These thresholds are programmed through RXFTCFG and TXFTCFG bitfields in LPUART_CR3 control register.

In this case:

- The RXFT flag is set in the LPUART_ISR register and the corresponding interrupt (if enabled) is generated, when the number of received data in the RXFIFO reaches the threshold programmed in the RXFTCFG bits fields.
  
  This means that the RXFIFO is filled until the number of data in the RXFIFO is equal to the programmed threshold.

  RXFTCFG data have been received: one data in LPUART_RDR and (RXFTCFG - 1) data in the RXFIFO. As an example, when the RXFTCFG is programmed to '101', the RXFT flag is set when a number of data corresponding to the FIFO size has been received: FIFO size - 1 data in the RXFIFO and 1 data in the LPUART_RDR. As a result, the next received data does not set the overrun flag.

- The TXFT flag is set in the LPUART_ISR register and the corresponding interrupt (if enabled) is generated when the number of empty locations in the TXFIFO reaches the threshold programmed in the TXFTCFG bits fields.
  
  This means that the TXFIFO is emptied until the number of empty locations in the TXFIFO is equal to the programmed threshold.

### 38.4.5 LPUART transmitter

The transmitter can send data words of either 7 or 8 or 9 bits, depending on the M bit status. The Transmit Enable bit (TE) must be set in order to activate the transmitter function. The data in the transmit shift register is output on the TX pin.

**Character transmission**

During an LPUART transmission, data shifts out least significant bit first (default configuration) on the TX pin. In this mode, the LPUART_TDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see Figure 558).

When FIFO mode is enabled, the data written to the LPUART_TDR register are queued in the TXFIFO.

Every character is preceded by a start bit which corresponds to a low logic level for one bit period. The character is terminated by a configurable number of stop bits.

The number of stop bits can be 1 or 2.

**Note:**

- The TE bit must be set before writing the data to be transmitted to the LPUART_TDR.
- The TE bit should not be reset during data transmission. Resetting the TE bit during the transmission corrupts the data on the TX pin as the baud rate counters is frozen. The current data being transmitted are lost.
- An idle frame is sent after the TE bit is enabled.
Configurable stop bits

The number of stop bits to be transmitted with every character can be programmed in LPUART_CR2 (bits 13,12).

- **1 stop bit**: This is the default value of number of stop bits.
- **2 Stop bits**: This is supported by normal LPUART, single-wire and modem modes.

An idle frame transmission includes the stop bits.

A break transmission is 10 low bits (when M[1:0] = ‘00’) or 11 low bits (when M[1:0] = ‘01’) or 9 low bits (when M[1:0] = ‘10’) followed by 2 stop bits. It is not possible to transmit long breaks (break of length greater than 9/10/11 low bits).

**Figure 560. Configurable stop bits**

Character transmission procedure

To transmit a character, follow the sequence below:

1. Program the M bits in LPUART_CR1 to define the word length.
2. Select the desired baud rate using the LPUART_BRR register.
3. Program the number of stop bits in LPUART_CR2.
4. Enable the LPUART by writing the UE bit in LPUART_CR1 register to ‘1’.
5. Select DMA enable (DMAT) in LPUART_CR3 if Multi buffer Communication is to take place. Configure the DMA register as explained in Section 38.4.12: Continuous communication using DMA and LPUART.
6. Set the TE bit in LPUART_CR1 to send an idle frame as first transmission.
7. Write the data to send in the LPUART_TDR register. Repeat this operation for each data to be transmitted in case of single buffer.
   - When FIFO mode is disabled, writing a data in the LPUART_TDR clears the TXE flag.
   - When FIFO mode is enabled, writing a data in the LPUART_TDR adds one data to the TXFIFO. Write operations to the LPUART_TDR are performed when TXFNF flag is set. This flag remains set until the TXFIFO is full.
8. When the last data is written to the LPUART_TDR register, wait until TC = 1. This indicates that the transmission of the last frame is complete.
   - When FIFO mode is disabled, this indicates that the transmission of the last frame is complete.
When FIFO mode is enabled, this indicates that both TXFIFO and shift register are empty. This check is required to avoid corrupting the last transmission when the LPUART is disabled or enters Halt mode.

Single byte communication

- When FIFO mode disabled:
  Writing to the transmit data register always clears the TXE bit. The TXE flag is set by hardware to indicate that:
  - the data have been moved from the LPUART_TDR register to the shift register and data transmission has started;
  - the LPUART_TDR register is empty;
  - the next data can be written to the LPUART_TDR register without overwriting the previous data.
  The TXE flag generates an interrupt if the TXEIE bit is set.
  When a transmission is ongoing, a write instruction to the LPUART_TDR register stores the data in the TDR register, which is copied to the shift register at the end of the current transmission.
  When no transmission is ongoing, a write instruction to the LPUART_TDR register places the data in the shift register, the data transmission starts, and the TXE bit is set.

- When FIFO mode is enabled, the TXFNF (TXFIFO Not Full) flag is set by hardware to indicate that:
  - the TXFIFO is not full;
  - the LPUART_TDR register is empty;
  - the next data can be written to the LPUART_TDR register without overwriting the previous data. When a transmission is ongoing, a write operation to the LPUART_TDR register stores the data in the TXFIFO. Data are copied from the TXFIFO to the shift register at the end of the current transmission.
  When the TXFIFO is not full, the TXFNF flag stays at ‘1’ even after a write in LPUART_TDR. It is cleared when the TXFIFO is full. This flag generates an interrupt if TXFNEIE bit is set.
  Alternatively, interrupts can be generated and data can be written to the TXFIFO when the TXFIFO threshold is reached. In this case, the CPU can write a block of data defined by the programmed threshold.
  If a frame is transmitted (after the stop bit) and the TXE flag (TXFE is case of FIFO mode) is set, the TC bit goes high. An interrupt is generated if the TCIE bit is set in the LPUART_CR1 register.
  After writing the last data in the LPUART_TDR register, it is mandatory to wait for TC = 1 before disabling the LPUART or causing the device to enter the low-power mode (see Figure 561: TC/TXE behavior when transmitting).
When FIFO management is enabled, the TXFNF flag is used for data transmission.

**Break characters**

Setting the SBKRQ bit transmits a break character. The break frame length depends on the M bits (see Figure 559).

If a ‘1’ is written to the SBKRQ bit, a break character is sent on the TX line after completing the current character transmission. The SBKF bit is set by the write operation and it is reset by hardware when the break character is completed (during the stop bits after the break character). The LPUART inserts a logic 1 signal (STOP) for the duration of 2 bits at the end of the break frame to guarantee the recognition of the start bit of the next frame.

When the SBKRQ bit is set, the break character is sent at the end of the current transmission.

When FIFO mode is enabled, sending the break character has priority on sending data even if the TXFIFO is full.

**Idle characters**

Setting the TE bit drives the LPUART to send an idle frame before the first data frame.

**38.4.6 LPUART receiver**

The LPUART can receive data words of either 7 or 8 or 9 bits depending on the M bits in the LPUART_CR1 register.

**Start bit detection**

In the LPUART, the start bit is detected when a falling edge occurs on the Rx line, followed by a sample taken in the middle of the start bit to confirm that it is still ‘0’. If the start sample is at ‘1’, then the noise error flag (NE) is set, then the start bit is discarded and the receiver waits for a new start bit. Else, the receiver continues to sample all incoming bits normally.
Character reception

During an LPUART reception, data are shifted in least significant bit first (default configuration) through the RX pin. In this mode, the LPUART_RDR register consists of a buffer (RDR) between the internal bus and the received shift register.

Character reception procedure

To receive a character, follow the sequence below:

1. Program the M bits in LPUART.CR1 to define the word length.
2. Select the desired baud rate using the baud rate register LPUART_BRR.
3. Program the number of stop bits in LPUART.CR2.
4. Enable the LPUART by writing the UE bit in LPUART.CR1 register to ‘1’.
5. Select DMA enable (DMAR) in LPUART.CR3 if multibuffer communication is to take place. Configure the DMA register as explained in Section 38.4.12: Continuous communication using DMA and LPUART.
6. Set the RE bit LPUART_CR1. This enables the receiver which begins searching for a start bit.

When a character is received

- When FIFO mode is disabled, the RXNE bit is set. It indicates that the content of the shift register is transferred to the RDR. In other words, data has been received and can be read (as well as its associated error flags).
- When FIFO mode is enabled, the RXFNE bit is set indicating that the RXFIFO is not empty. Reading the LPUART_RDR returns the oldest data entered in the RXFIFO. When a data is received, it is stored in the RXFIFO, together with the corresponding error bits.
- An interrupt is generated if the RXNEIE (RXFNEIE in case of FIFO mode) bit is set.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.
- In multibuffer communication mode:
  - When FIFO mode is disabled, the RXNE flag is set after every byte received and is cleared by the DMA read of the Receive Data Register.
  - When FIFO mode is enabled, the RXFNE flag is set when the RXFIFO is not empty. After every DMA request, a data is retrieved from the RXFIFO. DMA request is triggered by RXFIFO is not empty i.e. there is a data in the RXFIFO to be read.
- In single buffer mode:
  - When FIFO mode is disabled, clearing the RXNE flag is done by performing a software read from the LPUART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the LPUART_RQR register. The RXNE bit must be cleared before the end of the reception of the next character to avoid an overrun error.
  - When FIFO mode is enabled, the RXFNE flag is set when the RXFIFO is not empty. After every read operation from the LPUART_RDR register, a data is retrieved from the RXFIFO. When the RXFIFO is empty, the RXFNE flag is cleared. The RXFNE flag can also be cleared by writing 1 to the RXFRQ bit in the LPUART_RQR register. When the RXFIFO is full, the first entry in the RXFIFO must be read before the end of the reception of the next character to avoid an overrun error. The RXFNE flag generates an interrupt if the RXFNEIE bit is set.
Alternatively, interrupts can be generated and data can be read from RXFIFO when the RXFIFO threshold is reached. In this case, the CPU can read a block of data defined by the programmed threshold.

**Break character**

When a break character is received, the LPUART handles it as a framing error.

**Idle character**

When an idle frame is detected, it is handled in the same way as a data character reception except that an interrupt is generated if the IDLEIE bit is set.

**Overrun error**

- **FIFO mode disabled**
  
  An overrun error occurs when a character is received when RXNE has not been reset.
  
  Data can not be transferred from the shift register to the RDR register until the RXNE bit is cleared. The RXNE flag is set after every byte received.
  
  An overrun error occurs if RXNE flag is set when the next data is received or the previous DMA request has not been serviced. When an overrun error occurs:
  - the ORE bit is set;
  - the RDR content is not lost. The previous data is available when a read to LPUART_RDR is performed.;
  - the shift register is overwritten. After that, any data received during overrun is lost.
  - an interrupt is generated if either the RXNEIE bit or EIE bit is set.

- **FIFO mode enabled**
  
  An overrun error occurs when the shift register is ready to be transferred when the receive FIFO is full.
  
  Data can not be transferred from the shift register to the LPUART_RDR register until there is one free location in the RXFIFO. The RXFNE flag is set when the RXFIFO is not empty.
  
  An overrun error occurs if the RXFIFO is full and the shift register is ready to be transferred. When an overrun error occurs:
  - the ORE bit is set;
  - the first entry in the RXFIFO is not lost. It is available when a read to LPUART_RDR is performed.
  - the shift register is overwritten. After that, any data received during overrun is lost.
  - an interrupt is generated if either the RXFNEIE bit or EIE bit is set.

The ORE bit is reset by setting the ORECF bit in the ICR register.

*Note: The ORE bit, when set, indicates that at least 1 data has been lost.*

*When the FIFO mode is disabled, there are two possibilities*

- if RXNE = 1, then the last valid data is stored in the receive register (RDR) and can be read,

- if RXNE = 0, then the last valid data has already been read and there is nothing left to be read in the RDR. This case can occur when the last valid data is read in the RDR at the same time as the new (and lost) data is received.
Selecting the clock source

The choice of the clock source is done through the Clock Control system (see Section Reset and clock controller (RCC)). The clock source must be selected through the UE bit, before enabling the LPUART.

The clock source must be selected according to two criteria:
- Possible use of the LPUART in low-power mode
- Communication speed.

The clock source frequency is \( \text{lpuart}_\text{ker}_\text{ck} \).

When the dual clock domain and the wake-up from low-power mode features are supported, the \( \text{lpuart}_\text{ker}_\text{ck} \) clock source can be configured in the RCC (see Section Reset and clock controller (RCC)). Otherwise, the \( \text{lpuart}_\text{ker}_\text{ck} \) is the same as \( \text{lpuart}_\text{pclk} \).

The \( \text{lpuart}_\text{ker}_\text{ck} \) can be divided by a programmable factor in the LPUART_PRESC register.

Some \( \text{lpuart}_\text{ker}_\text{ck} \) sources enable the LPUART to receive data while the MCU is in low-power mode. Depending on the received data and wake-up mode selection, the LPUART wakes up the MCU, when needed, in order to transfer the received data by software reading the LPUART_RDR register or by DMA.

For the other clock sources, the system must be active to enable LPUART communications. The communication speed range (specially the maximum communication speed) is also determined by the clock source.

The receiver samples each incoming bit as close as possible to the middle of the bit-period. Only a single sample is taken of each of the incoming bits.

**Note:** There is no noise detection for data.

Framing error

A framing error is detected when the stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.

When the framing error is detected:
- the FE bit is set by hardware;
- the invalid data is transferred from the Shift register to the LPUART_RDR register.
- no interrupt is generated in case of single byte communication. However this bit rises at the same time as the RXNE bit which itself generates an interrupt. In case of
multibuffer communication, an interrupt is issued if the EIE bit is set in the LPUART_CR3 register.

The FE bit is reset by writing 1 to the FECF in the LPUART_ICR register.

### Configurable stop bits during reception

The number of stop bits to be received can be configured through the control bits of LPUART_CR2: it can be either 1 or 2 in normal mode.

- **1 stop bit**: sampling for 1 stop bit is done on the 8th, 9th and 10th samples.
- **2 stop bits**: sampling for the 2 stop bits is done in the middle of the second stop bit. The RXNE and FE flags are set just after this sample i.e. during the second stop bit. The first stop bit is not checked for framing error.

### 38.4.7 LPUART baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are both set to the value programmed in the LPUART_BRR register.

\[
\text{Tx/Rx baud} = \frac{256 \times \text{lpuartckpres}}{\text{LPUARTDIV}}
\]

LPUARTDIV is defined in the LPUART_BRR register.

**Note:**

- The baud counters are updated to the new value in the baud registers after a write operation to LPUART_BRR. Hence the baud rate register value should not be changed during communication.
- It is forbidden to write values lower than 0x300 in the LPUART_BRR register.
- \( f_{CK} \) must range from 3 x baud rate to 4096 x baud rate.

The maximum baud rate that can be reached when the LPUART clock source is the LSE, is 9600 baud. Higher baud rates can be reached when the LPUART is clocked by clock sources different from the LSE clock. For example, if the LPUART clock source frequency is 100 MHz, the maximum baud rate that can be reached is about 33 Mbaud.

| Table 358. Error calculation for programmed baud rates at lpuart_ker_ck_pres = 32.768 kHz |
|-----------------------------------------------|-----------------------------------------------|-------------------------------|-----------------------------------------------|
| Baud rate | Desired | Actual | Value programmed in the baud rate register | \% Error = (Calculated - Desired) B. rate / Desired B. rate |
| S.No | Desired | Actual | 0x6D3A | 0x369D | 0x1B4E | 0xDA7 | 0x6D3 | 0x369 |
| 1 | 300 bauds | 300 baud | 0x6D3A | 0 | 0.07 |
| 2 | 600 baud | 600 baud | 0x369D | 0 | 0 |
| 3 | 1200 baud | 1200.087 baud | 0x1B4E | 0.007 |
| 4 | 2400 baud | 2400.17 baud | 0xDA7 | 0.007 |
| 5 | 4800 baud | 4801.72 baud | 0x6D3 | 0.035 |
| 6 | 9600 baud | 9608.94 baud | 0x369 | 0.093 |
38.4.8 Tolerance of the LPUART receiver to clock deviation

The asynchronous receiver of the LPUART works correctly only if the total clock system deviation is less than the tolerance of the LPUART receiver. The causes which contribute to the total deviation are:

- **DTRA**: deviation due to the transmitter error (which also includes the deviation of the transmitter’s local oscillator)
- **DQUANT**: error due to the baud rate quantization of the receiver
- **DREC**: deviation of the receiver local oscillator
- **DTCL**: deviation due to the transmission line (generally due to the transceivers which can introduce an asymmetry between the low-to-high transition timing and the high-to-low transition timing)

\[
\text{DTRA} + \text{DQUANT} + \text{DREC} + \text{DTCL} + \text{DWU} < \text{LPUART receiver tolerance}
\]

where

- DWU is the error due to sampling point deviation when the wake-up from low-power mode is used.

The LPUART receiver can receive data correctly at up to the maximum tolerated deviation specified in Table 360:

- Number of Stop bits defined through STOP[1:0] bits in the LPUART_CR2 register
- LPUART_BRR register value.

### Table 359. Error calculation for programmed baud rates at $f_{\text{CK}} = 100$ MHz

<table>
<thead>
<tr>
<th>S.No</th>
<th>Desired</th>
<th>Actual</th>
<th>Value programmed in the baud rate register</th>
<th>$% \text{ Error} = \frac{(\text{Calculated} - \text{Desired})}{\text{B-rate}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>38400 Baud</td>
<td>38400,04 Baud</td>
<td>A2C2A</td>
<td>0.0001</td>
</tr>
<tr>
<td>2</td>
<td>57600 Baud</td>
<td>57600,06 Baud</td>
<td>6C81C</td>
<td>0.0001</td>
</tr>
<tr>
<td>3</td>
<td>115200 Baud</td>
<td>115200,12 Baud</td>
<td>3640E</td>
<td>0.0001</td>
</tr>
<tr>
<td>4</td>
<td>230400 Baud</td>
<td>230400,23 Baud</td>
<td>1B207</td>
<td>0.0001</td>
</tr>
<tr>
<td>5</td>
<td>460800 Baud</td>
<td>460804,61 Baud</td>
<td>D903</td>
<td>0.001</td>
</tr>
<tr>
<td>6</td>
<td>921600 Baud</td>
<td>921625,81 Baud</td>
<td>6C81</td>
<td>0.0028</td>
</tr>
<tr>
<td>7</td>
<td>4000 Kbaud</td>
<td>4000000,00 Baud</td>
<td>1900</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>10000 Kbaud</td>
<td>1000000,00 Baud</td>
<td>A00</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>20000 Kbaud</td>
<td>2000000,00 Baud</td>
<td>500</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>33000 Kbaud</td>
<td>33032258,06 Baud</td>
<td>307</td>
<td>0.1</td>
</tr>
</tbody>
</table>
Note: The data specified in Table 360 may slightly differ in the special case when the received frames contain some Idle frames of exactly 10-bit times when M bits = '00' (11-bit times when M = '01' or 9-bit times when M = '10').

38.4.9 LPUART multiprocessor communication

It is possible to perform LPUART multiprocessor communications (with several LPUARTs connected in a network). For instance one of the LPUARTs can be the master, with its TX output connected to the RX inputs of the other LPUARTs. The others are slaves, with their respective TX outputs are logically ANDed together and connected to the RX input of the master.

In multiprocessor configurations it is often desirable that only the intended message recipient actively receives the full message contents, thus reducing redundant LPUART service overhead for all non addressed receivers.

The non addressed devices can be placed in mute mode by means of the muting function. To use the mute mode feature, the MME bit must be set in the LPUART_CR1 register.

Note: When FIFO management is enabled and MME is already set, MME bit must not be cleared and then set again quickly (within two lpuart_ker_ck cycles), otherwise mute mode might remain active.

When the mute mode is enabled:
- none of the reception status bits can be set;
- all the receive interrupts are inhibited;
- the RWU bit in LPUART_ISR register is set to ‘1’. RWU can be controlled automatically by hardware or by software, through the MMRQ bit in the LPUART_RQR register, under certain conditions.

The LPUART can enter or exit from mute mode using one of two methods, depending on the WAKE bit in the LPUART_CR1 register:
- Idle Line detection if the WAKE bit is reset,
- Address Mark detection if the WAKE bit is set.
Idle line detection (WAKE = 0)

The LPUART enters mute mode when the MMRQ bit is written to 1 and the RWU is automatically set.

The LPUART wakes up when an Idle frame is detected. The RWU bit is then cleared by hardware but the IDLE bit is not set in the LPUART_ISR register. An example of mute mode behavior using Idle line detection is given in Figure 563.

Figure 563. Mute mode using Idle line detection

Note: If the MMRQ is set while the IDLE character has already elapsed, the mute mode is not entered (RWU is not set).

If the LPUART is activated while the line is IDLE, the idle state is detected after the duration of one IDLE frame (not only after the reception of one character frame).

4-bit/7-bit address mark detection (WAKE = 1)

In this mode, bytes are recognized as addresses if their MSB is a ‘1’ otherwise they are considered as data. In an address byte, the address of the targeted receiver is put in the 4 or 7 LSBs. The choice of 7 or 4 bit address detection is done using the ADDM7 bit. This 4-bit/7-bit word is compared by the receiver with its own address which is programmed in the ADD bits in the LPUART_CR2 register.

Note: In 7-bit and 9-bit data modes, address detection is done on 6-bit and 8-bit addresses (ADD[5:0] and ADD[7:0]) respectively.

The LPUART enters mute mode when an address character is received which does not match its programmed address. In this case, the RWU bit is set by hardware. The RXNE flag is not set for this address byte and no interrupt or DMA request is issued when the LPUART enters mute mode.

The LPUART also enters mute mode when the MMRQ bit is written to ‘1’. The RWU bit is also automatically set in this case.

The LPUART exits from mute mode when an address character is received which matches the programmed address. Then the RWU bit is cleared and subsequent bytes are received normally. The RXNE/RXFNE bit is set for the address character since the RWU bit has been cleared.

Note: When FIFO management is enabled, when MMRQ bit is set while the receiver is sampling the last bit of a data, this data may be received before effectively entering in mute mode.
An example of mute mode behavior using address mark detection is given in Figure 564.

**Figure 564. Mute mode using address mark detection**

### 38.4.10 LPUART parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the LPUART_CR1 register. Depending on the frame length defined by the M bits, the possible LPUART frame formats are as listed in Table 361.

#### Table 361: LPUART frame formats

<table>
<thead>
<tr>
<th>M bits</th>
<th>PCE bit</th>
<th>LPUART frame(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

2. In the data register, the PB is always taking the MSB position (8th or 7th, depending on the M bit value).

#### Even parity

The parity bit is calculated to obtain an even number of “1s” inside the frame which is made of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data equal 00110101, and 4 bits are set, then the parity bit is equal to 0 if even parity is selected (PS bit in LPUART_CR1 = 0).

#### Odd parity

The parity bit is calculated to obtain an odd number of “1s” inside the frame made of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data equal 00110101 and 4 bits set, then the parity bit is equal to 1 if odd parity is selected (PS bit in LPUART_CR1 = 1).
Parity checking in reception

If the parity check fails, the PE flag is set in the LPUART_ISR register and an interrupt is generated if PEIE is set in the LPUART_CR1 register. The PE flag is cleared by software writing 1 to the PECF in the LPUART_ICR register.

Parity generation in transmission

If the PCE bit is set in LPUART_CR1, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit (even number of “1s” if even parity is selected (PS = 0) or an odd number of “1s” if odd parity is selected (PS = 1)).

38.4.11 LPUART single-wire half-duplex communication

Single-wire half-duplex mode is selected by setting the HDSEL bit in the LPUART_CR3 register. In this mode, the following bits must be kept cleared:
- LINEN and CLKEN bits in the LPUART_CR2 register,
- SCEN and IREN bits in the LPUART_CR3 register.

The LPUART can be configured to follow a single-wire half-duplex protocol where the TX and RX lines are internally connected. The selection between half- and Full-duplex communication is made with a control bit HDSEL in LPUART_CR3.

As soon as HDSEL is written to ‘1’:
- The TX and RX lines are internally connected.
- The RX pin is no longer used
- The TX pin is always released when no data is transmitted. Thus, it acts as a standard I/O in idle or in reception. It means that the I/O must be configured so that TX is configured as alternate function open-drain with an external pull-up.

Apart from this, the communication protocol is similar to normal LPUART mode. Any conflict on the line must be managed by software (for instance by using a centralized arbiter). In particular, the transmission is never blocked by hardware and continues as soon as data is written in the data register while the TE bit is set.

Note: In LPUART communications, in the case of 1-stop bit configuration, the RXNE flag is set in the middle of the stop bit.

38.4.12 Continuous communication using DMA and LPUART

The LPUART is capable of performing continuous communication using the DMA. The DMA requests for Rx buffer and Tx buffer are generated independently.

Note: Refer to Section 37.4: USART implementation on page 1610 to determine if the DMA mode is supported. If DMA is not supported, use the LPUSRT as explained in Section 37.5.6. To perform continuous communication. When FIFO is disabled, you can clear the TXE/ RXNE flags in the LPUART_ISR register.

Transmission using DMA

DMA mode can be enabled for transmission by setting DMAT bit in the LPUART_CR3 register. Data are loaded from an SRAM area configured using the DMA peripheral (refer to the corresponding Direct memory access controller section) to the LPUART_TDR register whenever the TXE flag (TXFNF flag if FIFO mode is enabled) is set. To map a DMA channel for LPUART transmission, use the following procedure (x denotes the channel number):
1. Write the LPUART_TDR register address in the DMA control register to configure it as the destination of the transfer. The data is moved to this address from memory after each TXE (or TXFNF if FIFO mode is enabled) event.

2. Write the memory address in the DMA control register to configure it as the source of the transfer. The data is loaded into the LPUART_TDR register from this memory area after each TXE (or TXFNF if FIFO mode is enabled) event.

3. Configure the total number of bytes to be transferred to the DMA control register.

4. Configure the channel priority in the DMA register

5. Configure DMA interrupt generation after half/full transfer as required by the application.

6. Clear the TC flag in the LPUART_ISR register by setting the TCCF bit in the LPUART_ICR register.

7. Activate the channel in the DMA register.

When the number of data transfers programmed in the DMA Controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

In transmission mode, once the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the TC flag can be monitored to make sure that the LPUART communication is complete. This is required to avoid corrupting the last transmission before disabling the LPUART or entering low-power mode. Software must wait until TC = 1. The TC flag remains cleared during all data transfers and it is set by hardware at the end of transmission of the last frame.

**Figure 565. Transmission using DMA**

**Note:** When FIFO management is enabled, the DMA request is triggered by Transmit FIFO not full (i.e. TXFNF = 1).
Reception using DMA

DMA mode can be enabled for reception by setting the DMAR bit in LPUART_CR3 register. Data are loaded from the LPUART_RDR register to a SRAM area configured using the DMA peripheral (refer to the corresponding Direct memory access controller (DMA) section) whenever a data byte is received. To map a DMA channel for LPUART reception, use the following procedure:

1. Write the LPUART_RDR register address in the DMA control register to configure it as the source of the transfer. The data is moved from this address to the memory after each RXNE (RXFNE in case FIFO mode is enabled) event.
2. Write the memory address in the DMA control register to configure it as the destination of the transfer. The data is loaded from LPUART_RDR to this memory area after each RXNE (RXFNE in case FIFO mode is enabled) event.
3. Configure the total number of bytes to be transferred to the DMA control register.
4. Configure the channel priority in the DMA control register.
5. Configure interrupt generation after half/full transfer as required by the application.
6. Activate the channel in the DMA control register.

When the number of data transfers programmed in the DMA Controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

Figure 566. Reception using DMA

Note: When FIFO management is enabled, the DMA request is triggered by Receive FIFO not empty (i.e. RXFNE = 1).

Error flagging and interrupt generation in multibuffer communication

If any error occurs during a transaction in multibuffer communication mode, the error flag is asserted after the current byte. An interrupt is generated if the interrupt enable flag is set. For framing error, overrun error and noise flag which are asserted with RXNE (RXFNE in case FIFO mode is enabled) in single byte reception, there is a separate error flag interrupt.
enable bit (EIE bit in the LPUART_CR3 register), which, if set, enables an interrupt after the current byte if any of these errors occur.

### 38.4.13 RS232 hardware flow control and RS485 Driver Enable

It is possible to control the serial data flow between 2 devices by using the CTS input and the RTS output. The [Figure 553](#) shows how to connect 2 devices in this mode:

**Figure 553. Hardware flow control between 2 LPUARTs**

RS232 RTS and CTS flow control can be enabled independently by writing the RTSE and CTSE bits respectively to 1 (in the LPUART_CR3 register).

**RS232 RTS flow control**

If the RTS flow control is enabled (RTSE = 1), then RTS is deasserted (tied low) as long as the LPUART receiver is ready to receive a new data. When the receive register is full, RTS is asserted, indicating that the transmission is expected to stop at the end of the current frame. [Figure 568](#) shows an example of communication with RTS flow control enabled.

**Figure 568. RS232 RTS flow control**

*Note:* When FIFO mode is enabled, RTS is asserted only when RXFIFO is full.
RS232 CTS flow control

If the CTS flow control is enabled (CTSE = 1), then the transmitter checks the CTS input before transmitting the next frame. If CTS is deasserted (tied low), then the next data is transmitted (assuming that data is to be transmitted, in other words, if TXE/TXFE = 0), else the transmission does not occur. When CTS is asserted during a transmission, the current transmission is completed before the transmitter stops.

When CTSE = 1, the CTSIF status bit is automatically set by hardware as soon as the CTS input toggles. It indicates when the receiver becomes ready or not ready for communication. An interrupt is generated if the CTSIE bit in the LPUART_CR3 register is set. Figure 569 shows an example of communication with CTS flow control enabled.

![Figure 569. RS232 CTS flow control](Figure569)

**Note:** For correct behavior, CTS must be deasserted at least 3 LPUART clock source periods before the end of the current character. In addition it should be noted that the CTSCF flag may not be set for pulses shorter than 2 x PCLK periods.

RS485 driver enable

The driver enable feature is enabled by setting bit DEM in the LPUART_CR3 control register. This enables activating the external transceiver control, through the DE (Driver Enable) signal. The assertion time is the time between the activation of the DE signal and the beginning of the start bit. It is programmed using the DEAT [4:0] bitfields in the LPUART_CR1 control register. The deassertion time is the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE signal. It is programmed using the DEDT [4:0] bitfields in the LPUART_CR1 control register. The polarity of the DE signal can be configured using the DEP bit in the LPUART_CR3 control register.
The LPUART DEAT and DEDT are expressed in LPUART clock source \( f_{CK} \) cycles:

- The Driver enable assertion time equals
  - \( (1 + (DEAT \times P)) \times f_{CK} \), if \( P \neq 0 \)
  - \( (1 + DEAT) \times f_{CK} \), if \( P = 0 \)
- The Driver enable deassertion time equals
  - \( (1 + (DEDT \times P)) \times f_{CK} \), if \( P \neq 0 \)
  - \( (1 + DEDT) \times f_{CK} \), if \( P = 0 \)

where \( P = BRR[20:11] \)

### 38.4.14 LPUART low-power management

The LPUART has advanced low-power mode functions that enable it to transfer properly data even when the lpuart_pclk clock is disabled.

The LPUART is able to wake up the MCU from low-power mode when the UESM bit is set. When the lpuart_pclk is gated, the LPUART provides a wake-up interrupt (lpuart_wkup) if a specific action requiring the activation of the lpuart_pclk clock is needed:

- If FIFO mode is disabled
  - lpuart_pclk clock has to be activated to empty the LPUART data register.
    - In this case, the lpuart_wkup interrupt source is the RXNE set to ‘1’. The RXNEIE bit must be set before entering low-power mode.

- If FIFO mode is enabled
  - lpuart_pclk clock has to be activated
    - to fill the TXFIFO
    - or to empty the RXFIFO
    - In this case, the lpuart_wkup interrupt source can be:
      - RXFIFO not empty. In this case, the RXFNEIE bit must be set before entering low-power mode.
      - RXFIFO full. In this case, the RXFFIE bit must be set before entering low-power mode, the number of received data corresponds to the RXFIFO size, and the RXFF flag is not set.
      - TXFIFO empty. In this case, the TXFEIE bit must be set before entering low-power mode.

This enables sending/receiving the data in the TXFIFO/RXFIFO during low-power mode.

To avoid overrun/underrun errors and transmit/receive data in low-power mode, the lpuart_wkup interrupt source can be one of the following events:

- TXFIFO threshold reached. In this case, the TXFTIE bit must be set before entering low-power mode.
- RXFIFO threshold reached. In this case, the RXFTIE bit must be set before entering low-power mode.

For example, the application can set the threshold to the maximum RXFIFO size if the wake-up time is less than the time to receive a single byte across the line.

Using the RXFIFO full, TXFIFO empty, RXFIFO not empty and RXFIFO/TXFIFO threshold interrupts to wake up the MCU from low-power mode enables doing as many LPUART transfers as possible during low-power mode with the benefit of optimizing consumption.
Alternatively, a specific lpuart_wkup interrupt may be selected through the WUS bitfields.

When the wake-up event is detected, the WUF flag is set by hardware and lpuart_wkup interrupt is generated if the WUFIE bit is set.

**Note:** Before entering low-power mode, make sure that no LPUART transfer is ongoing. Checking the BUSY flag cannot ensure that low-power mode is never entered when data reception is ongoing.

The WUF flag is set when a wake-up event is detected, independently of whether the MCU is in low-power or in an active mode.

When entering low-power mode just after having initialized and enabled the receiver, the REACK bit must be checked to ensure the LPUART is actually enabled.

When DMA is used for reception, it must be disabled before entering low-power mode and re-enabled upon exit from low-power mode.

When FIFO is enabled, the wake-up from low-power mode on address match is only possible when mute mode is enabled.

**Using mute mode with low-power mode**

If the LPUART is put into mute mode before entering low-power mode:

- Wake-up from mute mode on idle detection must not be used, because idle detection cannot work in low-power mode.
- If the wake-up from mute mode on address match is used, then the low-power mode wake-up source from must also be the address match. If the RXNE flag was set when entering the low-power mode, the interface remains in mute mode upon address match and wake up from low-power mode.

**Note:** When FIFO management is enabled, mute mode is used with wake-up from low-power mode without any constraints (i.e. the two points mentioned above about mute and low-power mode are valid only when FIFO management is disabled).

**Wake-up from low-power mode when LPUART kernel clock lpuart_ker_ck is OFF in low-power mode**

If during low-power mode, the lpuart_ker_ck clock is switched OFF, when a falling edge on the LPUART receive line is detected, the LPUART interface requests the lpuart_ker_ck clock to be switched ON thanks to the lpuart_ker_ck_req signal. The lpuart_ker_ck is then used for the frame reception.

If the wake-up event is verified, the MCU wakes up from low-power mode and data reception goes on normally.

If the wake-up event is not verified, the lpuart_ker_ck is switched OFF again, the MCU is not waken up and stays in low-power mode and the kernel clock request is released.

The example below shows the case of wake-up event programmed to “address match detection” and FIFO management disabled.

*Figure 570* shows the behavior when the wake-up event is verified.
Figure 570. Wake-up event verified (wake-up event = address match, FIFO disabled)

Address match event WUF = '1'
LPUART sends a wakeup event to the MCU

Data reception goes on

Figure 571 shows the behavior when the wake-up event is not verified.

Figure 571. Wake-up event not verified (wake-up event = address match, FIFO disabled)

Address does not match

Note: The above figures are valid when address match or any received frame is used as wake-up event. In the case the wake-up event is the start bit detection, the LPUART sends the wake-up event to the MCU at the end of the start bit.
Determining the maximum LPUART baud rate that enables to correctly wake up the MCU from low-power mode

The maximum baud rate that enables to correctly wake up the MCU from low-power mode depends on the wake-up time parameter (refer to the device datasheet) and on the LPUART receiver tolerance (see Section 38.4.8: Tolerance of the LPUART receiver to clock deviation).

Let us take the example of OVER8 = 0, M bits = ‘01’, ONEBIT = 0 and BRR [3:0] = 0000.

In these conditions, according to Table 360: Tolerance of the LPUART receiver, the LPUART receiver tolerance equals 3.41%.

\[
D_{WU\text{max}} = t_{WULPUART} \times (11 \times T_{\text{bit Min}})
\]

\[
T_{\text{bit Min}} = t_{WULPUART} / (11 \times D_{WU\text{max}})
\]

where \( t_{WULPUART} \) is the wake-up time from low-power mode.

If we consider the ideal case where DTRA, DQUANT, DREC and DTCL parameters are at 0%, the maximum value of DWU is 3.41%. In reality, we need to consider at least the \( \text{lpuart\_ker\_ck} \) inaccuracy.

For example, if HSI16 is used as \( \text{lpuart\_ker\_ck} \), and the HSI16 inaccuracy is of 1%, then we obtain:

\[
t_{WULPUART} = 3 \, \mu s \text{ (values provided only as examples; for correct values, refer to the device datasheet)}.
\]

\[
D_{WU\text{max}} = 3.41\% - 1\% = 2.41\%
\]

\[
T_{\text{bit min}} = 3 \, \mu s / (11 \times 2.41\%) = 11.32 \, \mu s.
\]

As a result, the maximum baud rate that enables to wake up correctly from low-power mode is: \( 1/11.32 \, \mu s = 88.36 \, \text{kbaud} \).

38.5 LPUART in low-power modes

Table 362. Effect of low-power modes on the LPUART

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect. LPUART interrupts cause the device to exit Sleep mode.</td>
</tr>
<tr>
<td>Stop(^{(1)})</td>
<td>The content of the LPUART registers is kept. The LPUART is able to wake up the microcontroller from Stop mode when the LPUART is clocked by an oscillator available in Stop mode.</td>
</tr>
<tr>
<td>Standby</td>
<td>The LPUART peripheral is powered down and must be reinitialized after exiting Standby mode.</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Refer to Section 38.3: LPUART implementation to know if the wake-up from Stop mode is supported for a given peripheral instance. If an instance is not functional in a given Stop mode, it must be disabled before entering this Stop mode.
## 38.6 LPUART interrupts

Refer to *Table 363* for a detailed description of all LPUART interrupt requests.

<table>
<thead>
<tr>
<th>Interrupt vector</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Event Control bit</th>
<th>Interrupt clear method</th>
<th>Exit from Sleep mode</th>
<th>Exit from Stop(1) modes</th>
<th>Exit from Standby mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPUART</td>
<td>Transmit data register empty</td>
<td>TXE</td>
<td>TXEIE</td>
<td>Write TDR</td>
<td>Yes</td>
<td></td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Transmit FIFO Not Full</td>
<td>TXFNIE</td>
<td>TXFIFO full</td>
<td>Yes</td>
<td></td>
<td></td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Transmit FIFO Empty</td>
<td>TXEIE</td>
<td>Write TDR or write 1 in TXFRQ</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Transmit FIFO threshold reached</td>
<td>TXFTIE</td>
<td>Write TDR</td>
<td>Yes</td>
<td></td>
<td>No</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CTS interrupt</td>
<td>CTSIE</td>
<td>Write 1 in CTSCF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Transmission Complete</td>
<td>TCIE</td>
<td>Write TDR or write 1 in TCCF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Receive data register not empty (data ready to be read)</td>
<td>RXNE</td>
<td>RXNEIE</td>
<td>Read RDR or write 1 in RXFRQ</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Receive FIFO Not Empty</td>
<td>RXFNEIE</td>
<td>Read RDR until RXFIFO empty or write 1 in RXFRQ</td>
<td>Yes</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Receive FIFO Full</td>
<td>RXFFIE</td>
<td>Read RDR</td>
<td>Yes</td>
<td></td>
<td>No</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Receive FIFO threshold reached</td>
<td>RXFTIE</td>
<td>Read RDR</td>
<td>Yes</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Overrun error detected</td>
<td>ORE RX-NIERXFIE</td>
<td>Write 1 in ORECF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Idle line detected</td>
<td>IDLEIE</td>
<td>Write 1 in IDLECF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Parity error</td>
<td>PEIE</td>
<td>Write 1 in PECF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Noise error in multibuffer communication.</td>
<td>NE</td>
<td>Write 1 in NFCF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Overrun error in multibuffer communication.</td>
<td>EIE</td>
<td>Write 1 in ORECF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Framing Error in multibuffer communication.</td>
<td>FE</td>
<td>Write 1 in FECF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Character match</td>
<td>CMIE</td>
<td>Write 1 in CMCF</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Wake-up from low-power mode</td>
<td>WUF</td>
<td>WUFIE</td>
<td>Write 1 in WUC</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1. The LPUART can wake up the device from Stop mode only if the peripheral instance supports the wake-up from Stop mode feature. Refer to Section 38.3: LPUART implementation for the list of supported Stop modes.

2. RXFF flag is asserted if the LPUART receives \( n+1 \) data (\( n \) being the RXFIFO size): \( n \) data in the RXFIFO and 1 data in LPUART_RDR. In Stop mode, LPUART_RDR is not clocked. As a result, this register is not written and once \( n \) data are received and written in the RXFIFO, the RXFF interrupt is asserted (RXFF flag is not set).

3. When OVRDIS = 0.

### 38.7 LPUART registers

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

The peripheral registers have to be accessed by words (32 bits).

#### 38.7.1 LPUART control register 1 (LPUART_CR1)

Address offset: 0x00

Reset value: 0x0000 0000

The same register can be used in FIFO mode enabled (this section) and FIFO mode disabled (next section).

**FIFO mode enabled**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXFIE</td>
<td>TXFEIE</td>
<td>FIFOEN</td>
<td>M1</td>
<td>Res.</td>
<td>Res.</td>
<td>DEAT[4:0]</td>
<td>DEDT[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Res.</th>
<th>CMIE</th>
<th>MME</th>
<th>MD</th>
<th>WAKE</th>
<th>PCE</th>
<th>PS</th>
<th>PEIE</th>
<th>TXFN</th>
<th>FIE</th>
<th>TCIE</th>
<th>RXPFN</th>
<th>IIDEIE</th>
<th>TE</th>
<th>RE</th>
<th>UESM</th>
<th>UE</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

**Bit 31 RXFFIE:** RXFIFO full interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An LPUART interrupt is generated when RXFF = 1 in the LPUART_ISR register

**Bit 30 TXFEIE:** TXFIFO empty interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An LPUART interrupt is generated when TXFE = 1 in the LPUART_ISR register

**Bit 29 FIFOEN:** FIFO mode enable

This bit is set and cleared by software.

0: FIFO mode is disabled.

1: FIFO mode is enabled.
Bit 28  **M1**: Word length
This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.

- M[1:0] = ’00’: 1 Start bit, 8 Data bits, n Stop bit
- M[1:0] = ’01’: 1 Start bit, 9 Data bits, n Stop bit
- M[1:0] = ’10’: 1 Start bit, 7 Data bits, n Stop bit

This bit can only be written when the LPUART is disabled (UE = 0).

*Note: In 7-bit data length mode, the smartcard mode, LIN master mode and Auto baud rate (0x7F and 0x55 frames detection) are not supported.*

Bits 27:26  Reserved, must be kept at reset value.

Bits 25:21  **DEAT[4:0]**: Driver enable assertion time
This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 37.5.20: RS232 hardware flow control and RS485 Driver Enable.

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bits 20:16  **DEDT[4:0]**: Driver enable deassertion time
This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 38.4.13: RS232 hardware flow control and RS485 Driver Enable.

If the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 15  Reserved, must be kept at reset value.

Bit 14  **CMIE**: Character match interrupt enable
This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: A LPUART interrupt is generated when the CMF bit is set in the LPUART_ISR register.

Bit 13  **MME**: Mute mode enable
This bit activates the mute mode function of the LPUART. When set, the LPUART can switch between the active and mute modes, as defined by the WAKE bit. It is set and cleared by software.

- 0: Receiver in active mode permanently
- 1: Receiver can switch between mute mode and active mode.

Bit 12  **M0**: Word length
This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description).

This bit can only be written when the LPUART is disabled (UE = 0).

Bit 11  **WAKE**: Receiver wake-up method
This bit determines the LPUART wake-up method from mute mode. It is set or cleared by software.

- 0: Idle line
- 1: Address mark

This bitfield can only be written when the LPUART is disabled (UE = 0).
Bit 10 **PCE**: Parity control enable

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

0: Parity control disabled
1: Parity control enabled

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 9 **PS**: Parity selection

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.

0: Even parity
1: Odd parity

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 8 **PEIE**: PE interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited
1: An LPUART interrupt is generated whenever PE = 1 in the LPUART_ISR register

Bit 7 **TXFNFIE**: TXFIFO not full interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited
1: A LPUART interrupt is generated whenever TXE/TXFNF = 1 in the LPUART_ISR register

Bit 6 **TCIE**: Transmission complete interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited
1: An LPUART interrupt is generated whenever TC = 1 in the LPUART_ISR register

Bit 5 **RXFNEIE**: RXFIFO not empty interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited
1: A LPUART interrupt is generated whenever ORE = 1 or RXNE/RXFNE = 1 in the LPUART_ISR register

Bit 4 **IDLEIE**: IDLE interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited
1: An LPUART interrupt is generated whenever IDLE = 1 in the LPUART_ISR register

Bit 3 **TE**: Transmitter enable

This bit enables the transmitter. It is set and cleared by software.

0: Transmitter is disabled
1: Transmitter is enabled

**Note**: During transmission, a low pulse on the TE bit (“0” followed by “1”) sends a preamble (idle line) after the current word. In order to generate an idle character, the TE must not be immediately written to 1. In order to ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register.

When TE is set there is a 1 bit-time delay before the transmission starts.
Bit 2 **RE**: Receiver enable
This bit enables the receiver. It is set and cleared by software.
0: Receiver is disabled
1: Receiver is enabled and begins searching for a start bit

Bit 1 **UESM**: LPUART enable in Stop mode
When this bit is cleared, the LPUART is not able to wake up the MCU from low-power mode.
When this bit is set, the LPUART is able to wake up the MCU from low-power mode, provided that the LPUART clock selection is HSI16 or LSE in the RCC.
This bit is set and cleared by software.
0: LPUART not able to wake up the MCU from low-power mode.
1: LPUART able to wake up the MCU from low-power mode. When this function is active, the clock source for the LPUART must be HSI16 or LSE (see RCC chapter)

**Note**: It is recommended to set the UESM bit just before entering low-power mode and clear it on exit from low-power mode.

Bit 0 **UE**: LPUART enable
When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software.
0: LPUART prescaler and outputs disabled, low-power mode
1: LPUART enabled

**Note**: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit.
The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.

### 38.7.2 LPUART control register 1 [alternate] (LPUART_CR1)

Address offset: 0x00
Reset value: 0x0000 0000

The same register can be used in FIFO mode enabled (previous section) and FIFO mode disabled (this section).

**FIFO mode disabled**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Res</td>
<td>CMIE</td>
<td>MME</td>
<td>M0</td>
<td>WAKE</td>
<td>PCE</td>
<td>PS</td>
<td>PEIE</td>
<td>TXEIE</td>
<td>TCIE</td>
<td>RXNEIE</td>
<td>IDLEIE</td>
<td>TE</td>
<td>RE</td>
<td>UESM</td>
<td>UE</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:30  Reserved, must be kept at reset value.

Bit 29  **FIFOEN**: FIFO mode enable
This bit is set and cleared by software.
0: FIFO mode is disabled.
1: FIFO mode is enabled.

Bit 28  **M1**: Word length
This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.
- \[M[1:0] = '00': 1\] Start bit, 8 Data bits, n Stop bit
- \[M[1:0] = '01': 1\] Start bit, 9 Data bits, n Stop bit
- \[M[1:0] = '10': 1\] Start bit, 7 Data bits, n Stop bit
This bit can only be written when the LPUART is disabled (UE = 0).

*Note: In 7-bit data length mode, the smartcard mode, LIN master mode and Auto baud rate (0x7F and 0x55 frames detection) are not supported.*

Bits 27:26  Reserved, must be kept at reset value.

Bits 25:21  **DEAT[4:0]**: Driver enable assertion time
This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in lpuart_ker_ck clock cycles. For more details, refer to Section 37.5.20: RS232 hardware flow control and RS485 Driver Enable.
This bitfield can only be written when the LPUART is disabled (UE = 0).

Bits 20:16  **DEDT[4:0]**: Driver enable deassertion time
This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in lpuart_ker_ck clock cycles. For more details, refer to Section 38.4.13: RS232 hardware flow control and RS485 Driver Enable.
If the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.
This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 15  Reserved, must be kept at reset value.

Bit 14  **CMIE**: Character match interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: A LPUART interrupt is generated when the CMF bit is set in the LPUART_ISR register.

Bit 13  **MME**: Mute mode enable
This bit activates the mute mode function of the LPUART. When set, the LPUART can switch between the active and mute modes, as defined by the WAKE bit. It is set and cleared by software.
0: Receiver in active mode permanently
1: Receiver can switch between mute mode and active mode.

Bit 12  **M0**: Word length
This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description).
This bit can only be written when the LPUART is disabled (UE = 0).
Bit 11 **WAKE**: Receiver wake-up method
This bit determines the LPUART wake-up method from mute mode. It is set or cleared by software.
0: Idle line
1: Address mark
This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 10 **PCE**: Parity control enable
This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).
0: Parity control disabled
1: Parity control enabled
This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 9 **PS**: Parity selection
This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.
0: Even parity
1: Odd parity
This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 8 **PEIE**: PE interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An LPUART interrupt is generated whenever PE = 1 in the LPUART_ISR register

Bit 7 **TXEIE**: Transmit data register empty
This bit is set and cleared by software.
0: Interrupt is inhibited
1: A LPUART interrupt is generated whenever TXE/TXFNF = 1 in the LPUART_ISR register

Bit 6 **TCIE**: Transmission complete interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An LPUART interrupt is generated whenever TC = 1 in the LPUART_ISR register

Bit 5 **RXNEIE**: Receive data register not empty
This bit is set and cleared by software.
0: Interrupt is inhibited
1: A LPUART interrupt is generated whenever ORE = 1 or RXNE/RXFNE = 1 in the LPUART_ISR register

Bit 4 **IDLEIE**: IDLE interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An LPUART interrupt is generated whenever IDLE = 1 in the LPUART_ISR register
Bit 3 TE: Transmitter enable
This bit enables the transmitter. It is set and cleared by software.
0: Transmitter is disabled
1: Transmitter is enabled

Note: During transmission, a low pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word. In order to generate an idle character, the TE must not be immediately written to 1. In order to ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register.
When TE is set there is a 1 bit-time delay before the transmission starts.

Bit 2 RE: Receiver enable
This bit enables the receiver. It is set and cleared by software.
0: Receiver is disabled
1: Receiver is enabled and begins searching for a start bit

Bit 1 UESM: LPUART enable in Stop mode
When this bit is cleared, the LPUART is not able to wake up the MCU from low-power mode. When this bit is set, the LPUART is able to wake up the MCU from low-power mode, provided that the LPUART clock selection is HSI16 or LSE in the RCC. This bit is set and cleared by software.
0: LPUART not able to wake up the MCU from low-power mode.
1: LPUART able to wake up the MCU from low-power mode. When this function is active, the clock source for the LPUART must be HSI16 or LSE (see RCC chapter)

Note: It is recommended to set the UESM bit just before entering low-power mode and clear it on exit from low-power mode.

Bit 0 UE: LPUART enable
When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software.
0: LPUART prescaler and outputs disabled, low-power mode
1: LPUART enabled

Note: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit.

The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.

### 38.7.3 LPUART control register 2 (LPUART_CR2)

Address offset: 0x04
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>
Bits 31:24 ADD[7:0]: Address of the LPUART node

These bits give the address of the LPUART node in mute mode or a character code to be recognized in low-power or Run mode:

- In mute mode: they are used in multiprocessor communication to wake up from mute mode with 4-bit/7-bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. In 4-bit address mark detection, only ADD[3:0] bits are used.
- In low-power mode: they are used for wake up from low-power mode on character match. When WUS[1:0] is programmed to 0b00 (WUF active on address match), the wake-up from low-power mode is performed when the received character corresponds to the character programmed through ADD[6:0] or ADD[3:0] bitfield (depending on ADDM[7] bit), and WUF interrupt is enabled by setting WUFIE bit. The MSB of the character sent by transmitter should be equal to 1.
- In Run mode with mute mode inactive (for example, end-of-block detection in ModBus protocol): the whole received character (8 bits) is compared to ADD[7:0] value and CMF flag is set on match. An interrupt is generated if the CMIE bit is set.

These bits can only be written when the reception is disabled (RE = 0) or when the USART is disabled (UE = 0).

Bits 23:20 Reserved, must be kept at reset value.

Bit 19 MSBFIRST: Most significant bit first

This bit is set and cleared by software.

0: data is transmitted/received with data bit 0 first, following the start bit.
1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit.

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 18 DATAINV: Binary data inversion

This bit is set and cleared by software.

0: Logical data from the data register are send/received in positive/direct logic. (1 = H, 0 = L)
1: Logical data from the data register are send/received in negative/inverse logic. (1 = L, 0 = H).

The parity bit is also inverted.

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 17 TXINV: TX pin active level inversion

This bit is set and cleared by software.

0: TX pin signal works using the standard logic levels (VDD = 1/idle, Gnd = 0/mark)
1: TX pin signal values are inverted (VDD = 0/mark, Gnd = 1/idle).

This enables the use of an external inverter on the TX line.

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 16 RXINV: RX pin active level inversion

This bit is set and cleared by software.

0: RX pin signal works using the standard logic levels (VDD = 1/idle, Gnd = 0/mark)
1: RX pin signal values are inverted (VDD = 0/mark, Gnd = 1/idle).

This enables the use of an external inverter on the RX line.

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 15 SWAP: Swap TX/RX pins

This bit is set and cleared by software.

0: TX/RX pins are used as defined in standard pinout
1: The TX and RX pins functions are swapped. This enables to work in the case of a cross-wired connection to another UART.

This bitfield can only be written when the LPUART is disabled (UE = 0).

Bit 14 Reserved, must be kept at reset value.
38.7.4 LPUART control register 3 (LPUART_CR3)

Address offset: 0x08

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 13:12 **STOP[1:0]**: STOP bits
These bits are used for programming the stop bits.
00: 1 stop bit
01: Reserved.
10: 2 stop bits
11: Reserved
This bitfield can only be written when the LPUART is disabled (UE = 0).

Bits 11:5 Reserved, must be kept at reset value.

Bit 4 **ADDM7**: 7-bit address detection/4-bit address detection
This bit is for selection between 4-bit address detection or 7-bit address detection.
0: 4-bit address detection
1: 7-bit address detection (in 8-bit data mode)
This bit can only be written when the LPUART is disabled (UE = 0)

*Note: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively.*

Bits 3:0 Reserved, must be kept at reset value.
Bits 31:29  **TXFTCFG[2:0]:** TX FIFO threshold configuration
110: TX FIFO reaches 1/2 of its depth.
101: TX FIFO reaches 3/4 of its depth.
011: TX FIFO reaches 7/8 of its depth.
100: TX FIFO becomes empty.
Remaining combinations: Reserved.

Bit 28  **RXFTIE:** RX FIFO threshold interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An LPUART interrupt is generated when RX FIFO reaches the threshold programmed in RXFTCFG.

Bits 27:25  **RXFTCFG[2:0]:** Receive FIFO threshold configuration
011: Receive FIFO reaches 3/4 of its depth.
110: Receive FIFO reaches 1/2 of its depth.
100: Receive FIFO reaches 7/8 of its depth.
101: Receive FIFO becomes full.
Remaining combinations: Reserved.

Bit 24  Reserved, must be kept at reset value.

Bit 23  **TXFTIE:** TX FIFO threshold interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: A LPUART interrupt is generated when TX FIFO reaches the threshold programmed in TXFTCFG.

Bit 22  **WUFIE:** Wake-up from low-power mode interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An LPUART interrupt is generated whenever WUF = 1 in the LPUART_ISR register

**Note:** If the LPUART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation.

Bits 21:20  **WUS[1:0]:** Wake-up from low-power mode interrupt flag selection
This bitfield specifies the event which activates the WUF (wake-up from low-power mode flag).
00: WUF active on address match (as defined by ADD[7:0] and ADDM7)
01: Reserved.
10: WUF active on Start bit detection
11: WUF active on RXNE.

This bitfield can only be written when the LPUART is disabled (UE = 0).

**Note:** If the LPUART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 37.4: USART implementation.

Bits 19:16  Reserved, must be kept at reset value.
Bit 15 **DEP**: Driver enable polarity selection
- 0: DE signal is active high.
- 1: DE signal is active low.
This bit can only be written when the LPUART is disabled (UE = 0).

Bit 14 **DEM**: Driver enable mode
This bit enables the user to activate the external transceiver control, through the DE signal.
- 0: DE function is disabled.
- 1: DE function is enabled. The DE signal is output on the RTS pin.
This bit can only be written when the LPUART is disabled (UE = 0).

Bit 13 **DDRE**: DMA disable on reception error
- 0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data is transferred.
- 1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE before clearing the error flag.
This bit can only be written when the LPUART is disabled (UE = 0).
*Note*: The reception errors are: parity error, framing error or noise error.

Bit 12 **OVRDIS**: Overrun disable
This bit is used to disable the receive overrun detection.
- 0: Overrun Error Flag, ORE is set when received data is not read before receiving new data.
- 1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the LPUART_RDR register.
This bit can only be written when the LPUART is disabled (UE = 0).
*Note*: This control bit enables checking the communication flow w/o reading the data.

Bit 11 Reserved, must be kept at reset value.

Bit 10 **CTSIE**: CTS interrupt enable
- 0: Interrupt is inhibited
- 1: An interrupt is generated whenever CTSIF = 1 in the LPUART_ISR register

Bit 9 **CTSE**: CTS enable
- 0: CTS hardware flow control disabled
- 1: CTS mode enabled, data is only transmitted when the CTS input is deasserted (tied to 0).
If the CTS input is asserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while CTS is asserted, the transmission is postponed until CTS is deasserted.
This bit can only be written when the LPUART is disabled (UE = 0)

Bit 8 **RTSE**: RTS enable
- 0: RTS hardware flow control disabled
- 1: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted.
The RTS output is deasserted (pulled to 0) when data can be received.
This bit can only be written when the LPUART is disabled (UE = 0).

Bit 7 **DMAT**: DMA enable transmitter
- This bit is set/reset by software
- 1: DMA mode is enabled for transmission
- 0: DMA mode is disabled for transmission
38.7.5 LPUART baud rate register (LPUART_BRR)

This register can only be written when the LPUART is disabled (UE = 0). It may be automatically updated by hardware in auto baud rate detection mode.

Address offset: 0x0C

Reset value: 0x0000 0000

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:0 **BRR[19:0]:** LPUART baud rate

**Note:** It is forbidden to write values lower than 0x300 in the LPUART_BRR register. Provided that LPUART_BRR must be ≥ 0x300 and LPUART_BRR is 20 bits, a care should be taken when generating high baud rates using high fck values. fck must be in the range [3 x baud rate..4096 x baud rate].
38.7.6 LPUART request register (LPUART_RQR)

Address offset: 0x18
Reset value: 0x0000 0000

Bits 31:5 Reserved, must be kept at reset value.

Bit 4 TXFRQ: Transmit data flush request
This bit is used when FIFO mode is enabled. TXFRQ bit is set to flush the whole FIFO. This sets the flag TXFE (TXFIFO empty, bit 23 in the LPUART_ISR register).

Note: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data are written in the data register.

Bit 3 RXFRQ: Receive data flush request
Writing 1 to this bit clears the RXNE flag. This enables discarding the received data without reading it, and avoid an overrun condition.

Bit 2 MMRQ: Mute mode request
Writing 1 to this bit puts the LPUART in mute mode and resets the RWU flag.

Bit 1 SBKRQ: Send break request
Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.

Note: If the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit.

Bit 0 Reserved, must be kept at reset value.

38.7.7 LPUART interrupt and status register (LPUART_ISR)

Address offset: 0x1C
Reset value: 0x0080 00C0

The same register can be used in FIFO mode enabled (this section) and FIFO mode disabled (next section).

FIFO mode enabled
Bits 31:28 Reserved, must be kept at reset value.

Bit 27 **TXFT**: TXFIFO threshold flag

This bit is set by hardware when the TXFIFO reaches the threshold programmed in TXFTCFG in LPUART_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit = 1 (bit 31) in the LPUART_CR3 register.

0: TXFIFO does not reach the programmed threshold.
1: TXFIFO reached the programmed threshold.

Bit 26 **RXFT**: RXFIFO threshold flag

This bit is set by hardware when the RXFIFO reaches the threshold programmed in RXFTCFG in LPUART_CR3 register i.e. the Receive FIFO contains RXFTCFG data. An interrupt is generated if the RXFTIE bit = 1 (bit 27) in the LPUART_CR3 register.

0: Receive FIFO does not reach the programmed threshold.
1: Receive FIFO reached the programmed threshold.

Bit 25 Reserved, must be kept at reset value.

Bit 24 **RXFF**: RXFIFO full

This bit is set by hardware when the number of received data corresponds to RXFIFO size + 1 (RXFIFO full + 1 data in the LPUART_RDR register. An interrupt is generated if the RXFFIE bit = 1 in the LPUART_CR1 register.

0: RXFIFO is not full
1: RXFIFO is full

Bit 23 **TXFE**: TXFIFO empty

This bit is set by hardware when TXFIFO is empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the LPUART_RQR register.

An interrupt is generated if the TXFEIE bit = 1 (bit 30) in the LPUART_CR1 register.

0: TXFIFO is not empty
1: TXFIFO is empty

Bit 22 **REACK**: Receive enable acknowledge flag

This bit is set/reset by hardware, when the Receive Enable value is taken into account by the LPUART.

It can be used to verify that the LPUART is ready for reception before entering low-power mode.

*N*ote: *If the LPUART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value.*

Bit 21 **TEACK**: Transmit enable acknowledge flag

This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the LPUART.

It can be used when an idle frame request is generated by writing TE = 0, followed by TE = 1 in the LPUART_CR1 register, in order to respect the TE = 0 minimum period.

Bit 20 **WUF**: Wake-up from low-power mode flag

This bit is set by hardware, when a wake-up event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the LPUART_ICR register.

An interrupt is generated if WUFIE = 1 in the LPUART_CR3 register.

*N*ote: *When UESM is cleared, WUF flag is also cleared.*

*If the LPUART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value.*
Bit 19  **RWU**: Receiver wake-up from mute mode
This bit indicates if the LPUART is in mute mode. It is cleared/set by hardware when a wake-
up/mute sequence is recognized. The mute mode control sequence (address or IDLE) is
selected by the WAKE bit in the LPUART_CR1 register.
When wake-up on IDLE mode is selected, this bit can only be set by software, writing 1 to the
MMRQ bit in the LPUART_RQR register.
0: Receiver in Active mode
1: Receiver in mute mode
*Note: If the LPUART does not support the wake-up from Stop feature, this bit is reserved and
kept at reset value.*

Bit 18  **SBKF**: Send break flag
This bit indicates that a send break character was requested. It is set by software, by writing
1 to the SBKRQ bit in the LPUART_CR3 register. It is automatically reset by hardware during
the stop bit of break transmission.
0: Break character transmitted
1: Break character requested by setting SBKRQ bit in LPUART_RQR register

Bit 17  **CMF**: Character match flag
This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is
cleared by software, writing 1 to the CMCF in the LPUART_ICR register.
An interrupt is generated if CMIE = 1 in the LPUART_CR1 register.
0: No Character match detected
1: Character Match detected

Bit 16  **BUSY**: Busy flag
This bit is set and reset by hardware. It is active when a communication is ongoing on the RX
line (successful start bit detected). It is reset at the end of the reception (successful or not).
0: LPUART is idle (no reception)
1: Reception on going

Bits 15:11 Reserved, must be kept at reset value.

Bit 10  **CTS**: CTS flag
This bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.
0: CTS line set
1: CTS line reset
*Note: If the hardware flow control feature is not supported, this bit is reserved and kept at
reset value.*

Bit 9  **CTSIF**: CTS interrupt flag
This bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by
software, by writing 1 to the CTSCF bit in the LPUART_ICR register.
An interrupt is generated if CTSIE = 1 in the LPUART_CR3 register.
0: No change occurred on the CTS status line
1: A change occurred on the CTS status line
*Note: If the hardware flow control feature is not supported, this bit is reserved and kept at
reset value.*

Bit 8  Reserved, must be kept at reset value.
Bit 7 **TXFNF**: TXFIFO not full

TXFNF is set by hardware when TXFIFO is not full, and so data can be written in the LPUART_TDR. Every write in the LPUART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the LPUART_TDR.

The TXFNF is kept reset during the flush request until TXFIFO is empty. After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO (TXFNF and TXFE are set at the same time).

An interrupt is generated if the TXFNFIE bit = 1 in the LPUART_CR1 register.

0: Data register is full/Transmit FIFO is full.

1: Data register/Transmit FIFO is not full.

*Note*: This bit is used during single buffer transmission.

Bit 6 **TC**: Transmission complete

This bit is set by hardware if the transmission of a frame containing data is complete and if TXFF is set. An interrupt is generated if TCIE = 1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the TCCF in the LPUART_ICR register or by a write to the LPUART_TDR register.

An interrupt is generated if TCIE = 1 in the LPUART_CR1 register.

0: Transmission is not complete

1: Transmission is complete

*Note*: If TE bit is reset and no transmission is on going, the TC bit is set immediately.

Bit 5 **RXFNE**: RXFIFO not empty

RXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from the LPUART_RDR register. Every read of the LPUART_RDR frees a location in the RXFIFO. It is cleared when the RXFIFO is empty.

The RXFNE flag can also be cleared by writing 1 to the RXFRQ in the LPUART_RQR register.

An interrupt is generated if RXFNEIE = 1 in the LPUART_CR1 register.

0: Data is not received

1: Received data is ready to be read.

Bit 4 **IDLE**: Idle line detected

This bit is set by hardware when an Idle line is detected. An interrupt is generated if IDLEIE = 1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the LPUART_ICR register.

0: No Idle line is detected

1: Idle line is detected

*Note*: The IDLE bit is not set again until the RXFNE bit has been set (i.e. a new idle line occurs).

If mute mode is enabled (MME = 1), IDLE is set if the LPUART is not mute (RWU = 0), whatever the mute mode selected by the WAKE bit. If RWU = 1, IDLE is not set.
Bit 3 **ORE**: Overrun error

This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the LPUART_RDR register while RXFF = 1. It is cleared by a software, writing 1 to the ORECF, in the LPUART_ICR register.

An interrupt is generated if RXFNEIE = 1 or EIE = 1 in the LPUART_CR1 register, or EIE = 1 in the LPUART_CR3 register.

0: No overrun error
1: Overrun error is detected

*Note*: When this bit is set, the LPUART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.

This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the LPUART_CR3 register.

Bit 2 **NE**: Start bit noise detection flag

This bit is set by hardware when noise is detected on the start bit of a received frame. It is cleared by software, writing 1 to the NECF bit in the LPUART_ICR register.

0: No noise is detected
1: Noise is detected

*Note*: This bit does not generate an interrupt as it appears at the same time as the RXFNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.

This error is associated with the character in the LPUART_RDR.

Bit 1 **FE**: Framing error

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the LPUART_ICR register.

When transmitting data in smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).

An interrupt is generated if EIE = 1 in the LPUART_CR3 register.

0: No Framing error is detected
1: Framing error or break character is detected

*Note*: This error is associated with the character in the LPUART_RDR.

Bit 0 **PE**: Parity error

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the LPUART_ICR register.

An interrupt is generated if PEIE = 1 in the LPUART_CR1 register.

0: No parity error
1: Parity error

*Note*: This error is associated with the character in the LPUART_RDR.
38.7.8 LPUART interrupt and status register [alternate] (LPUART_ISR)

Address offset: 0x1C
Reset value: 0x0000 00C0

The same register can be used in FIFO mode enabled (previous section) and FIFO mode disabled (this section).

FIFO mode disabled

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>CTS</td>
<td>CTSIF</td>
<td>TXE</td>
<td>TC</td>
<td>RXNE</td>
<td>IDLE</td>
<td>ORE</td>
<td>NE</td>
<td>FE</td>
<td>PE</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:23 Reserved, must be kept at reset value.

Bit 22 REACK: Receive enable acknowledge flag
This bit is set/reset by hardware when the Receive Enable value is taken into account by the LPUART.
It can be used to verify that the LPUART is ready for reception before entering low-power mode.

Note: If the LPUART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value.

Bit 21 TEACK: Transmit enable acknowledge flag
This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the LPUART.
It can be used when an idle frame request is generated by writing TE = 0, followed by TE = 1 in the LPUART_CR1 register, in order to respect the TE = 0 minimum period.

Bit 20 WUF: Wake-up from low-power mode flag
This bit is set by hardware, when a wake-up event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the LPUART_ICR register.
An interrupt is generated if WUFIE = 1 in the LPUART_CR3 register.

Note: When UESM is cleared, WUF flag is also cleared.

If the LPUART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value.

Bit 19 RWU: Receiver wake-up from mute mode
This bit indicates if the LPUART is in mute mode. It is cleared/set by hardware when a wake-up/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the LPUART_CR1 register.
When wake-up on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the LPUART_RQR register.
0: Receiver in active mode
1: Receiver in mute mode

Note: If the LPUART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value.
Bit 18 **SBKF**: Send break flag

This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the LPUART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission.

0: Break character transmitted
1: Break character requested by setting SBKRQ bit in LPUART_RQR register

Bit 17 **CMF**: Character match flag

This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the LPUART_ICR register.

An interrupt is generated if CMIE = 1 in the LPUART_CR1 register.

0: No Character match detected
1: Character Match detected

Bit 16 **BUSY**: Busy flag

This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not).

0: LPUART is idle (no reception)
1: Reception on going

Bits 15:11 Reserved, must be kept at reset value.

Bit 10 **CTS**: CTS flag

This bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.

0: CTS line set
1: CTS line reset

*Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value.*

Bit 9 **CTSIF**: CTS interrupt flag

This bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the LPUART_ICR register.

An interrupt is generated if CTSIE = 1 in the LPUART_CR3 register.

0: No change occurred on the CTS status line
1: A change occurred on the CTS status line

*Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value.*

Bit 8 Reserved, must be kept at reset value.

Bit 7 **TXE**: Transmit data register empty/TXFIFO not full

TXE is set by hardware when the content of the LPUART_TDR register has been transferred into the shift register. It is cleared by a write to the LPUART_TDR register.

An interrupt is generated if the TXEIE bit = 1 in the LPUART_CR1 register.

0: Data register full
1: Data register not full

*Note: This bit is used during single buffer transmission.*
Bit 6  **TC**: Transmission complete
This bit is set by hardware if the transmission of a frame containing data is complete and if TXE is set. An interrupt is generated if TCIE = 1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the TCCF in the LPUART_ICR register or by a write to the LPUART_TDR register.
An interrupt is generated if TCIE = 1 in the LPUART_CR1 register.
0: Transmission is not complete
1: Transmission is complete
*Note: If TE bit is reset and no transmission is on going, the TC bit is immediately set.*

Bit 5  **RXNE**: Read data register not empty
RXNE bit is set by hardware when the content of the LPUART_RDR shift register has been transferred to the LPUART_RDR register. It is cleared by reading from the LPUART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the LPUART_RQR register.
An interrupt is generated if RXNEIE = 1 in the LPUART_CR1 register.
0: Data is not received
1: Received data is ready to be read.

Bit 4  **IDLE**: Idle line detected
This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE = 1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the LPUART_ICR register.
0: No Idle line is detected
1: Idle line is detected
*Note: The IDLE bit is not set again until the RXNE bit has been set (i.e. a new idle line occurs). If mute mode is enabled (MME = 1), IDLE is set if the LPUART is not mute (RWU = 0), whatever the mute mode selected by the WAKE bit. If RWU = 1, IDLE is not set.*

Bit 3  **ORE**: Overrun error
This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the LPUART_RDR register while RXNE = 1. It is cleared by a software, writing 1 to the OREC, in the LPUART_ICR register.
An interrupt is generated if RXNEIE = 1 or EIE = 1 in the LPUART_CR1 register, or EIE = 1 in the LPUART_CR3 register.
0: No overrun error
1: Overrun error is detected
*Note: When this bit is set, the LPUART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set. This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the LPUART_CR3 register.*
Bit 2 NE: Start bit noise detection flag
This bit is set by hardware when noise is detected on the start bit of a received frame. It is cleared by software, writing 1 to the NECF bit in the LPUART_ICR register.
0: No noise is detected
1: Noise is detected

Note: This bit does not generate an interrupt as it appears at the same time as the RXNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.

Bit 1 FE: Framing error
This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the LPUART_ICR register.
When transmitting data in smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).
An interrupt is generated if EIE = 1 in the LPUART_CR3 register.
0: No Framing error is detected
1: Framing error or break character is detected

Bit 0 PE: Parity error
This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the LPUART_ICR register.
An interrupt is generated if PEIE = 1 in the LPUART_CR1 register.
0: No parity error
1: Parity error

38.7.9 LPUART interrupt flag clear register (LPUART_ICR)
Address offset: 0x20
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
</tbody>
</table>

Bits 31:21 Reserved, must be kept at reset value.

Bit 20 WUCF: Wake-up from low-power mode clear flag
Writing 1 to this bit clears the WUF flag in the LPUART_ISR register.

Note: If the LPUART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value. Refer to Section 37.4: USART implementation.

Bits 19:18 Reserved, must be kept at reset value.

Bit 17 CMCF: Character match clear flag
Writing 1 to this bit clears the CMF flag in the LPUART_ISR register.

Bits 16:10 Reserved, must be kept at reset value.

Bit 9 CTSCF: CTS clear flag
Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register.
38.7.10  LPUART receive data register (LPUART_RDR)

Address offset: 0x24
Reset value: 0x0000 0000

Bits 31:9  Reserved, must be kept at reset value.

Bits 8:0  RDR[8:0]: Receive data value
Contains the received data character.
The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 558).
When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.

38.7.11  LPUART transmit data register (LPUART_TDR)

Address offset: 0x28
Reset value: 0x0000 0000

Bits 31:9  Reserved, must be kept at reset value.

Bits 8:0  TDR[8:0]: Transmit data value
Contains the transmitted data character.
38.7.12 LPUART prescaler register (LPUART_PRESC)

This register can only be written when the LPUART is disabled (UE = 0).

Address offset: 0x2C

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:4 Reserved, must be kept at reset value.

Bits 3:0 **PRESCALER[3:0]:** Clock prescaler

The LPUART input clock can be divided by a prescaler:

- 0000: input clock not divided
- 0001: input clock divided by 2
- 0010: input clock divided by 4
- 0011: input clock divided by 6
- 0100: input clock divided by 8
- 0101: input clock divided by 10
- 0110: input clock divided by 12
- 0111: input clock divided by 16
- 1000: input clock divided by 32
- 1001: input clock divided by 64
- 1010: input clock divided by 128
- 1011: input clock divided by 256

Remaining combinations: Reserved.

*Note: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is 1011 i.e. input clock divided by 256. If the prescaler is not supported, this bitfield is reserved and must be kept at reset value. Refer to Section 38.3: LPUART implementation on page 1697.*
## 38.7.13 LPUART register map

The table below gives the LPUART register map and reset values.

### Table 364. LPUART register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Register description</th>
<th>Reset value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>LPUART_CR1</td>
<td>FIFO mode enabled</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
</tbody>
</table>
Refer to Section 2.2: Memory organization for the register boundary addresses.

Table 364. LPUART register map and reset values (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name reset value</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2C</td>
<td>LPUART_PRESC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to Section 2.2: Memory organization for the register boundary addresses.
Serial peripheral interface / integrated interchip sound (SPI/I2S)

39.1 Introduction

The SPI/I²S interface can be used to communicate with external devices using the SPI protocol or the I²S audio protocol. SPI or I²S mode is selectable by software. SPI Motorola mode is selected by default after a device reset.

The serial peripheral interface (SPI) protocol supports half-duplex, full-duplex and simplex synchronous, serial communication with external devices. The interface can be configured as master and in this case it provides the communication clock (SCK) to the external slave device. The interface is also capable of operating in multimaster configuration.

The integrated interchip sound (I²S) protocol is also a synchronous serial communication interface. It can operate in slave or master mode with half-duplex communication. It can address four different audio standards including the Philips I²S standard, the MSB- and LSB-justified standards and the PCM standard.

39.2 SPI main features

- Master or slave operation
- Full-duplex synchronous transfers on three lines
- Half-duplex synchronous transfer on two lines (with bidirectional data line)
- Simplex synchronous transfers on two lines (with unidirectional data line)
- 4 to 16-bit data size selection
- Multimaster mode capability
- 8 master mode baud rate prescalers up to \( f_{PCLK}/2 \)
- Slave mode frequency up to \( f_{PCLK}/2 \)
- NSS management by hardware or software for both master and slave: dynamic change of master/slave operations
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- SPI Motorola support
- Hardware CRC feature for reliable communication:
  - CRC value can be transmitted as last byte in Tx mode
  - Automatic CRC error checking for last received byte
- Master mode fault, overrun flags with interrupt capability
- CRC Error flag
- Two 32-bit embedded Rx and Tx FIFOs with DMA capability
- Enhanced TI and NSS pulse modes support
39.3 I2S main features

- Half-duplex communication (only transmitter or receiver)
- Master or slave operations
- 8-bit programmable linear prescaler to reach accurate audio sample frequencies (from 8 kHz to 192 kHz)
- Data format may be 16-bit, 24-bit, or 32-bit
- Packet frame is fixed to 16-bit (16-bit data frame) or 32-bit (16-bit, 24-bit, 32-bit data frame) by audio channel
- Programmable clock polarity (steady state)
- Underrun flag in slave transmission mode, overrun flag in reception mode (master and slave) and Frame Error Flag in reception and transmitter mode (slave only)
- 16-bit register for transmission and reception with one data register for both channel sides
- Supported I2S protocols:
  - I2S Philips standard
  - MSB-justified standard (left-justified)
  - LSB-justified standard (right-justified)
  - PCM standard (with short and long frame synchronization on 16-bit channel frame or 16-bit data frame extended to 32-bit channel frame)
- Data direction is always MSB first
- DMA capability for transmission and reception (16-bit wide)
- Master clock can be output to drive an external audio component. The ratio is fixed at 256 \times f_s for all I2S modes, and to 128 \times f_s for all PCM modes (where f_s is the audio sampling frequency).

39.4 SPI/I2S implementation

The following table describes all the SPI instances and their features embedded in the devices.

<table>
<thead>
<tr>
<th>SPI features</th>
<th>SPI1</th>
<th>SPI2S2</th>
<th>SPI2S3</th>
<th>SPI4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enhanced NSSP &amp; TI modes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Hardware CRC calculation</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>I2S support</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Data size configurable</td>
<td>From 4 to 16 bits</td>
<td>From 4 to 16 bits</td>
<td>From 4 to 16 bits</td>
<td>From 4 to 16 bits</td>
</tr>
<tr>
<td>Rx/Tx FIFO size</td>
<td>32 bits</td>
<td>32 bits</td>
<td>32 bits</td>
<td>32 bits</td>
</tr>
<tr>
<td>Wake-up capability from Low-power Sleep</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
39.5 SPI functional description

39.5.1 General description

The SPI allows synchronous, serial communication between the MCU and external devices. Application software can manage the communication by polling the status flag or using dedicated SPI interrupt. The main elements of SPI and their interactions are shown in the following block diagram

Figure 572. SPI block diagram

Four I/O pins are dedicated to SPI communication with external devices.

- **MISO**: Master In / Slave Out data. In the general case, this pin is used to transmit data in slave mode and receive data in master mode.
- **MOSI**: Master Out / Slave In data. In the general case, this pin is used to transmit data in master mode and receive data in slave mode.
- **SCK**: Serial Clock output pin for SPI masters and input pin for SPI slaves.
- **NSS**: Slave select pin. Depending on the SPI and NSS settings, this pin can be used to either:
  - select an individual slave device for communication
  - synchronize the data frame or
  - detect a conflict between multiple masters

See Section 39.5.5: Slave select (NSS) pin management for details.

The SPI bus allows the communication between one master device and one or more slave devices. The bus consists of at least two wires - one for the clock signal and the other for synchronous data transfer. Other signals can be added depending on the data exchange between SPI nodes and their slave select signal management.
39.5.2 Communications between one master and one slave

The SPI allows the MCU to communicate using different configurations, depending on the device targeted and the application requirements. These configurations use 2 or 3 wires (with software NSS management) or 3 or 4 wires (with hardware NSS management). Communication is always initiated by the master.

Full-duplex communication

By default, the SPI is configured for full-duplex communication. In this configuration, the shift registers of the master and slave are linked using two unidirectional lines between the MOSI and the MISO pins. During SPI communication, data is shifted synchronously on the SCK clock edges provided by the master. The master transmits the data to be sent to the slave via the MOSI line and receives data from the slave via the MISO line. When the data frame transfer is complete (all the bits are shifted) the information between the master and slave is exchanged.

\[\text{Figure 573. Full-duplex single master/ single slave application}\]

1. The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and slave. For more details see Section 39.5.5: Slave select (NSS) pin management.

Half-duplex communication

The SPI can communicate in half-duplex mode by setting the BIDIMODE bit in the SPIx_CR1 register. In this configuration, one single cross connection line is used to link the shift registers of the master and slave together. During this communication, the data is synchronously shifted between the shift registers on the SCK clock edge in the transfer direction selected reciprocally by both master and slave with the BDIOE bit in their SPIx_CR1 registers. In this configuration, the master’s MISO pin and the slave’s MOSI pin are free for other application uses and act as GPIOs.
1. The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and slave. For more details see Section 39.5.5: Slave select (NSS) pin management.

2. In this configuration, the master’s MISO pin and the slave’s MOSI pin can be used as GPIOs.

3. A critical situation can happen when communication direction is changed not synchronously between two nodes working at bidirectional mode and new transmitter accesses the common data line while former transmitter still keeps an opposite value on the line (the value depends on SPI configuration and communication data). Both nodes then fight while providing opposite output levels on the common line temporary till next node changes its direction settings correspondingly, too. It is suggested to insert a serial resistance between MISO and MOSI pins at this mode to protect the outputs and limit the current blowing between them at this situation.

**Simplex communications**

The SPI can communicate in simplex mode by setting the SPI in transmit-only or in receive-only using the RXONLY bit in the SPIx_CR1 register. In this configuration, only one line is used for the transfer between the shift registers of the master and slave. The remaining MISO and MOSI pins pair is not used for communication and can be used as standard GPIOs.

- **Transmit-only mode (RXONLY=0):** The configuration settings are the same as for full-duplex. The application has to ignore the information captured on the unused input pin. This pin can be used as a standard GPIO.
- **Receive-only mode (RXONLY=1):** The application can disable the SPI output function by setting the RXONLY bit. In slave configuration, the MISO output is disabled and the pin can be used as a GPIO. The slave continues to receive data from the MOSI pin while its slave select signal is active (see 39.5.5: Slave select (NSS) pin management). Received data events appear depending on the data buffer configuration. In the master configuration, the MOSI output is disabled and the pin can be used as a GPIO. The clock signal is generated continuously as long as the SPI is enabled. The only way to stop the clock is to clear the RXONLY bit or the SPE bit and wait until the incoming pattern from the MISO pin is finished and fills the data buffer structure, depending on its configuration.
1. The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and slave. For more details see Section 39.5.5: Slave select (NSS) pin management.

2. An accidental input information is captured at the input of transmitter Rx shift register. All the events associated with the transmitter receive flow must be ignored in standard transmit only mode (e.g. OVR flag).

3. In this configuration, both the MISO pins can be used as GPIOs.

Note: Any simplex communication can be alternatively replaced by a variant of the half-duplex communication with a constant setting of the transaction direction (bidirectional mode is enabled while BDIO bit is not changed).

### 39.5.3 Standard multislave communication

In a configuration with two or more independent slaves, the master uses GPIO pins to manage the chip select lines for each slave (see Figure 576). The master must select one of the slaves individually by pulling low the GPIO connected to the slave NSS input. When this is done, a standard master and dedicated slave communication is established.
39.5.4 Multimaster communication

Unless SPI bus is not designed for a multimaster capability primarily, the user can use build in feature which detects a potential conflict between two nodes trying to master the bus at the same time. For this detection, NSS pin is used configured at hardware input mode.

The connection of more than two SPI nodes working at this mode is impossible as only one node can apply its output on a common data line at time.

When nodes are non active, both stay at slave mode by default. Once one node wants to overtake control on the bus, it switches itself into master mode and applies active level on the slave select input of the other node via dedicated GPIO pin. After the session is completed, the active slave select signal is released and the node mastering the bus temporary returns back to passive slave mode waiting for next session start.
If potentially both nodes raised their mastering request at the same time a bus conflict event appears (see mode fault MODF event). Then the user can apply some simple arbitration process (e.g. to postpone next attempt by predefined different time-outs applied at both nodes).

Figure 577. Multimaster application

1. The NSS pin is configured at hardware input mode at both nodes. Its active level enables the MISO line output control as the passive node is configured as a slave.

39.5.5 Slave select (NSS) pin management

In slave mode, the NSS works as a standard “chip select” input and lets the slave communicate with the master. In master mode, NSS can be used either as output or input. As an input it can prevent multimaster bus collision, and as an output it can drive a slave select signal of a single slave.

Hardware or software slave select management can be set using the SSM bit in the SPIx_CR1 register:

- **Software NSS management (SSM = 1)**: in this configuration, slave select information is driven internally by the SSI bit value in register SPIx_CR1. The external NSS pin is free for other application uses.

- **Hardware NSS management (SSM = 0)**: in this case, there are two possible configurations. The configuration used depends on the NSS output configuration (SSOE bit in register SPIx_CR1).
  - **NSS output enable (SSM=0, SSOE = 1)**: this configuration is only used when the MCU is set as master. The NSS pin is managed by the hardware. The NSS signal is driven low as soon as the SPI is enabled in master mode (SPE=1), and is kept low until the SPI is disabled (SPE =0). A pulse can be generated between continuous communications if NSS pulse mode is activated (NSSP=1). The SPI cannot work in multimaster configuration with this NSS setting.
  - **NSS output disable (SSM=0, SSOE = 0)**: if the microcontroller is acting as the master on the bus, this configuration allows multimaster capability. If the NSS pin is pulled low in this mode, the SPI enters master mode fault state and the device is automatically reconfigured in slave mode. In slave mode, the NSS pin works as a standard “chip select” input and the slave is selected while NSS line is at low level.
39.5.6 Communication formats

During SPI communication, receive and transmit operations are performed simultaneously. The serial clock (SCK) synchronizes the shifting and sampling of the information on the data lines. The communication format depends on the clock phase, the clock polarity and the data frame format. To be able to communicate together, the master and slaves devices must follow the same communication format.

Clock phase and polarity controls

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits in the SPIx_CR1 register. The CPOL (clock polarity) bit controls the idle state value of the clock when no data is being transferred. This bit affects both master and slave modes. If CPOL is reset, the SCK pin has a low-level idle state. If CPOL is set, the SCK pin has a high-level idle state.

If the CPHA bit is set, the second edge on the SCK pin captures the first data bit transacted (falling edge if the CPOL bit is reset, rising edge if the CPOL bit is set). Data are latched on each occurrence of this clock transition type. If the CPHA bit is reset, the first edge on the SCK pin captures the first data bit transacted (falling edge if the CPOL bit is set, rising edge if the CPOL bit is reset). Data are latched on each occurrence of this clock transition type.

The combination of CPOL (clock polarity) and CPHA (clock phase) bits selects the data capture clock edge.
Figure 579, shows an SPI full-duplex transfer with the four combinations of the CPHA and CPOL bits.

Note: Prior to changing the CPOL/CPHA bits the SPI must be disabled by resetting the SPE bit. The idle state of SCK must correspond to the polarity selected in the SPIx_CR1 register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

Figure 579. Data clock timing diagram

![Data clock timing diagram]

1. The order of data bits depends on LSBFIRST bit setting.

Data frame format

The SPI shift register can be set up to shift out MSB-first or LSB-first, depending on the value of the LSBFIRST bit. The data frame size is chosen by using the DS bits. It can be set from 4-bit up to 16-bit length and the setting applies for both transmission and reception. Whatever the selected data frame size, read access to the FIFO must be aligned with the FRXTH level. When the SPIx_DR register is accessed, data frames are always right-aligned into either a byte (if the data fits into a byte) or a half-word (see Figure 580). During communication, only bits within the data frame are clocked and transferred.
Figure 580. Data alignment when data length is not equal to 8-bit or 16-bit

<table>
<thead>
<tr>
<th>DS &lt;= 8 bits: data is right-aligned on byte</th>
<th>DS &gt; 8 bits: data is right-aligned on 16 bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Example: DS = 5 bit</td>
<td>Example: DS = 14 bit</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
<th>TX</th>
</tr>
</thead>
<tbody>
<tr>
<td>XXX</td>
<td>Data frame</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>0</th>
<th>TX</th>
</tr>
</thead>
<tbody>
<tr>
<td>XX</td>
<td>Data frame</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
<th>RX</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Data frame</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>0</th>
<th>RX</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Data frame</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: The minimum data length is 4 bits. If a data length of less than 4 bits is selected, it is forced to an 8-bit data frame size.

39.5.7 Configuration of SPI

The configuration procedure is almost the same for master and slave. For specific mode setups, follow the dedicated sections. When a standard communication is to be initialized, perform these steps:

1. Write proper GPIO registers: Configure GPIO for MOSI, MISO and SCK pins.
2. Write to the SPI_CR1 register:
   a) Configure the serial clock baud rate using the BR[2:0] bits (Note: 4).
   b) Configure the CPOL and CPHA bits combination to define one of the four relationships between the data transfer and the serial clock (CPHA must be cleared in NSSP mode). (Note: 2 - except the case when CRC is enabled at TI mode).
   c) Select simplex or half-duplex mode by configuring RXONLY or BIDIMODE and BIDIOE (RXONLY and BIDIMODE cannot be set at the same time).
   d) Configure the LSBFIRST bit to define the frame format (Note: 2).
   e) Configure the CRCL and CRCEN bits if CRC is needed (while SCK clock signal is at idle state).
   f) Configure SSM and SSI (Notes: 2 & 3).
   g) Configure the MSTR bit (in multimaster NSS configuration, avoid conflict state on NSS if master is configured to prevent MODF error).
3. Write to SPI_CR2 register:
   a) Configure the DS[3:0] bits to select the data length for the transfer.
   b) Configure SSOE (Notes: 1 & 2 & 3).
   c) Set the FRF bit if the TI protocol is required (keep NSSP bit cleared in TI mode).
   d) Set the NSSP bit if the NSS pulse mode between two data units is required (keep CHPA and TI bits cleared in NSSP mode).
   e) Configure the FRXTH bit. The RXFIFO threshold must be aligned to the read access size for the SPIx_DR register.
   f) Initialize LDMA_TX and LDMA_RX bits if DMA is used in packed mode.
4. Write to SPI_CRCPR register: Configure the CRC polynomial if needed.
5. Write proper DMA registers: Configure DMA streams dedicated for SPI Tx and Rx in DMA registers if the DMA streams are used.
Note:  
(1) Step is not required in slave mode.  
(2) Step is not required in TI mode.  
(3) Step is not required in NSSP mode.  
(4) The step is not required in slave mode except slave working at TI mode.

39.5.8 Procedure for enabling SPI

It is recommended to enable the SPI slave before the master sends the clock. If not, undesired data transmission might occur. The data register of the slave must already contain data to be sent before starting communication with the master (either on the first edge of the communication clock, or before the end of the ongoing communication if the clock signal is continuous). The SCK signal must be settled at an idle state level corresponding to the selected polarity before the SPI slave is enabled.

The master at full-duplex (or in any transmit-only mode) starts to communicate when the SPI is enabled and TXFIFO is not empty, or with the next write to TXFIFO.

In any master receive only mode (RXONLY = 1 or BIDIMODE = 1 & BIDIOE = 0), master starts to communicate and the clock starts running immediately after SPI is enabled.

For handling DMA, follow the dedicated section.

39.5.9 Data transmission and reception procedures

RXFIFO and TXFIFO

All SPI data transactions pass through the 32-bit embedded FIFOs. This enables the SPI to work in a continuous flow, and prevents overruns when the data frame size is short. Each direction has its own FIFO called TXFIFO and RXFIFO. These FIFOs are used in all SPI modes except for receiver-only mode (slave or master) with CRC calculation enabled (see Section 39.5.14: CRC calculation).

The handling of FIFOs depends on the data exchange mode (duplex, simplex), data frame format (number of bits in the frame), access size performed on the FIFO data registers (8-bit or 16-bit), and whether or not data packing is used when accessing the FIFOs (see Section 39.5.13: TI mode).

A read access to the SPIx_DR register returns the oldest value stored in RXFIFO that has not been read yet. A write access to the SPIx_DR stores the written data in the TXFIFO at the end of a send queue. The read access must be always aligned with the RXFIFO threshold configured by the FRXTH bit in SPIx_CR2 register. FTLVL[1:0] and FRLVL[1:0] bits indicate the current occupancy level of both FIFOs.  

A read access to the SPIx_DR register must be managed by the RXNE event. This event is triggered when data is stored in RXFIFO and the threshold (defined by FRXTH bit) is reached. When RXNE is cleared, RXFIFO is considered to be empty. In a similar way, write access of a data frame to be transmitted is managed by the TXE event. This event is triggered when the TXFIFO level is less than or equal to half of its capacity. Otherwise TXE is cleared and the TXFIFO is considered as full. In this way, RXFIFO can store up to four data frames, whereas TXFIFO can only store up to three when the data frame format is not greater than 8 bits. This difference prevents possible corruption of 3x 8-bit data frames already stored in the TXFIFO when software tries to write more data in 16-bit mode into TXFIFO. Both TXE and RXNE events can be polled or handled by interrupts. See Figure 582 through Figure 585.
Another way to manage the data exchange is to use DMA (see Communication using DMA (direct memory addressing)).

If the next data is received when the RXFIFO is full, an overrun event occurs (see description of OVR flag at Section 39.5.10: SPI status flags). An overrun event can be polled or handled by an interrupt.

The BSY bit being set indicates ongoing transaction of a current data frame. When the clock signal runs continuously, the BSY flag stays set between data frames at master but becomes low for a minimum duration of one SPI clock at slave between each data frame transfer.

Sequence handling

A few data frames can be passed at single sequence to complete a message. When transmission is enabled, a sequence begins and continues while any data is present in the TXFIFO of the master. The clock signal is provided continuously by the master until TXFIFO becomes empty, then it stops waiting for additional data.

In receive-only modes, half-duplex (BIDIMODE=1, BIDIOE=0) or simplex (BIDIMODE=0, RXONLY=1) the master starts the sequence immediately when both SPI is enabled and receive-only mode is activated. The clock signal is provided by the master and it does not stop until either SPI or receive-only mode is disabled by the master. The master receives data frames continuously up to this moment.

While the master can provide all the transactions in continuous mode (SCK signal is continuous) it has to respect slave capability to handle data flow and its content at anytime. When necessary, the master must slow down the communication and provide either a slower clock or separate frames or data sessions with sufficient delays. Be aware there is no underflow error signal for master or slave in SPI mode, and data from the slave is always transacted and processed by the master even if the slave could not prepare it correctly in time. It is preferable for the slave to use DMA, especially when data frames are shorter and bus rate is high.

Each sequence must be encased by the NSS pulse in parallel with the multislave system to select just one of the slaves for communication. In a single slave system it is not necessary to control the slave with NSS, but it is often better to provide the pulse here too, to synchronize the slave with the beginning of each data sequence. NSS can be managed by both software and hardware (see Section 39.5.5: Slave select (NSS) pin management).

When the BSY bit is set it signifies an ongoing data frame transaction. When the dedicated frame transaction is finished, the RXNE flag is raised. The last bit is just sampled and the complete data frame is stored in the RXFIFO.

Procedure for disabling the SPI

When SPI is disabled, it is mandatory to follow the disable procedures described in this paragraph. It is important to do this before the system enters a low-power mode when the peripheral clock is stopped. Ongoing transactions can be corrupted in this case. In some modes the disable procedure is the only way to stop continuous communication running.

Master in full-duplex or transmit only mode can finish any transaction when it stops providing data for transmission. In this case, the clock stops after the last data transaction. Special care must be taken in packing mode when an odd number of data frames are transacted to prevent some dummy byte exchange (refer to Data packing section). Before the SPI is disabled in these modes, the user must follow standard disable procedure. When
the SPI is disabled at the master transmitter while a frame transaction is ongoing or next data frame is stored in TXFIFO, the SPI behavior is not guaranteed.

When the master is in any receive only mode, the only way to stop the continuous clock is to disable the peripheral by SPE=0. This must occur in specific time window within last data frame transaction just between the sampling time of its first bit and before its last bit transfer starts (in order to receive a complete number of expected data frames and to prevent any additional “dummy” data reading after the last valid data frame). Specific procedure must be followed when disabling SPI in this mode.

Data received but not read remains stored in RXFIFO when the SPI is disabled, and must be processed the next time the SPI is enabled, before starting a new sequence. To prevent having unread data, ensure that RXFIFO is empty when disabling the SPI, by using the correct disabling procedure, or by initializing all the SPI registers with a software reset via the control of a specific register dedicated to peripheral reset (see the SPIiRST bits in the RCC_APBiRSTR registers).

Standard disable procedure is based on pulling BSY status together with FTLVL[1:0] to check if a transmission session is fully completed. This check can be done in specific cases, too, when it is necessary to identify the end of ongoing transactions, for example:

- When NSS signal is managed by software and master has to provide proper end of NSS pulse for slave, or
- When transactions’ streams from DMA or FIFO are completed while the last data frame or CRC frame transaction is still ongoing in the peripheral bus.

The correct disable procedure is (except when receive only mode is used):
1. Wait until FTLVL[1:0] = 00 (no more data to transmit).
2. Wait until BSY=0 (the last data frame is processed).
3. Disable the SPI (SPE=0).
4. Read data until FRLVL[1:0] = 00 (read all the received data).

The correct disable procedure for certain receive only modes is:
1. Interrupt the receive flow by disabling SPI (SPE=0) in the specific time window while the last data frame is ongoing.
2. Wait until BSY=0 (the last data frame is processed).
3. Read data until FRLVL[1:0] = 00 (read all the received data).

Note: If packing mode is used and an odd number of data frames with a format less than or equal to 8 bits (fitting into one byte) has to be received, FRXTH must be set when FRLVL[1:0] = 01, in order to generate the RXNE event to read the last odd data frame and to keep good FIFO pointer alignment.

Data packing

When the data frame size fits into one byte (less than or equal to 8 bits), data packing is used automatically when any read or write 16-bit access is performed on the SPIx_DR register. The double data frame pattern is handled in parallel in this case. At first, the SPI operates using the pattern stored in the LSB of the accessed word, then with the other half stored in the MSB. Figure 581 provides an example of data packing mode sequence handling. Two data frames are sent after the single 16-bit access the SPIx_DR register of the transmitter. This sequence can generate just one RXNE event in the receiver if the RXFIFO threshold is set to 16 bits (FRXTH=0). The receiver then has to access both data frames by a single 16-bit read of SPIx_DR as a response to this single RXNE event. The
Rx_FIFO threshold setting and the following read access must be always kept aligned at the receiver side, as data can be lost if it is not in line.

A specific problem appears if an odd number of such “fit into one byte” data frames must be handled. On the transmitter side, writing the last data frame of any odd sequence with an 8-bit access to SPIx_DR is enough. The receiver has to change the Rx_FIFO threshold level for the last data frame received in the odd sequence of frames in order to generate the RXNE event.

Figure 581. Packing data in FIFO for transmission and reception

1. In this example: Data size DS[3:0] is 4-bit configured, CPOL=0, CPHA=1 and LSBFIRST =0. The Data storage is always right aligned while the valid bits are performed on the bus only, the content of LSB byte goes first on the bus, the unused bits are not taken into account on the transmitter side and padded by zeros at the receiver side.

Communication using DMA (direct memory addressing)

To operate at its maximum speed and to facilitate the data register read/write process required to avoid overrun, the SPI features a DMA capability, which implements a simple request/acknowledge protocol.

A DMA access is requested when the TXDMAEN or RXDMAEN enable bit in the SPIx_CR2 register is set. Separate requests must be issued to the Tx and Rx buffers.

- In transmission, a DMA request is issued each time TXE is set to 1. The DMA then writes to the SPIx_DR register.
- In reception, a DMA request is issued each time RXNE is set to 1. The DMA then reads the SPIx_DR register.

See Figure 582 through Figure 585.

When the SPI is used only to transmit data, it is possible to enable only the SPI Tx DMA channel. In this case, the OVR flag is set because the data received is not read. When the SPI is used only to receive data, it is possible to enable only the SPI Rx DMA channel.

In transmission mode, when the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the BSY flag can be monitored to ensure that the SPI communication is complete. This is required to avoid corrupting the last transmission before disabling the SPI or entering the Stop mode. The software must first wait until FTLVL[1:0]=00 and then until BSY=0.
When starting communication using DMA, to prevent DMA channel management raising error events, these steps must be followed in order:
1. Enable DMA Rx buffer in the RXDMAEN bit in the SPI_CR2 register, if DMA Rx is used.
2. Enable DMA streams for Tx and Rx in DMA registers, if the streams are used.
3. Enable DMA Tx buffer in the TXDMAEN bit in the SPI_CR2 register, if DMA Tx is used.
4. Enable the SPI by setting the SPE bit.

To close communication it is mandatory to follow these steps in order:
1. Disable DMA streams for Tx and Rx in the DMA registers, if the streams are used.
2. Disable the SPI by following the SPI disable procedure.
3. Disable DMA Tx and Rx buffers by clearing the TXDMAEN and RXDMAEN bits in the SPI_CR2 register, if DMA Tx and/or DMA Rx are used.

**Packing with DMA**

If the transfers are managed by DMA (TXDMAEN and RXDMAEN set in the SPIx_CR2 register) packing mode is enabled/disabled automatically depending on the PSIZE value configured for SPI TX and the SPI RX DMA channel. If the DMA channel PSIZE value is equal to 16-bit and SPI data size is less than or equal to 8-bit, then packing mode is enabled. The DMA then automatically manages the write operations to the SPIx_DR register.

If data packing mode is used and the number of data to transfer is not a multiple of two, the LDMA_TX/LDMA_RX bits must be set. The SPI then considers only one data for the transmission or reception to serve the last DMA transfer (for more details refer to [Data packing on page 1762](#)).
Communication diagrams

Some typical timing schemes are explained in this section. These schemes are valid no matter if the SPI events are handled by polling, interrupts or DMA. For simplicity, the LSBFIRST=0, CPOL=0 and CPHA=1 setting is used as a common assumption here. No complete configuration of DMA streams is provided.

The following numbered notes are common for Figure 582 on page 1766 through Figure 585 on page 1769:

1. The slave starts to control MISO line as NSS is active and SPI is enabled, and is disconnected from the line when one of them is released. Sufficient time must be provided for the slave to prepare data dedicated to the master in advance before its transaction starts.

   At the master, the SPI peripheral takes control at MOSI and SCK signals (occasionally at NSS signal as well) only if SPI is enabled. If SPI is disabled the SPI peripheral is disconnected from GPIO logic, so the levels at these lines depends on GPIO setting exclusively.

2. At the master, BSY stays active between frames if the communication (clock signal) is continuous. At the slave, BSY signal always goes down for at least one clock cycle between data frames.

3. The TXE signal is cleared only if TXFIFO is full.

4. The DMA arbitration process starts just after the TXDMAEN bit is set. The TXE interrupt is generated just after the TXEIE is set. As the TXE signal is at an active level, data transfers to TxFIFO start, until TxFIFO becomes full or the DMA transfer completes.

5. If all the data to be sent can fit into TxFIFO, the DMA Tx TCIF flag can be raised even before communication on the SPI bus starts. This flag always rises before the SPI transaction is completed.

6. The CRC value for a package is calculated continuously frame by frame in the SPIx_TXCRCR and SPIx_RXCRCR registers. The CRC information is processed after the entire data package has completed, either automatically by DMA (Tx channel must be set to the number of data frames to be processed) or by SW (the user must handle CRCNEXT bit during the last data frame processing).

   While the CRC value calculated in SPIx_TXCRCR is simply sent out by transmitter, received CRC information is loaded into RxFIFO and then compared with the SPIx_RXCRCR register content (CRC error flag can be raised here if any difference). This is why the user must take care to flush this information from the FIFO, either by software reading out all the stored content of RxFIFO, or by DMA when the proper number of data frames is preset for Rx channel (number of data frames + number of CRC frames) (see the settings at the example assumption).

7. In data packed mode, TxE and RxNE events are paired and each read/write access to the FIFO is 16 bits wide until the number of data frames are even. If the TxFIFO is ¾ full FTLVL status stays at FIFO full level. That is why the last odd data frame cannot be stored before the TxFIFO becomes ½ full. This frame is stored into TxFIFO with an 8-bit access either by software or automatically by DMA when LDMA_TX control is set.

8. To receive the last odd data frame in packed mode, the Rx threshold must be changed to 8-bit when the last data frame is processed, either by software setting FRXTH=1 or automatically by a DMA internal signal when LDMA_RX is set.
Assumptions for master full-duplex communication example:

- Data size > 8 bit

If DMA is used:
- Number of Tx frames transacted by DMA is set to 3
- Number of Rx frames transacted by DMA is set to 3

See also: Communication diagrams on page 1765 for details about common assumptions and notes.
Figure 583. Slave full-duplex communication

Assumptions for slave full-duplex communication example:
- Data size > 8 bit
- If DMA is used:
  - Number of Tx frames transacted by DMA is set to 3
  - Number of Rx frames transacted by DMA is set to 3

See also Communication diagrams on page 1765 for details about common assumptions and notes.
Figure 584. Master full-duplex communication with CRC

Assumptions for master full-duplex communication with CRC example:
- Data size = 16 bit
- CRC enabled

If DMA is used:
- Number of Tx frames transacted by DMA is set to 2
- Number of Rx frames transacted by DMA is set to 3

See also: Communication diagrams on page 1765 for details about common assumptions and notes.
Assumptions for master full-duplex communication in packed mode example:

- Data size = 5 bit
- Read/write FIFO is performed mostly by 16-bit access
- FRXTH=0

If DMA is used:
- Number of Tx frames to be transacted by DMA is set to 3
- Number of Rx frames to be transacted by DMA is set to 3
- PSIZE for both Tx and Rx DMA channel is set to 16-bit
- LDMA_TX=1 and LDMA_RX=1

See also: Communication diagrams on page 1765 for details about common assumptions and notes.
39.5.10 SPI status flags

Three status flags are provided for the application to completely monitor the state of the SPI bus.

**Tx buffer empty flag (TXE)**

The TXE flag is set when transmission TXFIFO has enough space to store data to send. TXE flag is linked to the TXFIFO level. The flag goes high and stays high until the TXFIFO level is lower or equal to 1/2 of the FIFO depth. An interrupt can be generated if the TXEIE bit in the SPIx_CR2 register is set. The bit is cleared automatically when the TXFIFO level becomes greater than 1/2.

**Rx buffer not empty (RXNE)**

The RXNE flag is set depending on the FRXTH bit value in the SPIx_CR2 register:

- If FRXTH is set, RXNE goes high and stays high until the RXFIFO level is greater or equal to 1/4 (8-bit).
- If FRXTH is cleared, RXNE goes high and stays high until the RXFIFO level is greater than or equal to 1/2 (16-bit).

An interrupt can be generated if the RXNEIE bit in the SPIx_CR2 register is set.

The RXNE is cleared by hardware automatically when the above conditions are no longer true.

**Busy flag (BSY)**

The BSY flag is set and cleared by hardware (writing to this flag has no effect).

When BSY is set, it indicates that a data transfer is in progress on the SPI (the SPI bus is busy).

The BSY flag can be used in certain modes to detect the end of a transfer so that the software can disable the SPI or its peripheral clock before entering a low-power mode which does not provide a clock for the peripheral. This avoids corrupting the last transfer.

The BSY flag is also useful for preventing write collisions in a multimaster system.

The BSY flag is cleared under any one of the following conditions:

- When the SPI is correctly disabled
- When a fault is detected in Master mode (MODF bit set to 1)
- In Master mode, when it finishes a data transmission and no new data is ready to be sent
- In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between each data transfer.

*Note:* When the next transmission can be handled immediately by the master (e.g. if the master is in Receive-only mode or its Transmit FIFO is not empty), communication is continuous and the BSY flag remains set to '1' between transfers on the master side. Although this is not the case with a slave, it is recommended to use always the TXE and RXNE flags (instead of the BSY flags) to handle data transmission or reception operations.
39.5.11  SPI error flags

An SPI interrupt is generated if one of the following error flags is set and interrupt is enabled by setting the ERRIE bit.

**Overrun flag (OVR)**

An overrun condition occurs when data is received by a master or slave and the RXFIFO has not enough space to store this received data. This can happen if the software or the DMA did not have enough time to read the previously received data (stored in the RXFIFO) or when space for data storage is limited e.g. the RXFIFO is not available when CRC is enabled in receive only mode so in this case the reception buffer is limited into a single data frame buffer (see Section 39.5.14: CRC calculation).

When an overrun condition occurs, the newly received value does not overwrite the previous one in the RXFIFO. The newly received value is discarded and all data transmitted subsequently is lost. Clearing the OVR bit is done by a read access to the SPI_DR register followed by a read access to the SPI_SR register.

**Mode fault (MODF)**

Mode fault occurs when the master device has its internal NSS signal (NSS pin in NSS hardware mode, or SSI bit in NSS software mode) pulled low. This automatically sets the MODF bit. Master mode fault affects the SPI interface in the following ways:

- The MODF bit is set and an SPI interrupt is generated if the ERRIE bit is set.
- The SPE bit is cleared. This blocks all output from the device and disables the SPI interface.
- The MSTR bit is cleared, thus forcing the device into slave mode.

Use the following software sequence to clear the MODF bit:
1. Make a read or write access to the SPIx_SR register while the MODF bit is set.
2. Then write to the SPIx_CR1 register.

To avoid any multiple slave conflicts in a system comprising several MCUs, the NSS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits can be restored to their original state after this clearing sequence. As a security, hardware does not allow the SPE and MSTR bits to be set while the MODF bit is set. In a slave device the MODF bit cannot be set except as the result of a previous multimaster conflict.

**CRC error (CRCERR)**

This flag is used to verify the validity of the value received when the CRCEN bit in the SPIx_CR1 register is set. The CRCERR flag in the SPIx_SR register is set if the value received in the shift register does not match the receiver SPIx_RXCRCR value. The flag is cleared by the software.

**TI mode frame format error (FRE)**

A TI mode frame format error is detected when an NSS pulse occurs during an ongoing communication when the SPI is operating in slave mode and configured to conform to the TI mode protocol. When this error occurs, the FRE flag is set in the SPIx_SR register. The SPI is not disabled when an error occurs, the NSS pulse is ignored, and the SPI waits for the next NSS pulse before starting a new transfer. The data may be corrupted since the error detection may result in the loss of two data bytes.
The FRE flag is cleared when SPIx_SR register is read. If the ERRIE bit is set, an interrupt is generated on the NSS error detection. In this case, the SPI should be disabled because data consistency is no longer guaranteed and communications should be reinitiated by the master when the slave SPI is enabled again.

### 39.5.12 NSS pulse mode

This mode is activated by the NSSP bit in the SPIx_CR2 register and it takes effect only if the SPI interface is configured as Motorola SPI master (FRF=0) with capture on the first edge (SPIx_CR1 CPHA = 0, CPOL setting is ignored). When activated, an NSS pulse is generated between two consecutive data frame transfers when NSS stays at high level for the duration of one clock period at least. This mode allows the slave to latch data. NSSP pulse mode is designed for applications with a single master-slave pair. 

*Figure 586* illustrates NSS pin management when NSSP pulse mode is enabled.

*Figure 586. NSSP pulse generation in Motorola SPI master mode*

![NSS pulse generation in Motorola SPI master mode](image)

**Note:** Similar behavior is encountered when CPOL = 0. In this case the sampling edge is the *rising* edge of SCK, and NSS assertion and deassertion refer to this sampling edge.

### 39.5.13 TI mode

**TI protocol in master mode**

The SPI interface is compatible with the TI protocol. The FRF bit of the SPIx_CR2 register can be used to configure the SPI to be compliant with this protocol.

The clock polarity and phase are forced to conform to the TI protocol requirements whatever the values set in the SPIx_CR1 register. NSS management is also specific to the TI protocol which makes the configuration of NSS management through the SPIx_CR1 and SPIx_CR2 registers (SSM, SSI, SSOE) impossible in this case.

In slave mode, the SPI baud rate prescaler is used to control the moment when the MISO pin state changes to HiZ when the current transaction finishes (see *Figure 587*). Any baud rate can be used, making it possible to determine this moment with optimal flexibility. However, the baud rate is generally set to the external master clock baud rate. The delay for the MISO signal to become HiZ ($t_{release}$) depends on internal resynchronization and on the
baud rate value set in through the BR[2:0] bits in the SPIx_CR1 register. It is given by the formula:

\[ \frac{t_{\text{baud rate}}}{2} + 4 \times t_{\text{pclk}} < t_{\text{release}} < \frac{t_{\text{baud rate}}}{2} + 6 \times t_{\text{pclk}} \]

If the slave detects a misplaced NSS pulse during a data frame transaction the TIFRE flag is set.

If the data size is equal to 4-bits or 5-bits, the master in full-duplex mode or transmit-only mode uses a protocol with one more dummy data bit added after LSB. TI NSS pulse is generated above this dummy bit clock cycle instead of the LSB in each period.

This feature is not available for Motorola SPI communications (FRF bit set to 0).

*Figure 587: TI mode transfer* shows the SPI communication waveforms when TI mode is selected.

**Figure 587. TI mode transfer**

---

### 39.5.14 CRC calculation

Two separate CRC calculators are implemented in order to check the reliability of transmitted and received data. The SPI offers CRC8 or CRC16 calculation independently of the frame data length, which can be fixed to 8-bit or 16-bit. For all the other data frame lengths, no CRC is available.

**CRC principle**

CRC calculation is enabled by setting the CRCEN bit in the SPIx_CR1 register before the SPI is enabled (SPE = 1). The CRC value is calculated using an odd programmable polynomial on each bit. The calculation is processed on the sampling clock edge defined by the CPHA and CPOL bits in the SPIx_CR1 register. The calculated CRC value is checked automatically at the end of the data block as well as for transfer managed by CPU or by the DMA. When a mismatch is detected between the CRC calculated internally on the received data and the CRC sent by the transmitter, a CRCERR flag is set to indicate a data corruption error. The right procedure for handling the CRC calculation depends on the SPI configuration and the chosen transfer management.
Note: The polynomial value should only be odd. No even values are supported.

**CRC transfer managed by CPU**

Communication starts and continues normally until the last data frame has to be sent or received in the SPIx_DR register. Then CRCNEXT bit has to be set in the SPIx_CR1 register to indicate that the CRC frame transaction follows after the transaction of the currently processed data frame. The CRCNEXT bit must be set before the end of the last data frame transaction. CRC calculation is frozen during CRC transaction.

The received CRC is stored in the RXFIFO like a data byte or word. That is why in CRC mode only, the reception buffer has to be considered as a single 16-bit buffer used to receive only one data frame at a time.

A CRC-format transaction usually takes one more data frame to communicate at the end of data sequence. However, when setting an 8-bit data frame checked by 16-bit CRC, two more frames are necessary to send the complete CRC.

When the last CRC data is received, an automatic check is performed comparing the received value and the value in the SPIx_RXCRC register. Software has to check the CRCERR flag in the SPIx_SR register to determine if the data transfers were corrupted or not. Software clears the CRCERR flag by writing '0' to it.

After the CRC reception, the CRC value is stored in the RXFIFO and must be read in the SPIx_DR register in order to clear the RXNE flag.

**CRC transfer managed by DMA**

When SPI communication is enabled with CRC communication and DMA mode, the transmission and reception of the CRC at the end of communication is automatic (with the exception of reading CRC data in receive only mode). The CRCNEXT bit does not have to be handled by the software. The counter for the SPI transmission DMA channel has to be set to the number of data frames to transmit excluding the CRC frame. On the receiver side, the received CRC value is handled automatically by DMA at the end of the transaction but user must take care to flush out received CRC information from RXFIFO as it is always loaded into it. In full-duplex mode, the counter of the reception DMA channel can be set to the number of data frames to receive including the CRC, which means, for example, in the specific case of an 8-bit data frame checked by 16-bit CRC:

\[
\text{DMA_RX} = \text{Numb_of_data} + 2
\]

In receive only mode, the DMA reception channel counter should contain only the amount of data transferred, excluding the CRC calculation. Then based on the complete transfer from DMA, all the CRC values must be read back by software from FIFO as it works as a single buffer in this mode.

At the end of the data and CRC transfers, the CRCERR flag in the SPIx_SR register is set if corruption occurred during the transfer.

If packing mode is used, the LDMA_RX bit needs managing if the number of data is odd.

**Resetting the SPIx_TXCRC and SPIx_RXCRC values**

The SPIx_TXCRC and SPIx_RXCRC values are cleared automatically when new data is sampled after a CRC phase. This allows the use of DMA circular mode (not available in receive-only mode) in order to transfer data without any interruption, (several data blocks covered by intermediate CRC checking phases).
If the SPI is disabled during a communication the following sequence must be followed:
1. Disable the SPI
2. Clear the CRCEN bit
3. Enable the CRCEN bit
4. Enable the SPI

**Note:** When the SPI interface is configured as a slave, the NSS internal signal needs to be kept low during transaction of the CRC phase once the CRCNEXT signal is released. That is why the CRC calculation cannot be used at NSS Pulse mode when NSS hardware mode should be applied at slave normally.

At TI mode, despite the fact that clock phase and clock polarity setting is fixed and independent on SPIx_CR1 register, the corresponding setting CPOL=0 CPHA=1 has to be kept at the SPIx_CR1 register anyway if CRC is applied. In addition, the CRC calculation has to be reset between sessions by SPI disable sequence with re-enable the CRCEN bit described above at both master and slave side, else CRC calculation can be corrupted at this specific mode.

### 39.6 SPI interrupts

During SPI communication an interrupt can be generated by the following events:

- Transmit TXFIFO ready to be loaded
- Data received in Receive RXFIFO
- Master mode fault
- Overrun error
- TI frame format error
- CRC protocol error

Interrupts can be enabled and disabled separately.

#### Table 366. SPI interrupt requests

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable Control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmit TXFIFO ready to be loaded</td>
<td>TXE</td>
<td>TXEIE</td>
</tr>
<tr>
<td>Data received in RXFIFO</td>
<td>RXNE</td>
<td>RXNEIE</td>
</tr>
<tr>
<td>Master Mode fault event</td>
<td>MODF</td>
<td></td>
</tr>
<tr>
<td>Overrun error</td>
<td>OVR</td>
<td>ERRIE</td>
</tr>
<tr>
<td>TI frame format error</td>
<td>FRE</td>
<td></td>
</tr>
<tr>
<td>CRC protocol error</td>
<td>CRCERR</td>
<td></td>
</tr>
</tbody>
</table>
39.7 I2S functional description

39.7.1 I2S general description

The block diagram of the I2S is shown in Figure 588.

The SPI can function as an audio I2S interface when the I2S capability is enabled (by setting the I2SMOD bit in the SPIx_I2SCFGR register). This interface mainly uses the same pins, flags and interrupts as the SPI.
The I2S shares three common pins with the SPI:

- **SD**: Serial Data (mapped on the MOSI pin) to transmit or receive the two time-multiplexed data channels (in half-duplex mode only).
- **WS**: Word Select (mapped on the NSS pin) is the data control signal output in master mode and input in slave mode.
- **CK**: Serial Clock (mapped on the SCK pin) is the serial clock output in master mode and serial clock input in slave mode.

An additional pin can be used when a master clock output is needed for some external audio devices:

- **MCK**: Master Clock (mapped separately) is used, when the I2S is configured in master mode (and when the MCKOE bit in the SPIx_I2SPR register is set), to output this additional clock generated at a preconfigured frequency rate equal to \(256 \times f_S\) for all I2S modes, and to \(128 \times f_S\) for all PCM modes, where \(f_S\) is the audio sampling frequency.

The I2S uses its own clock generator to produce the communication clock when it is set in master mode. This clock generator is also the source of the master clock output. Two additional registers are available in I2S mode. One is linked to the clock generator configuration SPIx_I2SPR and the other one is a generic I2S configuration register SPIx_I2SCFGR (audio standard, slave/master mode, data format, packet frame, clock polarity, etc.).

The SPIx_CR1 register and all CRC registers are not used in the I2S mode. Likewise, the SSOE bit in the SPIx_CR2 register and the MODF and CRCERR bits in the SPIx_SR are not used.

The I2S uses the same SPI register for data transfer (SPIx_DR) in 16-bit wide mode.

### 39.7.2 Supported audio protocols

The three-line bus has to handle only audio data generally time-multiplexed on two channels: the right channel and the left channel. However there is only one 16-bit register for transmission or reception. So, it is up to the software to write into the data register the appropriate value corresponding to each channel side, or to read the data from the data register and to identify the corresponding channel by checking the CHSIDE bit in the SPIx_SR register. Channel left is always sent first followed by the channel right (CHSIDE has no meaning for the PCM protocol).

Four data and packet frames are available. Data may be sent with a format of:

- 16-bit data packed in a 16-bit frame
- 16-bit data packed in a 32-bit frame
- 24-bit data packed in a 32-bit frame
- 32-bit data packed in a 32-bit frame

When using 16-bit data extended on 32-bit packet, the first 16 bits (MSB) are the significant bits, the 16-bit LSB is forced to 0 without any need for software action or DMA request (only one read/write operation).

The 24-bit and 32-bit data frames need two CPU read or write operations to/from the SPIx_DR register or two DMA operations if the DMA is preferred for the application. For 24-bit data frame specifically, the 8 non-significant bits are extended to 32 bits with 0-bits (by hardware).
For all data formats and communication standards, the most significant bit is always sent first (MSB first).

The I²S interface supports four audio standards, configurable using the I2SSTD[1:0] and PCMSYNC bits in the SPIx_I2SCFGR register.

**I²S Philips standard**

For this standard, the WS signal is used to indicate which channel is being transmitted. It is activated one CK clock cycle before the first bit (MSB) is available.

Data are latched on the falling edge of CK (for the transmitter) and are read on the rising edge (for the receiver). The WS signal is also latched on the falling edge of CK.

This mode needs two write or read operations to/from the SPIx_DR register.

- In transmission mode:
  - If 0x8EAA33 has to be sent (24-bit):
In reception mode:
If data 0x8EAA33 is received:

**Figure 592. Receiving 0x8EAA33**

First read to Data register

| 0x8EAA |

Second read to Data register

| 0x33XX |

Only the 8 MSB are sent to compare the 24 bits. 8 LSBs have no meaning and can be anything.

When 16-bit data frame extended to 32-bit channel frame is selected during the I2S configuration phase, only one access to the SPIx_DR register is required. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format.

If the data to transmit or the received data are 0x76A3 (0x76A30000 extended to 32-bit), the operation shown in **Figure 594** is required.

**Figure 594. Example of 16-bit data frame extended to 32-bit channel frame**

Only one access to SPIx_DR

| 0x76A3 |
For transmission, each time an MSB is written to SPIx_DR, the TXE flag is set and its interrupt, if allowed, is generated to load the SPIx_DR register with the new value to send. This takes place even if 0x0000 have not yet been sent because it is done by hardware.

For reception, the RXNE flag is set and its interrupt, if allowed, is generated when the first 16 MSB half-word is received.

In this way, more time is provided between two write or read operations, which prevents underrun or overrun conditions (depending on the direction of the data transfer).

**MSB justified standard**

For this standard, the WS signal is generated at the same time as the first data bit, which is the MSBit.

**Figure 595. MSB Justified 16-bit or 32-bit full-accuracy length**

Data are latched on the falling edge of CK (for transmitter) and are read on the rising edge (for the receiver).

**Figure 596. MSB justified 24-bit frame length**
**LSB justified standard**

This standard is similar to the MSB justified standard (no difference for the 16-bit and 32-bit full-accuracy frame formats).

The sampling of the input and output signals is the same as for the I²S Philips standard.

---

**Figure 597. MSB justified 16-bit extended to 32-bit packet frame**

**Figure 598. LSB justified 16-bit or 32-bit full-accuracy**

**Figure 599. LSB justified 24-bit frame length**

- In transmission mode:
  - If data 0x3478AE have to be transmitted, two write operations to the SPIx_DR register are required by software or by DMA. The operations are shown below.
• In reception mode:
  If data $0x3478AE$ are received, two successive read operations from the SPIx_DR register are required on each RXNE event.

**Figure 601. Operations required to receive $0x3478AE$**

First read from Data register conditioned by RXNE=1

$0xXX34$

Only the 8 LSB of the half-word are significant. A field of 0x00 is forced instead of the 8 MSBs.

Second read from Data register conditioned by RXNE=1

$0x78AE$

When 16-bit data frame extended to 32-bit channel frame is selected during the I2S configuration phase, only one access to the SPIx_DR register is required. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format. In this case it corresponds to the half-word MSB.

If the data to transmit or the received data are $0x76A3$ ($0x0000 76A3$ extended to 32-bit), the operation shown in Figure 603 is required.
In transmission mode, when a TXE event occurs, the application has to write the data to be transmitted (in this case 0x76A3). The 0x000 field is transmitted first (extension on 32-bit). The TXE flag is set again as soon as the effective data (0x76A3) is sent on SD.

In reception mode, RXNE is asserted as soon as the significant half-word is received (and not the 0x0000 field).

In this way, more time is provided between two write or read operations to prevent underrun or overrun conditions.

**PCM standard**

For the PCM standard, there is no need to use channel-side information. The two PCM modes (short and long frame) are available and configurable using the PCMSYNC bit in SPIx_I2SCFGR register.

In PCM mode, the output signals (WS, SD) are sampled on the rising edge of CK signal. The input signals (WS, SD) are captured on the falling edge of CK.

Note that CK and WS are configured as output in MASTER mode.

For long frame synchronization, the WS signal assertion time is fixed to 13 bits in master mode.

For short frame synchronization, the WS synchronization signal is only one cycle long.
Note: For both modes (master and slave) and for both synchronizations (short and long), the number of bits between two consecutive pieces of data (and so two synchronization signals) needs to be specified (DATLEN and CHLEN bits in the SPIx_I2SCFGR register) even in slave mode.

39.7.3 Start-up description

The Figure 606 shows how the serial interface is handled in MASTER mode, when the SPI/I2S is enabled (via I2SE bit). It shows as well the effect of CKPOL on the generated signals.
In slave mode, the way the frame synchronization is detected, depends on the value of ASTRTEN bit.

If ASTRTEN = 0, when the audio interface is enabled (I2SE = 1), then the hardware waits for the appropriate transition on the incoming WS signal, using the CK signal.
The appropriate transition is a falling edge on WS signal when I²S Philips Standard is used, or a rising edge for other standards. The falling edge is detected by sampling first WS to 1 and then to 0, and vice-versa for the rising edge detection.

If ASTRTEN = 1, the user has to enable the audio interface before the WS becomes active. This means that the I2SE bit must be set to 1 when WS = 1 for I²S Philips standard, or when WS = 0 for other standards.

39.7.4 Clock generator

The I²S bit rate determines the data flow on the I²S data line and the I²S clock signal frequency.

I²S bit rate = number of bits per channel × number of channels × sampling audio frequency

For a 16-bit audio, left and right channel, the I²S bit rate is calculated as follows:

I²S bit rate = 16 × 2 × f_S

It is: I²S bit rate = 32 x 2 x f_S if the packet length is 32-bit wide.

**Figure 607. Audio sampling frequency definition**

When the master mode is configured, a specific action needs to be taken to properly program the linear divider in order to communicate with the desired audio frequency.

**Figure 608. I²S clock generator architecture**

1. Where x can be 2 or 3.
Figure 608 presents the communication clock architecture. The I2SxCLK clock is provided by the reset and clock controller (RCC) of the product. The I2SxCLK clock can be asynchronous with respect to the SPI/I2S APB clock.

Warning: In addition, it is mandatory to keep the I2SxCLK frequency higher or equal to the APB clock used by the SPI/I2S block. If this condition is not respected the SPI/I2S does not work properly.

The audio sampling frequency may be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz or 8 kHz (or any other value within this range).

In order to reach the desired frequency, the linear divider needs to be programmed according to the formulas below:

For I²S modes:

When the master clock is generated (MCKOE in the SPIx_I2SPR register is set):

\[
F_s = \frac{F_{I2SxCLK}}{256 \times ((2 \times I2SDIV) + ODD)}
\]

When the master clock is disabled (MCKOE bit cleared):

\[
F_s = \frac{F_{I2SxCLK}}{32 \times (\text{CHLEN} + 1) \times ((2 \times I2SDIV) + ODD)}
\]

CHLEN = 0 when the channel frame is 16-bit wide and,
CHLEN = 1 when the channel frame is 32-bit wide.

For PCM modes:

When the master clock is generated (MCKOE in the SPIx_I2SPR register is set):

\[
F_s = \frac{F_{I2SxCLK}}{128 \times ((2 \times I2SDIV) + ODD)}
\]

When the master clock is disabled (MCKOE bit cleared):

\[
F_s = \frac{F_{I2SxCLK}}{16 \times (\text{CHLEN} + 1) \times ((2 \times I2SDIV) + ODD)}
\]

CHLEN = 0 when the channel frame is 16-bit wide and,
CHLEN = 1 when the channel frame is 32-bit wide.

Where \(F_s\) is the audio sampling frequency, and \(F_{I2SxCLK}\) is the frequency of the kernel clock provided to the SPI/I2S block.
Note: \textit{I2SDIV must be strictly higher than 1.}

The following table provides example precision values for different clock configurations.

Note: \textit{Other configurations are possible that allow optimum clock precision.}

Table 367. Audio-frequency precision using 48 MHz clock derived from HSE\(^{(1)}\)

<table>
<thead>
<tr>
<th>SYSCLK (MHz)</th>
<th>Data length</th>
<th>I2SDIV</th>
<th>I2SODD</th>
<th>MCLK</th>
<th>Target fs (Hz)</th>
<th>Real fs (kHz)</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>48</td>
<td>16</td>
<td>8</td>
<td>0</td>
<td>No</td>
<td>96000</td>
<td>93750</td>
<td>2.3438%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>15</td>
<td>1</td>
<td>No</td>
<td>48000</td>
<td>48387.0968</td>
<td>0.8065%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>8</td>
<td>0</td>
<td>No</td>
<td>48000</td>
<td>46875</td>
<td>2.3438%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>17</td>
<td>0</td>
<td>No</td>
<td>44100</td>
<td>44117.647</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>8</td>
<td>1</td>
<td>No</td>
<td>44100</td>
<td>44117.647</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>23</td>
<td>1</td>
<td>No</td>
<td>32000</td>
<td>31914.8936</td>
<td>0.2660%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>11</td>
<td>1</td>
<td>No</td>
<td>32000</td>
<td>32608.696</td>
<td>1.9022%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>34</td>
<td>0</td>
<td>No</td>
<td>22050</td>
<td>22058.8235</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>17</td>
<td>0</td>
<td>No</td>
<td>22050</td>
<td>22058.8235</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>47</td>
<td>0</td>
<td>No</td>
<td>16000</td>
<td>15957.4468</td>
<td>0.2660%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>23</td>
<td>1</td>
<td>No</td>
<td>16000</td>
<td>15957.447</td>
<td>0.2660%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>68</td>
<td>0</td>
<td>No</td>
<td>11025</td>
<td>11029.4118</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>34</td>
<td>0</td>
<td>No</td>
<td>11025</td>
<td>11029.412</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>94</td>
<td>0</td>
<td>No</td>
<td>8000</td>
<td>7978.7234</td>
<td>0.2660%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>47</td>
<td>0</td>
<td>No</td>
<td>8000</td>
<td>7978.7234</td>
<td>0.2660%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>2</td>
<td>0</td>
<td>Yes</td>
<td>48000</td>
<td>46875</td>
<td>2.3430%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>2</td>
<td>0</td>
<td>Yes</td>
<td>48000</td>
<td>46875</td>
<td>2.3430%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>2</td>
<td>0</td>
<td>Yes</td>
<td>44100</td>
<td>46875</td>
<td>6.2925%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>2</td>
<td>0</td>
<td>Yes</td>
<td>44100</td>
<td>46875</td>
<td>6.2925%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>3</td>
<td>0</td>
<td>Yes</td>
<td>32000</td>
<td>31250</td>
<td>2.3438%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>3</td>
<td>0</td>
<td>Yes</td>
<td>32000</td>
<td>31250</td>
<td>2.3438%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>4</td>
<td>1</td>
<td>Yes</td>
<td>22050</td>
<td>20833.333</td>
<td>5.5178%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>4</td>
<td>1</td>
<td>Yes</td>
<td>22050</td>
<td>20833.333</td>
<td>5.5178%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>6</td>
<td>0</td>
<td>Yes</td>
<td>16000</td>
<td>15625</td>
<td>2.3438%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>6</td>
<td>0</td>
<td>Yes</td>
<td>16000</td>
<td>15625</td>
<td>2.3438%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>8</td>
<td>1</td>
<td>Yes</td>
<td>11025</td>
<td>11029.4118</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>8</td>
<td>1</td>
<td>Yes</td>
<td>11025</td>
<td>11029.4118</td>
<td>0.0400%</td>
</tr>
<tr>
<td>48</td>
<td>16</td>
<td>11</td>
<td>1</td>
<td>Yes</td>
<td>8000</td>
<td>8152.17391</td>
<td>1.9022%</td>
</tr>
<tr>
<td>48</td>
<td>32</td>
<td>11</td>
<td>1</td>
<td>Yes</td>
<td>8000</td>
<td>8152.17391</td>
<td>1.9022%</td>
</tr>
</tbody>
</table>
39.7.5 **\(^2\)S master mode**

The \(^2\)S can be configured in master mode. This means that the serial clock is generated on the CK pin as well as the Word Select signal WS. Master clock (MCK) may be output or not, controlled by the MCKOE bit in the SPIx_I2SPR register.

**Procedure**

1. Select the I2SDIV[7:0] bits in the SPIx_I2SPR register to define the serial clock baud rate to reach the proper audio sample frequency. The ODD bit in the SPIx_I2SPR register also has to be defined.
2. Select the CKPOL bit to define the steady level for the communication clock. Set the MCKOE bit in the SPIx_I2SPR register if the master clock MCK needs to be provided to the external DAC/ADC audio component (the I2SDIV and ODD values should be computed depending on the state of the MCK output, for more details refer to Section 39.7.4: Clock generator).
3. Set the I2SMOD bit in the SPIx_I2SCFGR register to activate the \(^2\)S functions and choose the \(^2\)S standard through the I2SSTD[1:0] and PCMSYNC bits, the data length through the DATLEN[1:0] bits and the number of bits per channel by configuring the CHLEN bit. Select also the \(^2\)S master mode and direction (Transmitter or Receiver) through the I2SCFG[1:0] bits in the SPIx_I2SCFGR register.
4. If needed, select all the potential interrupt sources and the DMA capabilities by writing the SPIx_CR2 register.
5. The I2SE bit in SPIx_I2SCFGR register must be set.

WS and CK are configured in output mode. MCK is also an output, if the MCKOE bit in SPIx_I2SPR is set.

**Transmission sequence**

The transmission sequence begins when a half-word is written into the Tx buffer.

Let’s assume the first data written into the Tx buffer corresponds to the left channel data. When data are transferred from the Tx buffer to the shift register, TXE is set and data corresponding to the right channel have to be written into the Tx buffer. The CHSIDE flag indicates which channel is to be transmitted. It has a meaning when the TXE flag is set because the CHSIDE flag is updated when TXE goes high.

A full frame has to be considered as a left channel data transmission followed by a right channel data transmission. It is not possible to have a partial frame where only the left channel is sent.

The data half-word is parallel loaded into the 16-bit shift register during the first bit transmission, and then shifted out, serially, to the MOSI/SD pin, MSB first. The TXE flag is set after each transfer from the Tx buffer to the shift register and an interrupt is generated if the TXEIE bit in the SPIx_CR2 register is set.

For more details about the write operations depending on the \(^2\)S standard mode selected, refer to Section 39.7.2: Supported audio protocols.

To ensure a continuous audio data transmission, it is mandatory to write the SPIx_DR register with the next data to transmit before the end of the current transmission.
To switch off the I2S, by clearing I2SE, it is mandatory to wait for TXE = 1 and BSY = 0.

**Reception sequence**

The operating mode is the same as for transmission mode except for the point 3 (refer to the procedure described in Section 39.7.5: I²S master mode), where the configuration should set the master reception mode through the I2SCFG[1:0] bits.

Whatever the data or channel length, the audio data are received by 16-bit packets. This means that each time the Rx buffer is full, the RXNE flag is set and an interrupt is generated if the RXNEIE bit is set in SPIx_CR2 register. Depending on the data and channel length configuration, the audio value received for a right or left channel may result from one or two receptions into the Rx buffer.

Clearing the RXNE bit is performed by reading the SPIx_DR register.

CHSIDE is updated after each reception. It is sensitive to the WS signal generated by the I2S cell.

For more details about the read operations depending on the I²S standard mode selected, refer to Section 39.7.2: Supported audio protocols.

If data are received while the previously received data have not been read yet, an overrun is generated and the OVR flag is set. If the ERRIE bit is set in the SPIx_CR2 register, an interrupt is generated to indicate the error.

To switch off the I2S, specific actions are required to ensure that the I2S completes the transfer cycle properly without initiating a new data transfer. The sequence depends on the configuration of the data and channel lengths, and on the audio protocol mode selected. In the case of:

- 16-bit data length extended on 32-bit channel length (DATLEN = 00 and CHLEN = 1) using the LSB justified mode (I2SSTD = 10)
  a) Wait for the second to last RXNE = 1 (n – 1)
  b) Then wait 17 I2S clock cycles (using a software loop)
  c) Disable the I2S (I2SE = 0)

- 16-bit data length extended on 32-bit channel length (DATLEN = 00 and CHLEN = 1) in MSB justified, I²S or PCM modes (I2SSTD = 00, I2SSTD = 01 or I2SSTD = 11, respectively)
  a) Wait for the last RXNE
  b) Then wait 1 I2S clock cycle (using a software loop)
  c) Disable the I2S (I2SE = 0)

- For all other combinations of DATLEN and CHLEN, whatever the audio mode selected through the I2SSTD bits, carry out the following sequence to switch off the I2S:
  a) Wait for the second to last RXNE = 1 (n – 1)
  b) Then wait one I2S clock cycle (using a software loop)
  c) Disable the I2S (I2SE = 0)

*Note:* The BSY flag is kept low during transfers.

### 39.7.6 I²S slave mode

For the slave configuration, the I2S can be configured in transmission or reception mode. The operating mode is following mainly the same rules as described for the I²S master
configuration. In slave mode, there is no clock to be generated by the I2S interface. The clock and WS signals are input from the external master connected to the I2S interface. There is then no need, for the user, to configure the clock.

The configuration steps to follow are listed below:

1. Set the I2SMOD bit in the SPIx_I2SCFGR register to select I²S mode and choose the I²S standard through the I2SSTD[1:0] bits, the data length through the DATLEN[1:0] bits and the number of bits per channel for the frame configuring the CHLEN bit. Select also the mode (transmission or reception) for the slave through the I2SCFG[1:0] bits in SPIx_I2SCFGR register.

2. If needed, select all the potential interrupt sources and the DMA capabilities by writing the SPIx_CR2 register.

3. The I2SE bit in SPIx_I2SCFGR register must be set.

Transmission sequence

The transmission sequence begins when the external master device sends the clock and when the NSS_WS signal requests the transfer of data. The slave has to be enabled before the external master starts the communication. The I2S data register has to be loaded before the master initiates the communication.

For the I2S, MSB justified and LSB justified modes, the first data item to be written into the data register corresponds to the data for the left channel. When the communication starts, the data are transferred from the Tx buffer to the shift register. The TXE flag is then set in order to request the right channel data to be written into the I2S data register.

The CHSIDE flag indicates which channel is to be transmitted. Compared to the master transmission mode, in slave mode, CHSIDE is sensitive to the WS signal coming from the external master. This means that the slave needs to be ready to transmit the first data before the clock is generated by the master. WS assertion corresponds to left channel transmitted first.

Note: The I2SE has to be written at least two PCLK cycles before the first clock of the master comes on the CK line.

The data half-word is parallel-loaded into the 16-bit shift register (from the internal bus) during the first bit transmission, and then shifted out serially to the MOSI/SD pin MSB first. The TXE flag is set after each transfer from the Tx buffer to the shift register and an interrupt is generated if the TXEIE bit in the SPIx_CR2 register is set.

Note that the TXE flag should be checked to be at 1 before attempting to write the Tx buffer.

For more details about the write operations depending on the I²S standard mode selected, refer to Section 39.7.2: Supported audio protocols.

To secure a continuous audio data transmission, it is mandatory to write the SPIx_DR register with the next data to transmit before the end of the current transmission. An underrun flag is set and an interrupt may be generated if the data are not written into the SPIx_DR register before the first clock edge of the next data communication. This indicates to the software that the transferred data are wrong. If the ERRIE bit is set into the SPIx_CR2 register, an interrupt is generated when the UDR flag in the SPIx_SR register goes high. In this case, it is mandatory to switch off the I2S and to restart a data transfer starting from the left channel.

To switch off the I2S, by clearing the I2SE bit, it is mandatory to wait for TXE = 1 and BSY = 0.
Reception sequence

The operating mode is the same as for the transmission mode except for the point 1 (refer to the procedure described in Section 39.7.6: I²S slave mode), where the configuration should set the master reception mode using the I2SCFG[1:0] bits in the SPIx_I2SCFGR register.

Whatever the data length or the channel length, the audio data are received by 16-bit packets. This means that each time the RX buffer is full, the RXNE flag in the SPIx_SR register is set and an interrupt is generated if the RXNEIE bit is set in the SPIx_CR2 register. Depending on the data length and channel length configuration, the audio value received for a right or left channel may result from one or two receptions into the RX buffer.

The CHSIDE flag is updated each time data are received to be read from the SPIx_DR register. It is sensitive to the external WS line managed by the external master component.

Clearing the RXNE bit is performed by reading the SPIx_DR register.

For more details about the read operations depending the I²S standard mode selected, refer to Section 39.7.2: Supported audio protocols.

If data are received while the preceding received data have not yet been read, an overrun is generated and the OVR flag is set. If the bit ERRIE is set in the SPIx_CR2 register, an interrupt is generated to indicate the error.

To switch off the I²S in reception mode, I2SE has to be cleared immediately after receiving the last RXNE = 1.

Note: The external master components should have the capability of sending/receiving data in 16-bit or 32-bit packets via an audio channel.

39.7.7 I²S status flags

Three status flags are provided for the application to fully monitor the state of the I²S bus.

Busy flag (BSY)

The BSY flag is set and cleared by hardware (writing to this flag has no effect). It indicates the state of the communication layer of the I²S.

When BSY is set, it indicates that the I²S is busy communicating. There is one exception in master receive mode (I2SCFG = 11) where the BSY flag is kept low during reception.

The BSY flag is useful to detect the end of a transfer if the software needs to disable the I²S. This avoids corrupting the last transfer. For this, the procedure described below must be strictly respected.

The BSY flag is set when a transfer starts, except when the I²S is in master receiver mode.

The BSY flag is cleared:

- When a transfer completes (except in master transmit mode, in which the communication is supposed to be continuous)
- When the I²S is disabled

When communication is continuous:

- In master transmit mode, the BSY flag is kept high during all the transfers
- In slave mode, the BSY flag goes low for one I²S clock cycle between each transfer

Note: Do not use the BSY flag to handle each data transmission or reception. It is better to use the TXE and RXNE flags instead.
**Tx buffer empty flag (TXE)**

When set, this flag indicates that the Tx buffer is empty and the next data to be transmitted can then be loaded into it. The TXE flag is reset when the Tx buffer already contains data to be transmitted. It is also reset when the I2S is disabled (I2SE bit is reset).

**RX buffer not empty (RXNE)**

When set, this flag indicates that there are valid received data in the RX Buffer. It is reset when SPIx_DR register is read.

**Channel Side flag (CHSIDE)**

In transmission mode, this flag is refreshed when TXE goes high. It indicates the channel side to which the data to transfer on SD has to belong. In case of an underrun error event in slave transmission mode, this flag is not reliable and I2S needs to be switched off and switched on before resuming the communication.

In reception mode, this flag is refreshed when data are received into SPIx_DR. It indicates from which channel side data have been received. Note that in case of error (like OVR) this flag becomes meaningless and the I2S should be reset by disabling and then enabling it (with configuration if it needs changing).

This flag has no meaning in the PCM standard (for both Short and Long frame modes).

When the OVR or UDR flag in the SPIx_SR is set and the ERRIE bit in SPIx_CR2 is also set, an interrupt is generated. This interrupt can be cleared by reading the SPIx_SR status register (once the interrupt source has been cleared).

### 39.7.8 I2S error flags

There are three error flags for the I2S cell.

**Underrun flag (UDR)**

In slave transmission mode this flag is set when the first clock for data transmission appears while the software has not yet loaded any value into SPIx_DR. It is available when the I2SMOD bit in the SPIx_I2SCFGR register is set. An interrupt may be generated if the ERRIE bit in the SPIx_CR2 register is set. The UDR bit is cleared by a read operation on the SPIx_SR register.

**Overrun flag (OVR)**

This flag is set when data are received and the previous data have not yet been read from the SPIx_DR register. As a result, the incoming data are lost. An interrupt may be generated if the ERRIE bit is set in the SPIx_CR2 register.

In this case, the receive buffer contents are not updated with the newly received data from the transmitter device. A read operation to the SPIx_DR register returns the previous correctly received data. All other subsequently transmitted half-words are lost.

Clearing the OVR bit is done by a read operation on the SPIx_DR register followed by a read access to the SPIx_SR register.

**Frame error flag (FRE)**

This flag can be set by hardware only if the I2S is configured in Slave mode. It is set if the external master is changing the WS line while the slave is not expecting this change. If the
synchronization is lost, the following steps are required to recover from this state and resynchronize the external master device with the I2S slave device:

1. Disable the I2S.
2. Enable it again when the correct level is detected on the WS line (WS line is high in I2S mode or low for MSB- or LSB-justified or PCM modes.

Desynchronization between master and slave devices may be due to noisy environment on the CK communication clock or on the WS frame synchronization line. An error interrupt can be generated if the ERRIE bit is set. The desynchronization flag (FRE) is cleared by software when the status register is read.

### 39.7.9 DMA features

In I2S mode, the DMA works in exactly the same way as it does in SPI mode. There is no difference except that the CRC feature is not available in I2S mode since there is no data transfer protection system.

### 39.8 I2S interrupts

*Table 368* provides the list of I2S interrupts.

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmit buffer empty flag</td>
<td>TXE</td>
<td>TXEIE</td>
</tr>
<tr>
<td>Receive buffer not empty flag</td>
<td>RXNE</td>
<td>RXNEIE</td>
</tr>
<tr>
<td>Overrun error</td>
<td>OVR</td>
<td>ERRIE</td>
</tr>
<tr>
<td>Underrun error</td>
<td>UDR</td>
<td></td>
</tr>
<tr>
<td>Frame error flag</td>
<td>FRE</td>
<td></td>
</tr>
</tbody>
</table>
39.9 SPI and I2S registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit). SPI_DR in addition can be accessed by 8-bit access.

39.9.1 SPI control register 1 (SPIx_CR1)

Address offset: 0x00
Reset value: 0x0000

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>BITMODE: Bidirectional data mode enable.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit enables half-duplex communication using common single bidirectional data line.</td>
</tr>
<tr>
<td></td>
<td>Keep RXONLY bit clear when bidirectional mode is active.</td>
</tr>
<tr>
<td>0:</td>
<td>2-line unidirectional data mode selected</td>
</tr>
<tr>
<td>1:</td>
<td>1-line bidirectional data mode selected</td>
</tr>
<tr>
<td>Note:</td>
<td>This bit is not used in I2S mode.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 14</th>
<th>BITIOE: Output enable in bidirectional mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit combined with the BITMODE bit selects the direction of transfer in bidirectional mode.</td>
</tr>
<tr>
<td>0:</td>
<td>Output disabled (receive-only mode)</td>
</tr>
<tr>
<td>1:</td>
<td>Output enabled (transmit-only mode)</td>
</tr>
<tr>
<td>Note:</td>
<td>In master mode, the MOSI pin is used and in slave mode, the MISO pin is used.</td>
</tr>
<tr>
<td></td>
<td>This bit is not used in I2S mode.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 13</th>
<th>CRCEN: Hardware CRC calculation enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>CRC calculation disabled</td>
</tr>
<tr>
<td>1:</td>
<td>CRC calculation enabled</td>
</tr>
<tr>
<td>Note:</td>
<td>This bit should be written only when SPI is disabled (SPE = '0') for correct operation.</td>
</tr>
<tr>
<td></td>
<td>This bit is not used in I2S mode.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 12</th>
<th>CRCNEXT: Transmit CRC next</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>Next transmit value is from Tx buffer.</td>
</tr>
<tr>
<td>1:</td>
<td>Next transmit value is from Tx CRC register.</td>
</tr>
<tr>
<td>Note:</td>
<td>This bit has to be written as soon as the last data is written in the SPIx_DR register.</td>
</tr>
<tr>
<td></td>
<td>This bit is not used in I2S mode.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 11</th>
<th>CRCL: CRC length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>8-bit CRC length</td>
</tr>
<tr>
<td>1:</td>
<td>16-bit CRC length</td>
</tr>
<tr>
<td>Note:</td>
<td>This bit should be written only when SPI is disabled (SPE = '0') for correct operation.</td>
</tr>
<tr>
<td></td>
<td>This bit is not used in I2S mode.</td>
</tr>
</tbody>
</table>
Bit 10 **RXONLY:** Receive only mode enabled.

This bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active. This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.

0: Full-duplex (Transmit and receive)
1: Output disabled (Receive-only mode)

*Note:* This bit is not used in I²S mode.

Bit 9 **SSM:** Software slave management

When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.

0: Software slave management disabled
1: Software slave management enabled

*Note:* This bit is not used in I²S mode and SPI TI mode.

Bit 8 **SSI:** Internal slave select

This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.

*Note:* This bit is not used in I²S mode and SPI TI mode.

Bit 7 **LSBFIRST:** Frame format

0: data is transmitted / received with the MSB first
1: data is transmitted / received with the LSB first

*Note:* 1. This bit should not be changed when communication is ongoing.
   2. This bit is not used in I²S mode and SPI TI mode.

Bit 6 **SPE:** SPI enable

0: Peripheral disabled
1: Peripheral enabled

*Note:* When disabling the SPI, follow the procedure described in Procedure for disabling the SPI on page 1761.

This bit is not used in I²S mode.

Bits 5:3 **BR[2:0]:** Baud rate control

000: \( f_{PCLK}/2 \)
001: \( f_{PCLK}/4 \)
010: \( f_{PCLK}/8 \)
011: \( f_{PCLK}/16 \)
100: \( f_{PCLK}/32 \)
101: \( f_{PCLK}/64 \)
110: \( f_{PCLK}/128 \)
111: \( f_{PCLK}/256 \)

*Note:* These bits should not be changed when communication is ongoing.
These bits are not used in I²S mode.

Bit 2 **MSTR:** Master selection

0: Slave configuration
1: Master configuration

*Note:* This bit should not be changed when communication is ongoing.
This bit is not used in I²S mode.
Bit 1  **CPOL**: Clock polarity
0: CK to 0 when idle
1: CK to 1 when idle

*Note: This bit should not be changed when communication is ongoing.*

This bit is not used in I²S mode and SPI TI mode except the case when CRC is applied at TI mode.

Bit 0  **CPHA**: Clock phase
0: The first clock transition is the first data capture edge
1: The second clock transition is the first data capture edge

*Note: This bit should not be changed when communication is ongoing.*

This bit is not used in I²S mode and SPI TI mode except the case when CRC is applied at TI mode.

### 39.9.2 SPI control register 2 (SPIx_CR2)

**Address offset**: 0x04

**Reset value**: 0x0700

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Res.</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>14</td>
<td>LDMA__TX</td>
<td>Last DMA transfer for transmission</td>
</tr>
<tr>
<td>13</td>
<td>LDMA__RX</td>
<td>Last DMA transfer for reception</td>
</tr>
<tr>
<td>12</td>
<td>FRXTH</td>
<td>FIFO reception threshold</td>
</tr>
<tr>
<td>11</td>
<td>DS[3:0]</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>TXEIE</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>RXNEIE</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>ERRIE</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>FRF</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>NSSP</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>SSOE</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TXDMAEN</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>RXDMAEN</td>
<td></td>
</tr>
</tbody>
</table>

**Bit 15**  **LDMA__TX**: Last DMA transfer for transmission

This bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length <= 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).

0: Number of data to transfer is even
1: Number of data to transfer is odd

*Note: Refer to Procedure for disabling the SPI on page 1761 if the CRCEN bit is set.*

This bit is not used in I²S mode.

**Bit 13**  **LDMA__RX**: Last DMA transfer for reception

This bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length <= 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).

0: Number of data to transfer is even
1: Number of data to transfer is odd

*Note: Refer to Procedure for disabling the SPI on page 1761 if the CRCEN bit is set.*

This bit is not used in I²S mode.

**Bit 12**  **FRXTH**: FIFO reception threshold

This bit is used to set the threshold of the RXFIFO that triggers an RXNE event

0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit)
1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)

*Note: This bit is not used in I²S mode.*
Bits 11:8 DS[3:0]: Data size

These bits configure the data length for SPI transfers.

0000: Not used
0001: Not used
0010: Not used
0011: 4-bit
0100: 5-bit
0101: 6-bit
0110: 7-bit
0111: 8-bit
1000: 9-bit
1001: 10-bit
1010: 11-bit
1011: 12-bit
1100: 13-bit
1101: 14-bit
1110: 15-bit
1111: 16-bit

If software attempts to write one of the “Not used” values, they are forced to the value “0111” (8-bit)

Note: These bits are not used in I²S mode.

Bit 7 TXEIE: Tx buffer empty interrupt enable

0: TXE interrupt masked
1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.

Bit 6 RXNEIE: RX buffer not empty interrupt enable

0: RXNE interrupt masked
1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set.

Bit 5 ERRIE: Error interrupt enable

This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I²S mode).

0: Error interrupt is masked
1: Error interrupt is enabled

Bit 4 FRF: Frame format

0: SPI Motorola mode
1 SPI TI mode

Note: This bit must be written only when the SPI is disabled (SPE=0).
This bit is not used in I²S mode.

Bit 3 NSSP: NSS pulse management

This bit is used in master mode only. It allows the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer.

It has no meaning if CPHA = ‘1’, or FRF = ‘1’.

0: No NSS pulse
1: NSS pulse generated

Note: 1. This bit must be written only when the SPI is disabled (SPE=0).
2. This bit is not used in I²S mode and SPI TI mode.
Bit 2  **SSOE**: SS output enable
- 0: SS output is disabled in master mode and the SPI interface can work in multimaster configuration
- 1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment.

*Note*: This bit is not used in I²S mode and SPI TI mode.

Bit 1  **TXDMAEN**: Tx buffer DMA enable
- When this bit is set, a DMA request is generated whenever the TXE flag is set.
- 0: Tx buffer DMA disabled
- 1: Tx buffer DMA enabled

Bit 0  **RXDMAEN**: Rx buffer DMA enable
- When this bit is set, a DMA request is generated whenever the RXNE flag is set.
- 0: Rx buffer DMA disabled
- 1: Rx buffer DMA enabled

### 39.9.3 SPI status register (SPIx_SR)

**Address offset**: 0x08

**Reset value**: 0x0002

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
</tbody>
</table>

- Bits 15:13  Reserved, must be kept at reset value.

- Bits 12:11  **FTLVL[1:0]**: FIFO transmission level
  - These bits are set and cleared by hardware.
  - 00: FIFO empty
  - 01: 1/4 FIFO
  - 10: 1/2 FIFO
  - 11: FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)

*Note*: This bit is not used in I²S mode.

- Bits 10:9  **FRLVL[1:0]**: FIFO reception level
  - These bits are set and cleared by hardware.
  - 00: FIFO empty
  - 01: 1/4 FIFO
  - 10: 1/2 FIFO
  - 11: FIFO full

*Note*: These bits are not used in I²S mode and in SPI receive-only mode while CRC calculation is enabled.

- Bit 8  **FRE**: Frame format error
  - This flag is used for SPI in TI slave mode and I²S slave mode. Refer to Section 39.5.11: SPI error flags and Section 39.7.8: I²S error flags.
  - This flag is set by hardware and reset when SPIx_SR is read by software.
  - 0: No frame format error
  - 1: A frame format error occurred
Bit 7  **BSY:** Busy flag
0: SPI (or I2S) not busy
1: SPI (or I2S) is busy in communication or Tx buffer is not empty
This flag is set and cleared by hardware.

*Note:* The **BSY** flag must be used with caution: refer to Section 39.5.10: SPI status flags and Procedure for disabling the SPI on page 1761.

Bit 6  **OVR:** Overrun flag
0: No overrun occurred
1: Overrun occurred
This flag is set by hardware and reset by a software sequence. Refer to I2S error flags on page 1793 for the software sequence.

Bit 5  **MODF:** Mode fault
0: No mode fault occurred
1: Mode fault occurred
This flag is set by hardware and reset by a software sequence. Refer to Section: Mode fault (MODF) on page 1771 for the software sequence.

*Note:* This bit is not used in I2S mode.

Bit 4  **CRCERR:** CRC error flag
0: CRC value received matches the SPIx_RXCRCR value
1: CRC value received does not match the SPIx_RXCRCR value

*Note:* This flag is set by hardware and cleared by software writing 0.
This bit is not used in I2S mode.

Bit 3  **UDR:** Underrun flag
0: No underrun occurred
1: Underrun occurred
This flag is set by hardware and reset by a software sequence. Refer to I2S error flags on page 1793 for the software sequence.

*Note:* This bit is not used in SPI mode.

Bit 2  **CHSIDE:** Channel side
0: Channel Left has to be transmitted or has been received
1: Channel Right has to be transmitted or has been received

*Note:* This bit is not used in SPI mode. It has no significance in PCM mode.

Bit 1  **TXE:** Transmit buffer empty
0: Tx buffer not empty
1: Tx buffer empty

Bit 0  **RXNE:** Receive buffer not empty
0: Rx buffer empty
1: Rx buffer not empty
39.9.4 SPI data register (SPIx_DR)

Address offset: 0x0C
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:0 **DR[15:0]**: Data register

Data received or to be transmitted

The data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, Rx_FIFO is accessed while the write to data register accesses Tx_FIFO (See Section 39.5.9: Data transmission and reception procedures).

Note: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used.

39.9.5 SPI CRC polynomial register (SPIx_CRCPR)

Address offset: 0x10
Reset value: 0x0007

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:0 **CRCPOLY[15:0]**: CRC polynomial register

This register contains the polynomial for the CRC calculation.

The CRC polynomial (0x0007) is the reset value of this register. Another polynomial can be configured as required.

Note: The polynomial value should be odd only. No even value is supported.

39.9.6 SPI Rx CRC register (SPIx_RXCRCR)

Address offset: 0x14
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>
Bits 15:0 **RXCRC[15:0]:** Rx CRC register

When CRC calculation is enabled, the RXCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.

Only the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.

The entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.

*Note:* A read to this register when the BSY Flag is set could return an incorrect value. These bits are not used in I2S mode.

### 39.9.7 SPI Tx CRC register (SPIx_TXCRCR)

Address offset: 0x18

Reset value: 0x0000

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Bits 15:0 **TXCRC[15:0]:** Tx CRC register

When CRC calculation is enabled, the TXCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.

Only the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.

The entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.

*Note:* A read to this register when the BSY flag is set could return an incorrect value. These bits are not used in I2S mode.

### 39.9.8 SPIx_I2S configuration register (SPIx_I2SCFGR)

Address offset: 0x1C

Reset value: 0x0000

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Bits 15:13 Reserved, must be kept at reset value.
Bit 12  **ASTRTEN**: Asynchronous start enable.
       0: The Asynchronous start is disabled.
       When the I2S is enabled in slave mode, the hardware starts the transfer when the I2S clock is
       received and an appropriate transition is detected on the WS signal.
       1: The Asynchronous start is enabled.
       When the I2S is enabled in slave mode, the hardware starts the transfer when the I2S clock is
       received and the appropriate level is detected on the WS signal.

       **Note**: The appropriate **transition** is a falling edge on WS signal when I²S Philips Standard is used,
       or a rising edge for other standards.
       The appropriate **level** is a low level on WS signal when I²S Philips Standard is used, or a high
       level for other standards.

       Please refer to **Section 39.7.3: Start-up description** for additional information.

Bit 11  **I2SMOD**: I2S mode selection
       0: SPI mode is selected
       1: I2S mode is selected

       **Note**: This bit should be configured when the SPI is disabled.

Bit 10  **I2SE**: I2S enable
       0: I2S peripheral is disabled
       1: I2S peripheral is enabled

       **Note**: This bit is not used in SPI mode.

Bits 9:8  **I2SCFG[1:0]**: I2S configuration mode
       00: Slave - transmit
       01: Slave - receive
       10: Master - transmit
       11: Master - receive

       **Note**: These bits should be configured when the I2S is disabled.
       They are not used in SPI mode.

Bit 7  **PCMSYNC**: PCM frame synchronization
       0: Short frame synchronization
       1: Long frame synchronization

       **Note**: This bit has a meaning only if I2SSTD = 11 (PCM standard is used).
       It is not used in SPI mode.

Bit 6  Reserved, must be kept at reset value.

Bits 5:4  **I2SSTD[1:0]**: I2S standard selection
       00: I²S Philips standard
       01: MSB justified standard (left justified)
       10: LSB justified standard (right justified)
       11: PCM standard

       For more details on I²S standards, refer to **Section 39.7.2 on page 1777**

       **Note**: For correct operation, these bits should be configured when the I2S is disabled.
       They are not used in SPI mode.
Bit 3 **CKPOL**: Inactive state clock polarity
- 0: I2S clock inactive state is low level
- 1: I2S clock inactive state is high level

*Note:* For correct operation, this bit should be configured when the I2S is disabled. It is not used in SPI mode. The bit CKPOL does not affect the CK edge sensitivity used to receive or transmit the SD and WS signals.

Bits 2:1 **DATLEN[1:0]**: Data length to be transferred
- 00: 16-bit data length
- 01: 24-bit data length
- 10: 32-bit data length
- 11: Not allowed

*Note:* For correct operation, these bits should be configured when the I2S is disabled. They are not used in SPI mode.

Bit 0 **CHLEN**: Channel length (number of bits per audio channel)
- 0: 16-bit wide
- 1: 32-bit wide

The bit write operation has a meaning only if DATLEN = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in.

*Note:* For correct operation, this bit should be configured when the I2S is disabled. It is not used in SPI mode.

### 39.9.9 SPIx_I2S prescaler register (SPIx_I2SPR)

Address offset: 0x20
Reset value: 0x0002

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>MCKOE</td>
<td>ODD</td>
<td>I2SDIV[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:10 Reserved, must be kept at reset value.

Bit 9 **MCKOE**: Master clock output enable
- 0: Master clock output is disabled
- 1: Master clock output is enabled

*Note:* This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode. It is not used in SPI mode.

Bit 8 **ODD**: Odd factor for the prescaler
- 0: Real divider value is = I2SDIV * 2
- 1: Real divider value is = (I2SDIV * 2) + 1

Refer to Section 39.7.3 on page 1784.

*Note:* This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode. It is not used in SPI mode.
Bits 7:0  **I2SDIV[7:0]: I2S linear prescaler**

I2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values.

Refer to Section 39.7.3 on page 1784.

**Note:** These bits should be configured when the I2S is disabled. They are used only when the I2S is in master mode.

They are not used in SPI mode.
### 39.9.10 SPI/I2S register map

Table 369 shows the SPI/I2S register map and reset values.

#### Table 369. SPI/I2S register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>offset</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>SPIx_CR1</td>
<td></td>
<td>BIDMODE</td>
<td>BIDIOE</td>
<td>CRCEN</td>
<td>CRCNEXT</td>
<td>CRC</td>
<td>RXONLY</td>
<td>SSM</td>
<td>SSI</td>
<td>USBFIRST</td>
<td>SPE</td>
<td>BR[2:0]</td>
<td>MSTR</td>
<td>CPRL</td>
<td>CPHA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0x04</td>
<td>SPIx_CR2</td>
<td></td>
<td>BIDIOE</td>
<td>CRCNEXT</td>
<td>CRC</td>
<td>RXONLY</td>
<td>SSM</td>
<td>SSI</td>
<td>USBFIRST</td>
<td>SPE</td>
<td>BR[2:0]</td>
<td>MSTR</td>
<td>CPRL</td>
<td>CPHA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0x08</td>
<td>SPIx_SR</td>
<td></td>
<td>FTLVL[1:0]</td>
<td>FRLVL[1:0]</td>
<td>FRE</td>
<td>BSY</td>
<td>OVR</td>
<td>CRCERR</td>
<td>BSY</td>
<td>TXE</td>
<td>RXNE</td>
<td>RES</td>
<td>RES</td>
<td>RES</td>
<td>RES</td>
<td>RES</td>
<td>RES</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0C</td>
<td>SPIx_DR</td>
<td></td>
<td>DR[15:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>SPIx_CRCPR</td>
<td></td>
<td>CRCPOLY[15:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x14</td>
<td>SPIx_RXCRCR</td>
<td></td>
<td>RXCRC[15:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0x18</td>
<td>SPIx_TXCRCR</td>
<td></td>
<td>TXCRC[15:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0x1C</td>
<td>SPIx_I2SCFGR</td>
<td></td>
<td>ASRTEN</td>
<td>I2SMOD</td>
<td>I2SE</td>
<td>POASYNCR</td>
<td>I2SCF[7:0]</td>
<td>CKSEL</td>
<td>I2SSD</td>
<td>ODD</td>
<td>I2SDIV[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x20</td>
<td>SPIx_I2SPR</td>
<td></td>
<td>MCKOE</td>
<td>ODD</td>
<td>I2DDIV[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
40 Serial audio interface (SAI)

40.1 Introduction

The SAI interface (serial audio interface) offers a wide set of audio protocols due to its flexibility and wide range of configurations. Many stereo or mono audio applications may be targeted. I2S standards, LSB or MSB-justified, PCM/DSP, TDM, and AC’97 protocols may be addressed for example. SPDIF output is offered when the audio block is configured as a transmitter.

To bring this level of flexibility and reconfigurability, the SAI contains two independent audio subblocks. Each block has its own clock generator and I/O line controller.

The SAI works in master or slave configuration. The audio subblocks are either receiver or transmitter and work synchronously or not (with respect to the other one).

40.2 SAI main features

- Two independent audio subblocks, which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio subblock.
- Synchronous or asynchronous mode between the audio subblocks.
- Master or slave configuration independent for both audio subblocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio subblocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Audio protocol: I2S, LSB- or MSB-justified, PCM/DSP, TDM, AC’97
- PDM interface, supporting up to 4 microphone pairs
- SPDIF output available if required.
- Up to 16 slots available with configurable size.
- Number of bits by frame can be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
  - Overrun and underrun detection,
  - Anticipated frame synchronization signal detection in slave mode,
  - Late frame synchronization signal detection in slave mode,
  - Codec not ready for the AC’97 mode in reception.
- Interrupt sources when enabled:
  - Errors,
  - FIFO requests.
• 2-channel DMA interface.

40.3 SAI implementation

Table 370. STM32G4 series SAI features (1)

<table>
<thead>
<tr>
<th>SAI features</th>
<th>SAI1</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2S, LSB or MSB-justified, PCM/DSP, TDM, AC’97</td>
<td>X</td>
</tr>
<tr>
<td>FIFO size</td>
<td>8 words</td>
</tr>
<tr>
<td>SPDIF</td>
<td>X</td>
</tr>
<tr>
<td>PDM</td>
<td>X(2)</td>
</tr>
</tbody>
</table>

1. ‘X’ = supported, ‘-’ = not supported.
2. Only signals D[3:1], and CK[2:1] are available.

40.4 SAI functional description

40.4.1 SAI block diagram

Figure 609 shows the SAI block diagram while Table 371 and Table 372 list SAI internal and external signals.
The SAI is mainly composed of two audio subblocks with their own clock generator. Each audio block integrates a 32-bit shift register controlled by their own functional state machine. Data are stored or read from the dedicated FIFO. FIFO may be accessed by the CPU, or by DMA to leave the CPU free during the communication. Each audio block is independent. They can be synchronous with each other.

An I/O line controller manages a set of 4 dedicated pins (SD, SCK, FS, MCLK) for a given audio block in the SAI. Some of these pins can be shared if the two subblocks are declared as synchronous to leave some free to be used as general purpose I/Os. The MCLK pin can be output, or not, depending on the application, the decoder requirement and whether the audio block is configured as the master.

If one SAI is configured to operate synchronously with another one, even more I/Os can be freed (except for pins SD_x).

The functional state machine can be configured to address a wide range of audio protocols. Some registers are present to set up the desired protocols (audio frame waveform generator).

The audio subblock can be a transmitter or receiver, in master or slave mode. The master mode means the SCK_x bit clock and the frame synchronization signal are generated from the SAI, whereas in slave mode, they come from another external or internal master. There is a particular case for which the FS signal direction is not directly linked to the master or slave mode definition. In AC’97 protocol, it is an SAI output even if the SAI (link controller) is set up to consume the SCK clock (and so to be in Slave mode).

---

1. These signals might not be available for all SAI instances. Refer to Section 40.3: SAI implementation for details.
40.4.2 SAI pins and internal signals

Table 371. SAI internal input/output signals

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sai_a_gbl_it/</td>
<td>Output</td>
<td>Audio block A and B global interrupts.</td>
</tr>
<tr>
<td>sai_b_gbl_it</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sai_a_dma,</td>
<td>Input/output</td>
<td>Audio block A and B DMA acknowledges and requests.</td>
</tr>
<tr>
<td>sai_b_dma</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sai_a_ker_ck/</td>
<td>Input</td>
<td>Audio block A/B kernel clock.</td>
</tr>
<tr>
<td>sai_b_ker_ck</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sai_pclk</td>
<td>Input</td>
<td>APB clock.</td>
</tr>
</tbody>
</table>

Table 372. SAI input/output pins

<table>
<thead>
<tr>
<th>Name</th>
<th>Signal type</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAI_SCK_A/B</td>
<td>Input/output</td>
<td>Audio block A/B bit clock.</td>
</tr>
<tr>
<td>SAI_MCLK_A/B</td>
<td>Output</td>
<td>Audio block A/B master clock.</td>
</tr>
<tr>
<td>SAI_SD_A/B</td>
<td>Input/output</td>
<td>Data line for block A/B.</td>
</tr>
<tr>
<td>SAI_FS_A/B</td>
<td>Input/output</td>
<td>Frame synchronization line for audio block A/B.</td>
</tr>
<tr>
<td>SAI_CK[4:1]</td>
<td>Output</td>
<td>PDM bitstream clock(^1).</td>
</tr>
<tr>
<td>SAI_D[4:1]</td>
<td>Input</td>
<td>PDM bitstream data(^1).</td>
</tr>
</tbody>
</table>

1. These signals might not be available in all SAI instances. Refer to Section 40.3: SAI implementation for details.

40.4.3 Main SAI modes

Each audio subblock of the SAI can be configured to be master or slave via the MODE bits in the SAI_xCR1 register of the selected audio block.

**Master mode**

In master mode, the SAI delivers the timing signals to the external connected device:
- The bit clock and the frame synchronization are output on pin SCK_x and FS_x, respectively.
- If needed, the SAI can also generate a master clock on the MCLK_x pin.

Both SCK_x, FS_x and MCLK_x are configured as outputs.
Slave mode

The SAI expects to receive timing signals from an external device.

- If the SAI subblock is configured in asynchronous mode, then the SCK_x and FS_x pins are configured as inputs.
- If the SAI subblock is configured to operate synchronously with the second audio subblock, the corresponding SCK_x and FS_x pins are left free to be used as general purpose I/Os.

In slave mode, the MCLK_x pin is not used and can be assigned to another function.

It is recommended to enable the slave device before enabling the master.

Configuring and enabling SAI modes

Each audio subblock can be independently defined as a transmitter or receiver through the MODE bit in the SAI_xCR1 register of the corresponding audio block. As a result, the SAI_SD_x pin is respectively configured as an output or an input.

Two master audio blocks in the same SAI can be configured with two different MCLK and SCK clock frequencies. In this case, they have to be configured in asynchronous mode.

Each of the audio blocks in the SAI is enabled by the SAIEN bit in the SAI_xCR1 register. As soon as this bit is active, the transmitter or the receiver is sensitive to the activity on the clock, data, and synchronization lines in slave mode.

In master Tx mode, enabling the audio block immediately generates the bit clock for the external slaves even if there is no data in the FIFO. However, FS signal generation is conditioned by the presence of data in the FIFO. After the FIFO receives the first data to transmit, this data is output to external slaves. If there is no data to transmit in the FIFO, 0 values are then sent in the audio frame with an underrun flag generation.

In slave mode, the audio frame starts when the audio block is enabled and when a start of frame is detected.

In Slave Tx mode, no underrun event is possible on the first frame after the audio block is enabled, because the mandatory operating sequence in this case is:

1. Write into the SAI_xDR (by software or by DMA).
2. Wait until the FIFO threshold (FLH) flag is different from 0b000 (FIFO empty).
3. Enable the audio block in slave transmitter mode.

40.4.4 SAI synchronization mode

SAI subclock A and B can be synchronized.

Internal synchronization

An audio subblock can be configured to operate synchronously with the second audio subblock in the same SAI. In this case, the bit clock and the frame synchronization signals are shared to reduce the number of external pins used for the communication. The audio block configured in synchronous mode sees its own SCK_x, FS_x, and MCLK_x pins released back as GPIOs while the audio block configured in asynchronous mode is the one for which FS_x and SCK_x ad MCLK_x I/O pins are relevant (if the audio block is considered as master).
Typically, the audio block in synchronous mode can be used to configure the SAI in full duplex mode. One of the two audio blocks can be configured as a master and the other as slave, or both as slaves with one asynchronous block (corresponding SYNCEN[1:0] bits set to 00 in SAI_xCR1) and one synchronous block (corresponding SYNCEN[1:0] bits set to 01 in the SAI_xCR1 register).

**Note:** Due to internal resynchronization stages, PCLK APB frequency must be higher than twice the bit rate clock frequency.

### 40.4.5 Audio data size

The audio frame can target different data sizes by configuring bit DS[2:0] in the SAI_xCR1 register. The data sizes may be 8, 10, 16, 20, 24, or 32 bits. During the transfer, either the MSB or the LSB of the data is sent first, depending on the configuration of the LSBFIRST bit in the SAI_xCR1 register.

### 40.4.6 Frame synchronization

The FS signal acts as the frame synchronization signal in the audio frame (start of frame). The shape of this signal is completely configurable to target the different audio protocols with their own specificities concerning this frame synchronization behavior. This reconfigurability is done using the SAI_xFRCR register. Figure 610 illustrates this flexibility.

![Figure 610. Audio frame](image-url)

In AC'97 mode or in SPDIF mode (bit PRTCFG[1:0] = 10 or PRTCFG[1:0] = 01 in the SAI_xCR1 register), the frame synchronization shape is forced to match the AC'97 protocol. The SAI_xFRCR register value is ignored.

Each audio block is independent and consequently each one requires a specific configuration.

**Frame length**

- **Master mode**
  
  The audio frame length can be configured to up to 256-bit clock cycles, by configuring the FRL[7:0] field in the SAI_xFRCR register.

  If the frame length is greater than the number of declared slots for the frame, the remaining bits to transmit are extended to 0 or the SD line is released to high-Z.
depending on the state of bit TRIS in the SAI_xCR2 register (refer to FS signal role). In 
reception mode, the remaining bit is ignored.
If bit NODIV is cleared, (FRL+1) must be equal to a power of 2, from 8 to 256, to ensure 
that an audio frame contains an integer number of MCLK pulses per bit clock cycle.
If bit NODIV is set, the (FRL+1) field can take any value from 8 to 256. Refer to 
Section 40.4.8: SAI clock generator* 

• Slave mode 
The audio frame length is mainly used to specify to the slave the number of bit clock 
cycles per audio frame sent by the external master. It is used mainly to detect from the 
master any anticipated or late occurrence of the frame synchronization signal during an 
going audio frame. In this case, an error is generated. For more details, refer to 
Section 40.4.14: Error flags.
In slave mode, there are no constraints on the FRL[7:0] configuration in the 
SAI_xFRCR register.
The number of bits in the frame is equal to FRL[7:0] + 1.
The minimum number of bits to transfer in an audio frame is 8.

Frame synchronization polarity
The FSPOL bit in the SAI_xFRCR register sets the active polarity of the FS pin from which a 
frame is started. The start of the frame is edge sensitive.
In slave mode, the audio block waits for a valid frame to start transmitting or receiving. The 
start of the frame is synchronized to this signal. It is effective only if the start of the frame is 
not detected during an ongoing communication and assimilated to an anticipated start of 
frame (refer to Section 40.4.14: Error flags).
In master mode, the frame synchronization is sent continuously each time an audio frame is 
complete until the SAIEN bit in the SAI_xCR1 register is cleared. If no data are present in 
the FIFO at the end of the previous audio frame, an underrun condition is managed as 
described in Section 40.4.14: Error flags), but the audio communication flow is not 
interrupted.

Frame synchronization active level length
The FSALL[6:0] bits of the SAI_xFRCR register enable the configuration of the length of the 
active level of the frame synchronization signal. The length can be set from 1- to 128-bit 
clock cycles.
As an example, the active length can be half of the frame length in I2S, LSB or MSB-justified 
modes, or one-bit wide for PCM/DSP or TDM.

Frame synchronization offset
Depending on the audio protocol targeted in the application, the frame synchronization 
signal can be asserted when transmitting the last bit or the first bit of the audio frame (this is 
the case in I2S standard protocol and in MSB-justified protocol, respectively). The FSOFF 
bit in the SAI_xFRCR register enables the possibility to choose between two configurations.
FS signal role

The FS signal can have a different meaning depending on the FS function. FSDEF bit in the SAI_xFRCR register selects which meaning it has:

- 0: start of frame, like, for instance, the PCM/DSP, TDM, AC’97, audio protocols,
- 1: start of frame and channel side identification within the audio frame like for the I2S or the MSB- or LSB-justified protocols.

When the FS signal is considered as a start of frame and channel side identification within the frame, the number of declared slots must be considered to be half the number for the left channel and half the number for the right channel. If the number of bit clock cycles on half audio frame is greater than the number of slots dedicated to a channel side, and TRIS = 0, 0 is sent for transmission for the remaining bit clock cycles in the SAI_xCR2 register. Otherwise, if TRIS = 1, the SD line is released to high-Z. In reception mode, the remaining bit clock cycles are not considered until the channel side changes.

Figure 611. FS role is start of frame + channel side identification (FSDEF = TRIS = 1)

1. The frame length must be even.

If the FSDEF bit in SAI_xFRCR is kept clear, so FS signal is equivalent to a start of frame, and if the number of slots defined in NBSLOT[3:0] in SAI_xSLOTx multiplied by the number of bits by slot configured in SLOTSZ[1:0] in SAI_xSLOTx is less than the frame size (bit FRL[7:0] in the SAI_xFRCR register), then:
If TRIS = 0 in the SAI_xCR2 register, the remaining bit after the last slot is forced to 0 until the end of frame in case of transmitter,

If TRIS = 1, the line is released to high-Z during the transfer of these remaining bits. In reception mode, these bits are discarded.

**Figure 612. FS role is start of frame (FSDEF = 0)**

The FS signal is not used when the audio block in transmitter mode is configured to get the SPDIF output on the SD line. The corresponding FS I/O is released and left free for other purposes.

### 40.4.7 Slot configuration

The slot is the basic element in the audio frame. The number of slots in the audio frame is equal to NBSLOT[3:0] + 1.

The maximum number of slots per audio frame is fixed at 16.

For AC’97 protocol or SPDIF (when bit PRTCFLG[1:0] = 10 or PRTCRL[1:0] = 01), the number of slots is automatically set to target the protocol specification, and the value of NBSLOT[3:0] is ignored.

Each slot can be defined as a valid slot, or not, by setting SLOTEN[15:0] bits of the SAI_xSLOTR register.

When an invalid slot is transferred, the SD data line is either forced to 0 or released to high-Z depending on the TRIS bit configuration (refer to Output data line management on an inactive slot) in transmitter mode. In receiver mode, the received value from the end of this slot is ignored. Consequently, there is no FIFO access and so no request to read or write the FIFO linked to this inactive slot status.

The slot size is also configurable as shown in Figure 613. The size of the slots is selected by configuring the SLOTSZ[1:0] bits in the SAI_xSLOTR register. The size is applied identically for each slot in an audio frame.
It is possible to choose the position of the first data bit to transfer within the slots. This offset is configured by FBOFF[4:0] bits in the SAI_xSLOTR register. 0 values are injected in transmitter mode from the beginning of the slot until this offset position is reached. In reception, the bit in the offset phase is ignored. This feature targets the LSB justified protocol (if the offset is equal to the slot size minus the data size).

It is mandatory to respect the following conditions to avoid bad SAI behavior:

\[
\text{FBOFF} \leq (\text{SLOTSZ} - \text{DS}),
\]
\[
\text{DS} \leq \text{SLOTSZ},
\]
\[
\text{NBSLOT} \times \text{SLOTSZ} \leq \text{FRL} \text{ (frame length)},
\]

The number of slots must be even when bit FSDEF in the SAI_xFRCR register is set.

In AC'97 and SPDIF protocol (bit PRTC[1:0] = 10 or PRTC[1:0] = 01), the slot size is automatically set as defined in Section 40.4.11: AC'97 link controller.
40.4.8 SAI clock generator

Each audio block has its own clock generator. The clock generator builds the master clock (MCLK_x) and bit clock (SCK_x) signals from the sai_x_ker_ck. The sai_x_ker_ck clock is delivered by the clock controller of the product (RCC).

Generation of the master clock (MCLK_x)

The clock generator provides the master clock (MCLK_x) when the audio block is defined as Master or Slave. The master clock is generated as soon as the MCKEN bit is set to 1 even if the SAIEN bit for the corresponding block is set to 0. This feature can be useful if the MCLK_x clock is used as system clock for an external audio device, since it enables the generation of the MCLK_x before activating the audio stream.

To generate a master clock on MCLK_x output before transferring the audio samples, the user application has to follow the sequence below:
1. Check that SAIEN = 0.
2. Program the MCKDIV[5:0] divider to the required value.
3. Set the MCKEN bit to 1.
4. Later, the application can configure other parts of the SAI, and sets the SAIEN bit to 1 to start the transfer of audio samples.

To avoid disturbances on the clock generated on MCLK_x output, the following operations are not recommended:
- Changing MCKDIV when MCKEN = 1
- Setting MCKEN to 0 if the SAIEN = 1

The SAI makes sure that there are no spurs on MCLK_x output when the MCLK_x is switched ON and OFF via the MCKEN bit (with SAIEN = 0).

Table 373 shows MCLK_x activation conditions.

<table>
<thead>
<tr>
<th>MCLKEN</th>
<th>NODIV</th>
<th>SAIEN for block x</th>
<th>MCLK_x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>0</td>
<td>Disabled</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>Enabled</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Disabled</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td>Enabled</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
<td>1</td>
<td>Enabled</td>
</tr>
</tbody>
</table>

Note: MCLK_x can also be generated in AC’97 mode, when MCLKEN is set to 1.
Generation of the bit clock (SCK\_x)

The clock generator provides the bit clock (SCK\_x) when the audio block is defined as Master. The frame synchronization (FS\_x) is also derived from the signals provided by the clock generator.

In Slave mode, the value of NODIV and OSR fields are ignored, and the SCK\_x clock is not generated.

The bit clock strobing edge of SCK\_x can be configured through the CKSTR fields, which is functional both in master and slave mode.

Figure 615 illustrates the architecture of the audio block clock generator.

![Figure 615. Audio block clock generator overview](image)

The NODIV bit must be used to force the ratio between the master clock (MCLK\_x) and the frame synchronization (FS\_x) frequency to 256 or 512.

- If NODIV is set to 0, the frequency ratio between the frame synchronization and the master clock is fixed to 512 or 256, according to OSR value, but the frame length must be a power of 2. More details are given below.
- If NODIV is set to 1, the application can adjust the frequency of the bit clock (SCK\_x) via MCKDIV. In addition, there is no restriction on the frame length value as long as the frame length is bigger or equal to 8 (that is, FRL[7:0] \geq 6). The frame synchronization frequency depends on MCKDIV and frame length (FRL[7:0]). In that case, the frequency of the MCLK\_x is equal to the SCK\_x.

The NODIV, MCKEN, SAIEN, OVR, CKSTR, and MCKDIV[5:0] bits belong to the SAI\_xCR1 register, while FRL[7:0] belongs to SAI\_xFRCR.
Clock generator programming when NODIV = 0

In that case, the MCLK_x frequency is:

- \( F_{MCLK_x} = 256 \times F_{FS_x} \) if OSR = 0
- \( F_{MCLK_x} = 512 \times F_{FS_x} \) if OSR = 1

When MCKDIV is different from 0, the MCLK_x frequency is given by the formula below:

\[
F_{MCLK_x} = \frac{F_{sai_x\_ker\_ck}}{MCKDIV}
\]

The frame synchronization frequency is given by:

\[
F_{FS_x} = \frac{F_{sai_x\_ker\_ck}}{MCKDIV \times (OSR + 1) \times 256}
\]

The bit clock frequency (SCK_x) is given by the following formula:

\[
F_{SCK_x} = \frac{F_{sai_x\_ker\_ck} \times (FRL + 1)}{MCKDIV \times (OSR + 1) \times 256}
\]

Note: When NODIV is equal to 0, \((FRL+1)\) must be a power of two. In addition, \((FRL+1)\) must range between 8 and 256. \((FRL+1)\) represents the number of bit clock in the audio frame.

When the MCKDIV division ratio is odd, the MCLK duty cycle is not 50%. The bit clock signal (SCK_x) can also have a duty cycle different from 50% if MCKDIV is odd, if OSR is equal to 0, and if \((FRL+1) = 2^8\).

It is recommended, to program MCKDIV to an even value or to large values (higher than 10).

Note that MCKDIV = 0 gives the same result as MCKDIV = 1.

Clock generator programming when NODIV = 1

When MCKDIV is different from 0, the frequency of the bit clock (SCK_x) is given in the formula below:

\[
F_{SCK_x} = F_{MCLK_x} = \frac{F_{sai_x\_ker\_ck}}{MCKDIV}
\]

The frequency of the frame synchronization (FS_x) is given by the following formula:

\[
F_{FS_x} = \frac{F_{sai_x\_ker\_ck}}{(FRL + 1) \times MCKDIV}
\]

Note: When NODIV is set to 1, \((FRL+1)\) can take any values from 8 to 256.

Note that MCKDIV = 0 gives the same result as MCKDIV = 1.
Clock generator programming examples

Table 374 gives programming examples for 48, 96 and 192 kHz.

<table>
<thead>
<tr>
<th>Input sai_x_ker_ck clock frequency</th>
<th>MCLK</th>
<th>( F_{MCLK}/F_{FS} )</th>
<th>FRL (1)</th>
<th>OSR</th>
<th>NODIV</th>
<th>MCKEN</th>
<th>MCKDIV[5:0]</th>
<th>Audio Sampling frequency (( F_{FS} ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>98.304 MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>512</td>
<td>( 2^{N-1} )</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0 or 1</td>
<td></td>
<td>192 kHz</td>
</tr>
<tr>
<td>Y</td>
<td>512</td>
<td>( 2^{N-1} )</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td></td>
<td>96 kHz</td>
</tr>
<tr>
<td>Y</td>
<td>512</td>
<td>( 2^{N-1} )</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>4</td>
<td></td>
<td>48 kHz</td>
</tr>
<tr>
<td>Y</td>
<td>256</td>
<td>( 2^{N-1} )</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td></td>
<td>192 kHz</td>
</tr>
<tr>
<td>Y</td>
<td>256</td>
<td>( 2^{N-1} )</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>4</td>
<td></td>
<td>96 kHz</td>
</tr>
<tr>
<td>Y</td>
<td>256</td>
<td>( 2^{N-1} )</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>8</td>
<td></td>
<td>48 kHz</td>
</tr>
<tr>
<td>N</td>
<td>-</td>
<td>63</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>8</td>
<td></td>
<td>192 kHz</td>
</tr>
<tr>
<td>N</td>
<td>-</td>
<td>63</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>16</td>
<td></td>
<td>96 kHz</td>
</tr>
<tr>
<td>N</td>
<td>-</td>
<td>63</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>32</td>
<td></td>
<td>48 kHz</td>
</tr>
</tbody>
</table>

1. \( N \) is an integer value between 3 and 8.

40.4.9 Internal FIFOs

Each audio block in the SAI has its own FIFO. Depending on if the block is defined to be a transmitter or a receiver, the FIFO can be written or read, respectively. Thus, there is only one FIFO request linked to the FREQ bit in the SAI_xSR register.

An interrupt is generated if the FREQIE bit is enabled in the SAI_xIM register. This depends on:

- The FIFO threshold setting (FLVL bits in SAI_xCR2).
- Communication direction (transmitter or receiver). Refer to Interrupt generation in transmitter mode and Interrupt generation in reception mode.

Interrupt generation in transmitter mode

The interrupt generation depends on the FIFO configuration in transmitter mode:

- When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO empty (FTH[2:0] set to 0b000), an interrupt is generated (FREQ bit set by hardware to 1 in the SAI_xSR register) if no data are available in the SAI_xDR register (FLVL[2:0] bits in SAI_xSR are less than 0b001). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when the FIFO is no longer empty (FLVL[2:0] bits in SAI_xSR are different from 0b000), that is, one or more data are stored in the FIFO.
- When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO quarter full (FTH[2:0] set to 0b001), an interrupt is generated (FREQ bit set by hardware to 1 in the SAI_xSR register) if less than a quarter of the FIFO contains data (FLVL[2:0] bits in SAI_xSR are less than 0b010). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when at least a quarter of the FIFO contains data (FLVL[2:0] bits in SAI_xSR are higher than or equal to 0b010).
• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO half full (FTH[2:0] set to 0b010), an interrupt is generated (FREQ bit set by hardware to 1 in the SAI_xSR register) if less than half of the FIFO contains data (FLVL[2:0] bits in SAI_xSR are less than 0b011). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when at least half of the FIFO contains data (FLVL[2:0] bits in SAI_xSR are higher than or equal to 0b011).

• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO three quarter (FTH[2:0] set to 0b011), an interrupt is generated (FREQ bit is set by hardware to 1 in the SAI_xSR register) if less than three quarters of the FIFO contains data (FLVL[2:0] bits in SAI_xSR are less than 0b100). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when at least three quarters of the FIFO contains data (FLVL[2:0] bits in SAI_xSR are higher than or equal to 0b100).

• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO full (FTH[2:0] set to 0b100), an interrupt is generated (FREQ bit is set by hardware to 1 in the SAI_xSR register) if the FIFO is not full (FLVL[2:0] bits in SAI_xSR are less than 0b101). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when the FIFO is full (FLVL[2:0] bits in SAI_xSR are equal to 0b101).

**Interrupt generation in reception mode**

The interrupt generation depends on the FIFO configuration in reception mode:

• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO empty (FTH[2:0] set to 0b000), an interrupt is generated (FREQ bit is set by hardware to 1 in the SAI_xSR register) if at least one data is available in the SAI_xDR register (FLVL[2:0] bits in SAI_xSR are higher than or equal to 0b001). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when the FIFO becomes empty (FLVL[2:0] bits in SAI_xSR are equal to 0b000), that is, no data are stored in FIFO.

• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO quarter full (FTH[2:0] set to 0b001), an interrupt is generated (FREQ bit is set by hardware to 1 in the SAI_xSR register) if at least one quarter of the FIFO data locations are available (FLVL[2:0] bits in SAI_xSR are higher than or equal to 0b010). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when less than a quarter of the FIFO data locations become available (FLVL[2:0] bits in SAI_xSR are less than 0b010).

• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO half full (FTH[2:0] set to 0b010), an interrupt is generated (FREQ bit is set by hardware to 1 in the SAI_xSR register) if at least half of the FIFO data locations are available (FLVL[2:0] bits in SAI_xSR are higher than or equal to 0b011). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when less than half of the FIFO data locations become available (FLVL[2:0] bits in SAI_xSR are less than 0b011).

• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO three quarter full (FTH[2:0] set to 0b011), an interrupt is generated (FREQ bit is set by hardware to 1 in the SAI_xSR register) if at least three quarters of the FIFO data locations are available (FLVL[2:0] bits in SAI_xSR are higher than or equal to 0b100). This interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when the FIFO has less than three quarters of the FIFO data locations available (FLVL[2:0] bits in SAI_xSR is less than 0b100).

• When the FIFO threshold bits in the SAI_xCR2 register are configured as FIFO full (FTH[2:0] set to 0b100), an interrupt is generated (FREQ bit is set by hardware to 1 in the SAI_xSR register) if the FIFO is full (FLVL[2:0] bits in SAI_xSR are equal to 0b101). This
interrupt (FREQ bit in the SAI_xSR register) is cleared by hardware when the FIFO is not full (FLVL[2:0] bits in SAI_xSR are less than 0b101).

Like interrupt generation, the SAI can use the DMA if the DMAEN bit in the SAI_xCR1 register is set. The FREQ bit assertion mechanism is the same as the interrupt generation mechanism described above for FREQIE.

Each FIFO is an 8-word FIFO. Each read or write operation from/to the FIFO targets one word FIFO location whatever the access size. Each FIFO word contains one audio slot. FIFO pointers are incremented by one word after each access to the SAI_xDR register.

Data must be right-aligned when written in the SAI_xDR register.

Data received are right-aligned in the SAI_xDR register.

The FIFO pointers can be reinitialized when the SAI is disabled by configuring the FFLUSH bit in the SAI_xCR2 register. If FFLUSH is set when the SAI is enabled, the data present in the FIFO are lost automatically.

40.4.10 PDM interface

The PDM (Pulse Density Modulation) interface is provided in order to support digital microphones. Up to 4 digital microphone pairs can be connected in parallel. Depending on product implementation, less microphones can be supported (refer to Section 40.3: SAI implementation).

Figure 616 shows a typical connection of a digital microphone pair via a PDM interface. Both microphones share the same bitstream clock and data line. Thanks to a configuration pin (LR), a microphone can provide valid data on SAI_CK[m] rising edge while the other provides valid data on SAI_CK[m] falling edge (m being the number of clock lines).

Figure 616. PDM typical connection and timing

1. \( n \) refers to the number of data lines and \( p \) to the number of microphone pairs.

The PDM function is intended to be used in conjunction with SAI_A subblock configured in TDM master mode. It cannot be used with SAI_B subblock. The PDM interface uses the timing signals provided by the TDM interface of SAI_A and adapts them to generate a bitstream clock (SAI_CK[m]).
The data processing sequence into the PDM is the following:

1. The PDM interface builds the bitstream clock from the bit clock received from the TDM interface of SAI_A.
2. The bitstream data received from the microphones (SAI_D[n]) are de-interleaved and go through a 7-bit delay line to fine-tune the delay of each microphone with the accuracy of the bitstream clock.
3. The shift registers translate each serial bitstream into bytes.
4. The last operation consists in shifting-out the resulting bytes to SAI_A via the serial data line of the TDM interface.

*Figure 617* below shows the block diagram of the PDM interface, with a detailed view of a de-interleaver.

Note: The PDM interface does not embed the decimation filter required to build-up the PCM audio samples from the bitstream. It is up to the application software to perform this operation.

The PDM interface can be enabled through the PDMEN bit in the SAI_PDMCR register. However, the PDM interface must be enabled prior to enabling the SAI_A block.
To reduce the memory footprint, the user can select the number of microphones the application needs. This can be done through the MICNR[1:0] bits. It is possible to choose between 2, 4, 6, or 8 microphones. For example, if the application is using 3 microphones, the user has to select 4.

**Enabling the PDM interface**

To enable the PDM interface, follow the sequence below:
1. Configure SAI_A in TDM master mode (see Table 375).
2. Configure the PDM interface as follows:
   a) Define the number of digital microphones via MICNR.
   b) Enable the bitstream clock needed in the application by setting the corresponding bits on CKEN to 1.
3. Enable the PDM interface, via the PDMEN bit.
4. Enable the SAI_A.

*Note:* Once the PDM interface and SAI_A are enabled, the first two TDMA frames received on SAI_ADR are invalid and must be dropped.

**Startup sequence**

*Figure 618* shows the startup sequence: Once the PDM interface is enabled, it waits for the frame synchronization event prior to starting the acquisition of the microphone samples. After 8 SAI_CK clock periods, a data byte coming from each microphone is available, and transferred to the SAI, via the TDM interface.
SAI_ADR data format

The arrangement of the data coming from the microphone into the SAI_ADR register depends on the following parameters:

- The number of microphones.
- The slot width selected.
- The LSBFIRST bit.

The slot width defines the number of significant bits into each word available into the SAI_ADR.

When a slot width of 32 bits is selected, each data available into the SAI_ADR contains 32 useful bits. This reduces the number of words stored into the memory. However, the counterpart is that the software has to perform some operations to de-interleave the data of each microphone.

On the other hand, when the slot width is set to 8 bits, each data available into the SAI_ADR contains 8 useful bits. This increases the number of words stored in the memory. However, it offers the advantage of avoiding extra processing since each word contains information from one microphone.

SAI_ADR data format example

- **32-bit slot width** (DS = 0b111 and SLOTSZ = 0). Refer to Figure 619.
  
  For an 8 microphone configuration, two consecutive words read from the SAI_ADR register contain a data byte from each microphone.

  For a 4 microphones configuration, each word read from the SAI_ADR register contains a data byte from each microphone.

  **Figure 619. SAI_ADR format in TDM, 32-bit slot width**

- **16-bit slot width** (DS = 0b100 and SLOTSZ = 0). Refer to Figure 620.
  
  For an 8-microphone configuration, four consecutive words read from the SAI_ADR register contain a data byte from each microphone. Note that the 16-bit data of SAI_ADR are right-aligned.

  For a 4- or 2-microphone configuration, the SAI behavior is similar to the 8-microphone configuration. Up to 2 words of 16 bits are required to acquire a byte from 4 microphones and a single word for 2 microphones.
Using an 8-bit slot width (DS = 0b010 and SLOTSZ = 0). Refer to Figure 621.

For an 8-microphone configuration, 8 consecutive words read from the SAI_ADR register contain a byte of data from each microphone. Note that the 8-bit data of SAI_ADR are right-aligned.

For a 4- or 2-microphone configuration, the SAI behavior is similar to the 8-microphone configuration. Up to 4 words of 8 bits are required to acquire a byte from 4 microphones and 2 words from 2 microphones.
TDM configuration for PDM interface

SAI_A TDM interface is internally connected to the PDM interface to get the microphone samples. The user application must configure the PDM interface as shown in Table 375 to ensure a good connection with the PDM interface.

Table 375. TDM settings

<table>
<thead>
<tr>
<th>Bit Fields</th>
<th>Values</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODE</td>
<td>0b01</td>
<td>Mode must be MASTER receiver.</td>
</tr>
<tr>
<td>PRTCFG</td>
<td>0b00</td>
<td>Free protocol for TDM.</td>
</tr>
<tr>
<td>DS</td>
<td>X</td>
<td>To be adjusted according to the required data format, in accordance with the frame length and the number of slots (FRL and NBSLOT). See Table 376.</td>
</tr>
<tr>
<td>LSBFIRST</td>
<td>X</td>
<td>This parameter can be used according to the desired data format.</td>
</tr>
<tr>
<td>CKSTR</td>
<td>0</td>
<td>Signal transitions occur on the rising edge of the SCK_A bit clock. Signals are stable on the falling edge of the bit clock.</td>
</tr>
<tr>
<td>MONO</td>
<td>0</td>
<td>Stereo mode.</td>
</tr>
<tr>
<td>FRL</td>
<td>X</td>
<td>To be adjusted according to the number of microphones (MICNBR). See Table 376.</td>
</tr>
<tr>
<td>FSALL</td>
<td>0</td>
<td>Pulse width is one bit clock cycle.</td>
</tr>
</tbody>
</table>
Adjusting the bitstream clock rate

To program the SAI TDM interface properly, the user application must take into account the settings given in Table 375, and follow the sequence below:

1. Adjust the bit clock frequency \(F_{SCK_A}\) according to the required frequency for the PDM bitstream clock, using the following formula:

\[
F_{SCK_A} = F_{PDM_CK} \times (MICNBR + 1) \times 2
\]

MICNBR can be 0, 1, 2 or 3 (0 = 2 microphones; see Section 40.6.17)

2. Set the frame length (FRL) using the following formula

\[
FRL = (16 \times (MICNBR + 1)) - 1
\]

3. Configure the slot size (DS) to a multiple of (FRL+1).

---

### Table 375. TDM settings (continued)

<table>
<thead>
<tr>
<th>Bit Fields</th>
<th>Values</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSDEF</td>
<td>0</td>
<td>FS signal is a start of frame.</td>
</tr>
<tr>
<td>FSPOL</td>
<td>1</td>
<td>FS is active high.</td>
</tr>
<tr>
<td>FSOFF</td>
<td>0</td>
<td>FS is asserted on the first bit of slot 0.</td>
</tr>
<tr>
<td>FBOFF</td>
<td>0</td>
<td>No offset on slot.</td>
</tr>
<tr>
<td>SLOTSZ</td>
<td>0</td>
<td>Slot size = data size.</td>
</tr>
<tr>
<td>NBSLOT</td>
<td>X</td>
<td>To be adjusted according to the required data format, in accordance with the slot size, and the frame length (FRL and DS). See Table 376.</td>
</tr>
<tr>
<td>SLOTEN</td>
<td>X</td>
<td>To be adjusted according to NBSLOT.</td>
</tr>
<tr>
<td>NODIV</td>
<td>1</td>
<td>No need to generate a master clock MCLK.</td>
</tr>
<tr>
<td>MCKDIV</td>
<td>X</td>
<td>Depends on the frequency provided to sai_a_ker_ck input. This parameter must be adjusted to generate the proper bitstream clock frequency. See Table 376.</td>
</tr>
</tbody>
</table>
Adjusting the delay lines

When the PDM interface is enabled, the application can adjust on-the-fly the delay cells of each microphone input via the SAI_PDMDLY register.

The new delay values become effective after two TDM frames.
40.4.11 AC’97 link controller

The SAI is able to work as an AC’97 link controller. In this protocol:

- The slot number and the slot size are fixed.
- The frame synchronization signal is perfectly defined and has a fixed shape.

To select this protocol, set the PRTCFG[1:0] bits in the SAI_xCR1 register to 10. When AC’97 mode is selected, only data sizes of 16 or 20 bits can be used, otherwise the SAI behavior is not guaranteed.

- The NBSLOT[3:0] and SLOTSZ[1:0] bits are consequently ignored.
- The number of slots is fixed at 13 slots. The first one is 16 bits wide and all the others are 20 bits wide (data slots).
- The FBOFF[4:0] bits in the SAI_xSLOTR register are ignored.
- The SAI_xFRCR register is ignored.
- The MCLK is not used.

The FS signal from the block defined as asynchronous is configured automatically as an output, since the AC’97 controller link drives the FS signal whatever the master or slave configuration.

Figure 622 shows an AC’97 audio frame structure.

![Figure 622. AC’97 audio frame](image)

Note: In the AC’97 protocol, bit 2 of the tag is reserved (always 0), so bit 2 of the TAG is forced to 0 level whatever the value written in the SAI FIFO.

For more details about tag representation, refer to the AC’97 protocol standard.

One SAI can be used to target an AC’97 point-to-point communication.

In receiver mode, the SAI acting as an AC’97 link controller requires no FIFO request and so no data storage in the FIFO when the codec-ready bit in slot 0 is decoded low. If bit CNRDYIE is enabled in the SAI_xIM register, flag CNRDY is set in the SAI_xSR register and an interrupt is generated. This flag is dedicated to the AC’97 protocol.
Clock generator programming in AC’97 mode

In AC’97 mode, the frame length is fixed at 256 bits, and its frequency must be set to 48 kHz. The formulas given in Section 40.4.8: SAI clock generator must be used with FRL = 255, to generate the proper frame rate (F_Fs_x).

40.4.12 SPDIF output

The SPDIF interface is available in transmitter mode only. It supports the audio IEC60958.

To select SPDIF mode, set the PRTCFG[1:0] bits to 01 in the SAI_xCR1 register.

For SPDIF protocol:
- Only the SD data line is enabled.
- The FS, SCK, and MCLK I/Os pins are left free.
- The MODE[1] bit is forced to 0 to select the master mode to enable the clock generator of the SAI and manage the data rate on the SD line.
- The data size is forced to 24 bits. The value set in the DS[2:0] bits in the SAI_xCR1 register is ignored.
- The clock generator must be configured to define the symbol-rate, knowing that the bit clock must be twice the symbol-rate. The data is coded in Manchester protocol.
- The SAI_xFRCR and SAI_xSLOTR registers are ignored. The SAI is configured internally to match the SPDIF protocol requirements as shown in Figure 623.

![Figure 623. SPDIF format](image)

An SPDIF block contains 192 frames. Each frame is composed of two 32-bit subframes, generally one for the left channel and one for the right channel. Each subframe is composed of a SOPD pattern (4-bit) to specify if the subframe is the start of a block (and so is identifying a channel A) or if it is identifying a channel A somewhere in the block, or if it is referring to channel B (see Table 377). The next 28 bits of channel information are composed of 24 data bits + 4 status bits.
The data stored in SAI_xDR has to be filled as follows:

- SAI_xDR[26:24] contain the channel status, user, and validity bits.
- SAI_xDR[23:0] contain the 24-bit data for the considered channel.

If the data size is 20 bits, the data must be mapped on SAI_xDR[23:4].
If the data size is 16 bits, the data must be mapped on SAI_xDR[23:8].
SAI_xDR[23] always represents the MSB.

**Table 377. SOPD pattern**

<table>
<thead>
<tr>
<th>SOPD</th>
<th>Preamble coding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>last bit is 0</td>
<td>last bit is 1</td>
</tr>
<tr>
<td>B</td>
<td>11101000</td>
<td>00010111</td>
</tr>
<tr>
<td>W</td>
<td>11100100</td>
<td>00011011</td>
</tr>
<tr>
<td>M</td>
<td>11100010</td>
<td>00011101</td>
</tr>
</tbody>
</table>

**Figure 624. SAI_xDR register ordering**

Note: The transfer is always performed with LSB first.

The SAI first sends the adequate preamble for each subframe in a block. The SAI_xDR is then sent on the SD line (Manchester coded). The SAI ends the subframe by transferring the parity bit calculated as described in Table 378.

**Table 378. Parity bit calculation**

<table>
<thead>
<tr>
<th>SAI_xDR[26:0]</th>
<th>Parity bit P value transferred</th>
</tr>
</thead>
<tbody>
<tr>
<td>odd number of 0</td>
<td>0</td>
</tr>
<tr>
<td>odd number of 1</td>
<td>1</td>
</tr>
</tbody>
</table>

The underrun is the only error flag available in the SAI_xSR register for SPDIF mode since the SAI can only operate in transmitter mode. As a result, the following sequence must be
executed to recover from an underrun error detected via the underrun interrupt or the underrun status bit:
1. Disable the DMA stream (via the DMA peripheral) if the DMA is used.
2. Disable the SAI and check that the peripheral is physically disabled by polling the SAIEN bit in the SAI_xCR1 register.
3. Clear the COVRUNDR flag in the SAI_xCLRFR register.
4. Flush the FIFO by setting the FFLUSH bit in SAI_xCR2.
   The software needs to point to the address of the future data corresponding to the start of a new block (data for preamble B). If the DMA is used, the DMA source base address pointer must be updated accordingly.
5. Enable the DMA stream (DMA peripheral) again if the DMA is used to manage data transfers according to the new source base address.
6. Enable the SAI again by configuring the SAIEN bit in the SAI_xCR1 register.

**Clock generator programming in SPDIF generator mode**

For the SPDIF generator, the SAI provides a bit clock twice as fast as the symbol-rate. The table below shows examples of symbol rates with respect to the audio sampling rate.

<table>
<thead>
<tr>
<th>Audio sampling frequencies (F_S)</th>
<th>Symbol-rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>44.1 kHz</td>
<td>2.8224 MHz</td>
</tr>
<tr>
<td>48 kHz</td>
<td>3.072 MHz</td>
</tr>
<tr>
<td>96 kHz</td>
<td>6.144 MHz</td>
</tr>
<tr>
<td>192 kHz</td>
<td>12.288 MHz</td>
</tr>
</tbody>
</table>

More generally, the relationship between the audio sampling frequency (F_S) and the bit clock rate (F_{SCK,x}) is given by the formula:

\[ F_S = \frac{F_{SCK,x}}{128} \]

The bit clock rate is obtained as follows:

\[ F_{SCK,x} = \frac{F_{sai,x \_ ker \_ ck}}{MCKDIV} \]

*Note:* The above formulas are valid only if NODIV is set to 1 in the SAI_ACR1 register.
40.4.13  **Specific features**

The SAI interface embeds specific features that can be useful depending on the audio protocol selected. These functions are accessible through specific bits of the SAI_xCR2 register.

**Mute mode**

The mute mode can be used when the audio subblock is a transmitter or a receiver.

**Audio subblock in transmission mode**

In transmitter mode, the mute mode can be selected at any time. The mute mode is active for entire audio frames. The MUTE bit in the SAI_xCR2 register enables the mute mode when it is configured during an ongoing frame.

The mute mode bit is strobed only at the end of the frame. If it is set at this time, the mute mode is active at the beginning of the new audio frame and for a complete frame, until the next end of frame. The bit is then strobed to determine if the next frame is still a mute frame.

If the number of slots set through the NBSLOT[3:0] bits in the SAI_xSLOTR register is lower than or equal to 2, it is possible to specify if the value sent in mute mode is 0 or if it is the last value of each slot. The selection is done via the MUTEVAL bit in the SAI_xCR2 register.

If the number of slots set in the NBSLOT[3:0] bits in the SAI_xSLOTR register is greater than 2, the MUTEVAL bit in the SAI_xCR2 register is meaningless as 0 values are sent on each bit on each slot.

The FIFO pointers are still incremented in mute mode. This means that data present in the FIFO and for which the mute mode is requested are discarded.

**Audio subblock in reception mode**

In reception mode, it is possible to detect a mute mode sent from the external transmitter when all the declared and valid slots of the audio frame receive 0 for a given consecutive number of audio frames (MUTECNT[5:0] bits in the SAI_xCR2 register).

When the number of MUTE frames is detected, the MUTEDET flag in the SAI_xSR register is set and an interrupt can be generated if the MUTEDETIE bit is set in SAI_xCR2.

The mute frame counter is cleared when the audio subblock is disabled or when a valid slot receives at least one data in an audio frame. The interrupt is generated just once, when the counter reaches the value specified in the MUTECNT[5:0] bits. The interrupt event is then reinitialized when the counter is cleared.

*Note: The mute mode is not available for SPDIF audio blocks.*

**Mono/stereo mode**

In transmitter mode, the mono mode can be addressed without any data preprocessing in memory, assuming the number of slots is equal to 2 (NBSLOT[3:0] = 0001 in SAI_xSLOTR). In this case, the access time to and from the FIFO is reduced by 2 since the data for slot 0 is duplicated into data slot 1.

To enable the mono mode:

1. Set the MONO bit to 1 in the SAI_xCR1 register.
2. Set NBSLOT to 1 and SLOTEN to 3 in SAI_xSLOTR.
In reception mode, the MONO bit can be set and is meaningful only if the number of slots is equal to 2, like in transmitter mode. When it is set, only slot 0 data are stored in the FIFO. The data belonging to slot 1 are discarded since, in this case, it is supposed to be the same as the previous slot. If the data flow in reception mode is a real stereo audio flow with a distinct and different left and right data, the MONO bit is meaningless. The conversion from the output stereo file to the equivalent mono file is done by software.

**Companding mode**

Telecommunication applications can require processing the data to be transmitted or received using a data companding algorithm.

Depending on the COMP[1:0] bits in the SAI_xCR2 register (used only when free protocol mode is selected), the application software can choose to process or not the data before sending it on the SD serial output line (compression) or to expand the data after the reception on the SD serial input line (expansion), as illustrated in *Figure 625*. The two companding modes supported are the µ-Law and the A-Law logs, which are a part of the CCITT G.711 recommendation.

The companding standard used in the United States and Japan is the µ-Law. It supports 14 bits of dynamic range (COMP[1:0] = 10 in the SAI_xCR2 register).

The European companding standard is A-Law and supports 13 bits of dynamic range (COMP[1:0] = 11 in the SAI_xCR2 register).

Both µ-Law and A-Law companding standard can be computed based on 1’s complement or 2’s complement representation, depending on the CPL bit setting in the SAI_xCR2 register.

In µ-Law and A-Law standards, data are coded as 8 bits with MSB alignment. Companded data are always 8 bits wide. For this reason, the DS[2:0] bits in the SAI_xCR1 register are forced to 010 when the SAI audio block is enabled (the SAIEN bit = 1 in the SAI_xCR1 register) and when one of these two companding modes is selected through the COMP[1:0] bits.

If no companding processing is required, the COMP[1:0] bits must be kept clear.
Expansion and compression mode are automatically selected through SAI_xCR2:

- If the SAI audio block is configured to be a transmitter, and if the COMP[1] bit is set in the SAI_xCR2 register, the compression mode is applied.
- If the SAI audio block is declared as a receiver, the expansion algorithm is applied.

**Output data line management on an inactive slot**

In transmitter mode, it is possible to choose the behavior of the SD line output when an inactive slot is sent on the data line (via the TRIS bit).

- Either the SAI forces 0 on the SD output line when an inactive slot is transmitted, or
- The line is released in high-Z state at the end of the last bit of data transferred, to release the line for other transmitters connected to this node.

It is important to note that the two transmitters cannot attempt to drive the same SD output pin simultaneously, which may result in a short circuit. To ensure a gap between transmissions, if the data is lower than 32-bit, the data can be extended to 32-bit by setting the bit SLOTSZ[1:0] = 10 in the SAI_xSLOTR register. The SD output pin is then tri-stated at the end of the LSB of the active slot (during the padding to 0 phase to extend the data to 32-bit) if the following slot is declared inactive.

In addition, if the number of slots multiplied by the slot size is lower than the frame length, the SD output line is tri-stated when the padding to 0 is done to complete the audio frame.

*Figure 626* illustrates these behaviors.
When the selected audio protocol uses the FS signal as a start of frame and a channel side identification (bit FSDEF = 1 in the SAI_xFRCR register), the tristate mode is managed according to Figure 627 (where the bit TRIS in the SAI_xCR1 register = 1, and FSDEF=1, and half frame length is higher than number of slots/2, and NBSLOT=6).
If the TRIS bit in the SAI_xCR2 register is cleared, all the high impedance states on the SD output line in Figure 626 and Figure 627 are replaced by a drive with a value of 0.

40.4.14 Error flags

The SAI implements the following error flags:
- FIFO overrun/underrun.
- Anticipated frame synchronization detection.
- Late frame synchronization detection.
- Codec not ready (AC’97 exclusively).
- Wrong clock configuration in master mode.

FIFO overrun/underrun (OVRUDR)

The FIFO overrun/underrun bit is called OVRUDR in the SAI_xSR register.

The overrun or underrun errors share the same bit since an audio block can be either receiver or transmitter and each audio block in a given SAI has its own SAI_xSR register.

Overrun

When the audio block is configured as receiver, an overrun condition may appear if data are received in an audio frame when the FIFO is full and not able to store the received data. In this case, the received data are lost, the OVRUDR flag in the SAI_xSR register is set, and an interrupt is generated if the OVRUDRIE bit is set in the SAI_xIM register. The slot number, from which the overrun occurs, is stored internally. No more data are stored into the FIFO until it becomes free to store new data. When the FIFO has at least one data free, the SAI audio block receiver stores new data (from a new audio frame) from the slot number that was stored internally when the overrun condition was detected. This avoids data slot dealignment in the destination memory (refer to Figure 628).

The OVRUDR flag is cleared when the COVRUDR bit is set in the SAI_xCLRFR register.
Underrun

An underrun may occur when the audio block in the SAI is a transmitter and the FIFO is empty when data need to be transmitted. If an underrun is detected, the slot number for which the event occurs is stored and the MUTE value (00) is sent until the FIFO is ready to transmit the data corresponding to the slot for which the underrun was detected (refer to Figure 629). This avoids desynchronization between the memory pointer and the slot in the audio frame.

The underrun event sets the OVRUDR flag in the SAI_xSR register and an interrupt is generated if the OVRUDRIE bit is set in the SAI_xIM register. To clear this flag, set the COVRUDR bit in the SAI_xCLRFR register.

The underrun event can occur when the audio subblock is configured as master or slave.
Anticipated frame synchronization detection (AFSDET)

The AFSDET flag is used only in slave mode. It is never asserted in master mode. It indicates that a frame synchronization (FS) has been detected earlier than expected since the frame length, the frame polarity, and the frame offset are defined and known.

Anticipated frame detection sets the AFSDET flag in the SAI_xSR register.

This detection has no effect on the current audio frame, which is not sensitive to the anticipated FS. This means that “parasitic” events on signal FS are flagged without any perturbation of the current audio frame.

An interrupt is generated if the AFSDETIE bit is set in the SAI_xIM register. To clear the AFSDET flag, the CAFSDET bit must be set in the SAI_xCLRFR register.

To resynchronize with the master after an anticipated frame detection error, four steps are required:

1. Disable the SAI block by resetting the SAIEN bit in the SAI_xCR1 register. To make sure that the SAI is disabled, read back the SAIEN bit and check it is set to 0.
2. Flush the FIFO via the FFLUS bit in the SAI_xCR2 register.
3. Enable the SAI peripheral again (SAIEN bit set to 1).
4. The SAI block waits for the assertion on FS to restart the synchronization with master.

Note: The AFSDET flag is not asserted in AC’97 mode since the SAI audio block acts as a link controller and generates the FS signal even when declared as slave. It has no meaning in SPDIF mode since the FS signal is not used.

Late frame synchronization detection

The LFSDET flag in the SAI_xSR register can be set only when the SAI audio block operates as a slave. The frame length, the frame polarity, and the frame-offset configuration are known in register SAI_xFRCR.

If the external master does not send the FS signal at the expected time, thus generating the signal too late, the LFSDET flag is set and an interrupt is generated if the LFSDETIE bit is set in the SAI_xIM register.

The LFSDET flag is cleared when the CLFSDET bit is set in the SAI_xCLRFR register.

The late frame synchronization detection flag is set when the corresponding error is detected. The SAI needs to be resynchronized with the master (see sequence described in Anticipated frame synchronization detection (AFSDET)).

In a noisy environment, glitches on the SCK clock may be wrongly detected by the audio block state machine and shift the SAI data at a wrong frame position. This event can be detected by the SAI and reported as a late frame synchronization detection error.

There is no corruption if the external master is not managing the audio data frame transfer in continuous mode, which must not be the case in most applications. In this case, the LFSDET flag is set.

Note: The LFSDET flag is not asserted in AC’97 mode since the SAI audio block acts as a link controller and generates the FS signal even when declared as slave. It has no meaning in SPDIF mode since the signal FS is not used by the protocol.
Codec not ready (CNRDY AC’97)

The CNRDY flag in the SAI_xSR register is relevant only if the SAI audio block is configured to operate in AC’97 mode (PRTCFG[1:0] = 10 in the SAI_xCR1 register). If the CNRDYIE bit is set in the SAI_xIM register, an interrupt is generated when the CNRDY flag is set.

CNRDY is asserted when the codec is not ready to communicate during the reception of the TAG 0 (slot 0) of the AC’97 audio frame. In this case, no data are automatically stored into the FIFO since the codec is not ready, until the TAG 0 indicates that the codec is ready. All the active slots defined in the SAI_xSLOTR register are captured when the codec is ready.

To clear the CNRDY flag, the CCNRDY bit must be set in the SAI_xCLRFR register.

Wrong clock configuration in master mode (with NODIV = 0)

When the audio block operates as a master (MODE[1] = 0) and the NODIV bit is equal to 0, the WCKCFG flag is set as soon as the SAI is enabled if the following conditions are met:

- (FRL+1) is not a power of 2, and
- (FRL+1) is not between 8 and 256.

The MODE, NODIV, and SAIEN bits belong to the SAI_xCR1 register and FRL to the SAI_xFRCR register.

If the WCKCFGIE bit is set, an interrupt is generated when the WCKCFG flag is set in the SAI_xSR register. To clear this flag, set the CWCKCFG bit in the SAI_xCLRFR register.

When the WCKCFG bit is set, the audio block is automatically disabled, thus performing a hardware clear of the SAIEN bit.

40.4.15 Disabling the SAI

The SAI audio block can be disabled at any moment by clearing the SAIEN bit in the SAI_xCR1 register. All the already started frames are automatically completed before the SAI stops working. The SAIEN bit remains high until the SAI is completely switched off at the end of the current audio frame transfer.

If an audio block in the SAI operates synchronously with the other one, the one that is the master must be disabled first.

40.4.16 SAI DMA interface

To free the CPU and to optimize bus bandwidth, each SAI audio block has an independent DMA interface to read/write from/to the SAI_xDR register (to access the internal FIFO). There is one DMA channel per audio subblock supporting the basic DMA request/acknowledge protocol.

To configure the audio subblock for DMA transfer, set the DMAEN bit in the SAI_xCR1 register. The DMA request is managed directly by the FIFO controller depending on the FIFO threshold level (for more details refer to Section 40.4.9: Internal FIFOs). The DMA transfer direction is linked to the SAI audio subblock configuration:

- If the audio block operates as a transmitter, the audio block FIFO controller outputs a DMA request to load the FIFO with data written in the SAI_xDR register.
- If the audio block operates as a receiver, the DMA request is related to read operations from the SAI_xDR register.

Follow the sequence below to configure the SAI interface in DMA mode:
1. Configure the SAI and FIFO threshold levels to specify when the DMA request is launched.
2. Configure the SAI DMA channel.
3. Enable the DMA.
4. Enable the SAI interface.

### 40.5 SAI interrupts

The SAI supports 7 interrupt sources, as shown in Table 380.

#### Table 380. SAI interrupt sources

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt source</th>
<th>Interrupt group</th>
<th>Audio block mode</th>
<th>Interrupt enable</th>
<th>Interrupt clear</th>
</tr>
</thead>
</table>
| FREQ              | FREQ             | FREQ           | Master or slave Receiver or transmitter | FREQIE in SAI_xIM register | Depends on:  
   - FIFO threshold setting (FLVL bits in SAI_xCR2)  
   - Communication direction (transmitter or receiver)  
   For more details refer to Section 40.4.9: Internal FIFOs |
| OVRUDR            | ERROR            | Master or slave Receiver or transmitter | OVRUDRIE in SAI_xIM register | COVRUDR = 1 in SAI_xCLRFR register |
| AFSDET            | ERROR            | Slave (not used in AC’97 mode and SPDIF mode) | AFSDETIE in SAI_xIM register | CAFSDET = 1 in SAI_xCLRFR register |
| LFSDET            | ERROR            | Slave (not used in AC’97 mode and SPDIF mode) | LFSDETIE in SAI_xIM register | CLFSDET = 1 in SAI_xCLRFR register |
| CNRDY             | ERROR            | Slave (only in AC’97 mode) | CNRDYIE in SAI_xIM register | CCNRDY = 1 in SAI_xCLRFR register |
| MUTEDET           | MUTE             | Master or slave Receiver mode only | MUTEDETIE in SAI_xIM register | CMUTEDET = 1 in SAI_xCLRFR register |
| WCKCFG            | ERROR            | Master with NODIV = 0 in SAI_xCR1 register | WCKCFGIE in SAI_xIM register | CWCKCFG = 1 in SAI_xCLRFR register |

Follow the sequence below to enable an interrupt:
1. Disable SAI interrupt.
2. Configure SAI.
3. Configure SAI interrupt source.
4. Enable SAI.
40.6 SAI registers

The peripheral registers have to be accessed by words (32 bits).

40.6.1 SAI configuration register 1 (SAI_ACR1)

Address offset: 0x0004
Reset value: 0x0000 0040

| Bit 31:28 | Reserved, must be kept at reset value. |
| Bit 27  | **MCKEN**: Master clock generation enable |
| 0: The master clock is not generated |
| 1: The master clock is generated independently of SAIEN bit |
| Bit 26  | **OSR**: Oversampling ratio for master clock |
| This bit is meaningful only when NODIV bit is set to 0. |
| 0: Master clock frequency = FFS x 256 |
| 1: Master clock frequency = FFS x 512 |
| Bits 25:20 | **MCKDIV[5:0]**: Master clock divider |
| These bits are set and cleared by software. |
| 000000: Divides by 1 the kernel clock input (sai_x_ker_ck). |
| Otherwise, The master clock frequency is calculated according to the formula given in Section 40.4.8: SAI clock generator. |
| These bits have no meaning when the audio block is slave. |
| They have to be configured when the audio block is disabled. |
| Bit 19  | **NODIV**: No divider |
| This bit is set and cleared by software. |
| 0: the ratio between the Master clock generator and frame synchronization is fixed to 256 or 512 |
| 1: the ratio between the Master clock generator and frame synchronization depends on FRL[7:0] |
| Bit 18  | Reserved, must be kept at reset value. |
| Bit 17  | **DMAEN**: DMA enable |
| This bit is set and cleared by software. |
| 0: DMA disabled |
| 1: DMA enabled |
| Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode. |
Bit 16 **SAIEN**: Audio block enable

This bit is set by software.

To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command is not taken into account.

This bit enables to control the state of the SAI audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer.

0: SAI audio block disabled

1: SAI audio block enabled.

*Note: When the SAI block (A or B) is configured in master mode, the clock must be present on the SAI block input before setting SAIEN bit.*

Bits 15:14 Reserved, must be kept at reset value.

Bit 13 **OUTDRIV**: Output drive

This bit is set and cleared by software.

0: Audio block output driven when SAIEN is set

1: Audio block output driven immediately after the setting of this bit.

*Note: This bit has to be set before enabling the audio block and after the audio block configuration.*

Bit 12 **MONO**: Mono mode

This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2.

When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to [Section: Mono/stereo mode](#) for more details.

0: Stereo mode

1: Mono mode.

Bits 11:10 **SYNCEN[1:0]**: Synchronization enable

These bits are set and cleared by software. They must be configured when the audio subblock is disabled.

00: audio subblock in asynchronous mode.

01: audio subblock is synchronous with the other internal audio subblock. In this case, the audio subblock must be configured in slave mode.

10: Reserved.

11: Reserved

*Note: The audio subblock must be configured as asynchronous when SPDIF mode is enabled.*

Bit 9 **CKSTR**: Clock strobing edge

This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.

0: Signals generated by the SAI change on SCK rising edge, while signals received by the SAI are sampled on the SCK falling edge.

1: Signals generated by the SAI change on SCK falling edge, while signals received by the SAI are sampled on the SCK rising edge.

Bit 8 **LSBFIRST**: Least significant bit first

This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC’97 audio protocol since AC’97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.

0: Data are transferred with MSB first

1: Data are transferred with LSB first
Bits 7:5 DS[2:0]: Data size
These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are
selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the
companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is
fixed to 8 bits by the algorithm.
These bits must be configured when the audio block is disabled.
000: Reserved
001: Reserved
010: 8 bits
011: 10 bits
100: 16 bits
101: 20 bits
110: 24 bits
111: 32 bits

Bit 4 Reserved, must be kept at reset value.

Bits 3:2 PRTCFG[1:0]: Protocol configuration
These bits are set and cleared by software. These bits have to be configured when the audio block is
disabled.
00: Free protocol. Free protocol enables to use the powerful configuration of the audio block to
address a specific audio protocol (such as I2S, LSB/MSB justified, TDM, PCM/DSP...) by setting
most of the configuration register bits as well as frame configuration register.
01: SPDIF protocol
10: AC’97 protocol
11: Reserved

Bits 1:0 MODE[1:0]: SAIx audio block mode
These bits are set and cleared by software. They must be configured when SAIx audio block is
disabled.
00: Master transmitter
01: Master receiver
10: Slave transmitter
11: Slave receiver

Note: When the audio block is configured in SPDIF mode, the master transmitter mode is forced
(MODE[1:0] = 00).

40.6.2 SAI configuration register 2 (SAI_ACR2)
Address offset: 0x0008
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>COMP[1:0]</th>
<th>CPL</th>
<th>MUTECNT[5:0]</th>
<th>MUTE</th>
<th>MUTE</th>
<th>TRIS</th>
<th>FLUSH</th>
<th>FTH[2:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.
Bits 15:14 **COMP[1:0]**: Companding mode.

These bits are set and cleared by software. The µ-Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that is used depends on CPL bit.

The data expansion or data compression are determined by the state of bit MODE[0].

The data compression is applied if the audio block is configured as a transmitter.

The data expansion is automatically applied when the audio block is configured as a receiver.

Refer to Section : Companding mode for more details.

- 00: No companding algorithm
- 01: Reserved.
- 10: µ-Law algorithm
- 11: A-Law algorithm

**Note:** Companding mode is applicable only when Free protocol mode is selected.

Bit 13 **CPL**: Complement bit.

This bit is set and cleared by software.

It defines the type of complement to be used for companding mode

- 0: 1’s complement representation.
- 1: 2’s complement representation.

**Note:** This bit has effect only when the companding mode is µ-Law algorithm or A-Law algorithm.

Bits 12:7 **MUTECNT[5:0]**: Mute counter.

These bits are set and cleared by software. They are used only in reception mode.

The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET is set and an interrupt is generated if bit MUTEDETIE is set.

Refer to Section : Mute mode for more details.

Bit 6 **MUTEVAL**: Mute value.

This bit is set and cleared by software. It must be written before enabling the audio block: SAIEN.

This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set.

If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL.

If the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame.

Refer to Section : Mute mode for more details.

- 0: Bit value 0 is sent during the mute mode.
- 1: Last values are sent during the mute mode.

**Note:** This bit is meaningless and must not be used for SPDIF audio blocks.

Bit 5 **MUTE**: Mute.

This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2.

Refer to Section : Mute mode for more details.

- 0: No mute mode.
- 1: Mute mode enabled.

**Note:** This bit is meaningless and must not be used for SPDIF audio blocks.
Bit 4 TRIS: Tristate management on data line.
   This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It must be configured when SAI is disabled.
   Refer to Section: Output data line management on an inactive slot for more details.
   0: SD output line is still driven by the SAI when a slot is inactive.
   1: SD output line is released (HI-Z) at the end of the last data bit of the last active slot if the next one is inactive.

Bit 3 FFLUSH: FIFO flush.
   This bit is set by software. It is always read as 0. This bit must be configured when the SAI is disabled.
   0: No FIFO flush.
   1: FIFO flush. Programming this bit to 1 triggers the FIFO Flush. All the internal FIFO pointers (read and write) are cleared. In this case data still present in the FIFO are lost (no more transmission or received data lost). Before flushing, SAI DMA stream/interrupt must be disabled

Bits 2:0 FTH[2:0]: FIFO threshold.
   This bit is set and cleared by software.
   000: FIFO empty
   001: ¼ FIFO
   010: ½ FIFO
   011: ¾ FIFO
   100: FIFO full
   101: Reserved
   110: Reserved
   111: Reserved

40.6.3 SAI frame configuration register (SAI_AFRCR)

Address offset: 0x000C
Reset value: 0x0000 0007

Note: This register has no meaning in AC’97 and SPDIF audio protocol.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>29</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>28</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>27</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>26</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>25</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>24</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>23</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>22</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>21</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>20</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>19</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>18</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>17</td>
<td>Res.</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>FSOFF</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>15</td>
<td>FSPOL</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>FSDEF</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td>FSAI1</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td>FSAI0</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>FIA0</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>FIA1</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>FIA2</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>FIA3</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>FIA4</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>FIA5</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>FIA6</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>FIA7</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>FIA8</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>FIA9</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>FIA10</td>
<td>rw</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>FIA11</td>
<td>rw</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:19 Reserved, must be kept at reset value.

Bit 18 FSOFF: Frame synchronization offset.
   This bit is set and cleared by software. It is meaningless and is not used in AC’97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
   0: FS is asserted on the first bit of the slot 0.
   1: FS is asserted one bit before the first bit of the slot 0.
Bit 17  **FSPOL**: Frame synchronization polarity.
This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC’97 or SPDIF audio block configuration.
This bit must be configured when the audio block is disabled.
0: FS is active low (falling edge)
1: FS is active high (rising edge)

Bit 16  **FSDEF**: Frame synchronization definition.
This bit is set and cleared by software.
0: FS signal is a start frame signal
1: FS signal is a start of frame signal + channel side identification
When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots are dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...).
This bit is meaningless and is not used in AC’97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.

Bit 15  Reserved, must be kept at reset value.

Bits 14:8  **FSALL[6:0]**: Frame synchronization active level length.
These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame
These bits are meaningless and are not used in AC’97 or SPDIF audio block configuration.
They must be configured when the audio block is disabled.

Bits 7:0  **FRL[7:0]**: Frame length.
These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1.
The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000).
In master mode, if the master clock (available on MCLK_x pin) is used, the frame length must be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256.
These bits are meaningless and are not used in AC’97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.

### 40.6.4  **SAI slot register (SAI_ASLOTR)**

Address offset: 0x0010
Reset value: 0x0000 0000

*Note:*  This register has no meaning in AC’97 and SPDIF audio protocol.
**40.6.5 SAI interrupt mask register (SAI_AIM)**

Address offset: 0x0014

Reset value: 0x0000 0000
Bits 31:7  Reserved, must be kept at reset value.

Bit 6  **LFSDETIE**: Late frame synchronization detection interrupt enable.
       This bit is set and cleared by software.
       0: Interrupt is disabled
       1: Interrupt is enabled
       When this bit is set, an interrupt is generated if the LFSDET bit is set in the SAI_xSR register.
       This bit is meaningless in AC’97, SPDIF mode or when the audio block operates as a master.

Bit 5  **AFSDETIE**: Anticipated frame synchronization detection interrupt enable.
       This bit is set and cleared by software.
       0: Interrupt is disabled
       1: Interrupt is enabled
       When this bit is set, an interrupt is generated if the AFSDET bit in the SAI_xSR register is set.
       This bit is meaningless in AC’97, SPDIF mode or when the audio block operates as a master.

Bit 4  **CNRDYIE**: Codec not ready interrupt enable (AC’97).
       This bit is set and cleared by software.
       0: Interrupt is disabled
       1: Interrupt is enabled
       When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC’97 frame if the
       Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR
       register is set and an interrupt is generated.
       This bit has a meaning only if the AC’97 mode is selected through PRTCFG[1:0] bits and the audio
       block is operates as a receiver.

Bit 3  **FREQIE**: FIFO request interrupt enable.
       This bit is set and cleared by software.
       0: Interrupt is disabled
       1: Interrupt is enabled
       When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set.
       Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be
       configured before setting FREQIE to avoid a parasitic interrupt in receiver mode.

Bit 2  **WCKCFGIE**: Wrong clock configuration interrupt enable.
       This bit is set and cleared by software.
       0: Interrupt is disabled
       1: Interrupt is enabled
       This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and
       NODIV = 0.
       It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set.

       Note:  *This bit is used only in Free protocol mode and is meaningless in other modes.*

Bit 1  **MUTEDETIE**: Mute detection interrupt enable.
       This bit is set and cleared by software.
       0: Interrupt is disabled
       1: Interrupt is enabled
       When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set.
       This bit has a meaning only if the audio block is configured in receiver mode.

Bit 0  **OVRUDRIE**: Overrun/underrun interrupt enable.
       This bit is set and cleared by software.
       0: Interrupt is disabled
       1: Interrupt is enabled
       When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
40.6.6 SAI status register (SAI_ASR)

Address offset: 0x0018
Reset value: 0x0000 0008

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>LFSDE</td>
<td>AFSDET</td>
<td>CNRDY</td>
<td>FREQ</td>
<td>WCKCFG</td>
<td>MUTEDET</td>
<td>OVRUDR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:19 Reserved, must be kept at reset value.

**Bits 18:16 FLVL[2:0]: FIFO level threshold.**

This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode).

- 000: FIFO empty (transmitter and receiver modes)
- 001: FIFO \( \leq \frac{1}{4} \) but not empty (transmitter mode), FIFO \( < \frac{1}{4} \) but not empty (receiver mode)
- 010: \( \frac{1}{4} < \text{FIFO} \leq \frac{1}{2} \) (transmitter mode), \( \frac{1}{4} \leq \text{FIFO} < \frac{1}{2} \) (receiver mode)
- 011: \( \frac{1}{2} < \text{FIFO} \leq \frac{3}{4} \) (transmitter mode), \( \frac{1}{2} \leq \text{FIFO} < \frac{3}{4} \) (receiver mode)
- 100: \( \frac{3}{4} < \text{FIFO} \) but not full (transmitter mode), \( \frac{3}{4} \leq \text{FIFO} < 1 \) (receiver mode)
- 101: FIFO full (transmitter and receiver modes)
- Others: Reserved

Bits 15:7 Reserved, must be kept at reset value.

**Bit 6 LFSDET: Late frame synchronization detection.**

This bit is read only.

- 0: No error.
- 1: Frame synchronization signal is not present at the right time.

This flag can be set only if the audio block is configured in slave mode.

It is not used in AC’97 or SPDIF mode.

It can generate an interrupt if LFSDETI bit is set in the SAI_xIM register.

This flag is cleared when the software sets CLFSDET in SAI_xCLRFR register

**Bit 5 AFSDET: Anticipated frame synchronization detection.**

This bit is read only.

- 0: No error.
- 1: Frame synchronization signal is detected earlier than expected.

This flag can be set only if the audio block is configured in slave mode.

It is not used in AC’97 or SPDIF mode.

It can generate an interrupt if AFSDETI bit is set in SAI_xIM register.

This flag is cleared when the software sets CAFSDET in SAI_xCLRFR register.
Bit 4 **CNRDY**: Codec not ready.
This bit is read only.
0: External AC'97 Codec is ready
1: External AC'97 Codec is not ready
This bit is used only when the AC'97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode.
It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register.
This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.

Bit 3 **FREQ**: FIFO request.
This bit is read only.
0: No FIFO request.
1: FIFO request to read or to write the SAI_xDR.
The request depends on the audio block configuration:
- If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR.
- If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR.
This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.

Bit 2 **WCKCFG**: Wrong clock configuration flag.
This bit is read only.
0: Clock configuration is correct
1: Clock configuration does not respect the rule concerning the frame length specification defined in Section 40.4.6: Frame synchronization (configuration of FRL[7:0] bit in the SAI_xFRCR register)
This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0.
It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.
This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.

Bit 1 **MUTEDET**: Mute detection.
This bit is read only.
0: No MUTE detection on the SD input line
1: MUTE value detected on the SD input line (0 value) for a specified number of consecutive audio frame
This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register).
It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register.
This flag is cleared when the software sets CMUTEDET in the SAI_xCLRFR register.

Bit 0 **OVRUDR**: Overrun / underrun.
This bit is read only.
0: No overrun/underrun error.
1: Overrun/underrun error detection.
The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively.
It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register.
This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
### 40.6.7 SAI clear flag register (SAI_ACLRFR)

Address offset: 0x001C  
Reset value: 0x0000 0000

<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.

- **Bit 6 CLFSDET**: Clear late frame synchronization detection flag.  
  This bit is write only.  
  Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register.  
  This bit is not used in AC’97 or SPDIF mode.  
  Reading this bit always returns the value 0.

- **Bit 5 CAFSDET**: Clear anticipated frame synchronization detection flag.  
  This bit is write only.  
  Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register.  
  It is not used in AC’97 or SPDIF mode.  
  Reading this bit always returns the value 0.

- **Bit 4 CCNRDY**: Clear Codec not ready flag.  
  This bit is write only.  
  Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register.  
  This bit is used only when the AC’97 audio protocol is selected in the SAI_xCR1 register.  
  Reading this bit always returns the value 0.

- **Bit 3 Reserved, must be kept at reset value.**

- **Bit 2 CWCKCFG**: Clear wrong clock configuration flag.  
  This bit is write only.  
  Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register.  
  This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register.  
  Reading this bit always returns the value 0.

- **Bit 1 CMUTEDET**: Mute detection flag.  
  This bit is write only.  
  Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register.  
  Reading this bit always returns the value 0.

- **Bit 0 COVRUDR**: Clear overrun / underrun.  
  This bit is write only.  
  Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register.  
  Reading this bit always returns the value 0.
40.6.8  SAI data register (SAI_ADR)

Address offset: 0x0020
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA[31:16]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

Bits 31:0 DATA[31:0]: Data
A write to this register loads the FIFO provided the FIFO is not full.
A read from this register empties the FIFO if the FIFO is not empty.

40.6.9  SAI configuration register 1 (SAI_BCR1)

Address offset: 0x0024
Reset value: 0x0000 0040

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>-----</td>
<td>----------</td>
<td>-------</td>
<td>-----</td>
<td>-------</td>
<td>-------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>--------</td>
<td>-------</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
</tbody>
</table>

Bits 31:28 Reserved, must be kept at reset value.

Bit 27 MCKEN: Master clock generation enable
0: The master clock is not generated
1: The master clock is generated independently of SAIEN bit

Bit 26 OSR: Oversampling ratio for master clock
This bit is meaningful only when NODIV bit is set to 0.
0: Master clock frequency = F_FS x 256
1: Master clock frequency = F_FS x 512

Bits 25:20 MCKDIV[5:0]: Master clock divider
These bits are set and cleared by software.
000000: Divides by 1 the kernel clock input (sai_x_ker_ck).
Otherwise, The master clock frequency is calculated according to the formula given in
Section 40.4.8: SAI clock generator.
These bits have no meaning when the audio block is slave.
They have to be configured when the audio block is disabled.
Bit 19 **NODIV**: No divider
This bit is set and cleared by software.
0: the ratio between the Master clock generator and frame synchronization is fixed to 256 or 512
1: the ratio between the Master clock generator and frame synchronization depends on FRL[7:0]

Bit 18 Reserved, must be kept at reset value.

Bit 17 **DMAEN**: DMA enable
This bit is set and cleared by software.
0: DMA disabled
1: DMA enabled
*Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.*

Bit 16 **SAIEN**: Audio block enable
This bit is set by software.
To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command is not taken into account.
This bit enables to control the state of the SAI audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer.
0: SAI audio block disabled
1: SAI audio block enabled.
*Note: When the SAI block (A or B) is configured in master mode, the clock must be present on the SAI block input before setting SAIEN bit.*

Bits 15:14 Reserved, must be kept at reset value.

Bit 13 **OUTDRIV**: Output drive
This bit is set and cleared by software.
0: Audio block output driven when SAIEN is set
1: Audio block output driven immediately after the setting of this bit.
*Note: This bit has to be set before enabling the audio block and after the audio block configuration.*

Bit 12 **MONO**: Mono mode
This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2.
When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to *Section: Mono/stereo mode* for more details.
0: Stereo mode
1: Mono mode.

Bits 11:10 **SYNCEN[1:0]**: Synchronization enable
These bits are set and cleared by software. They must be configured when the audio subblock is disabled.
00: audio subblock in asynchronous mode.
01: audio subblock is synchronous with the other internal audio subblock. In this case, the audio subblock must be configured in slave mode
10: Reserved.
11: Reserved
*Note: The audio subblock must be configured as asynchronous when SPDIF mode is enabled.*
Bit 9 **CKSTR**: Clock strobing edge  
This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.  
0: Signals generated by the SAI change on SCK rising edge, while signals received by the SAI are sampled on the SCK falling edge.  
1: Signals generated by the SAI change on SCK falling edge, while signals received by the SAI are sampled on the SCK rising edge.

Bit 8 **LSBFIRST**: Least significant bit first  
This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC’97 audio protocol since AC’97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.  
0: Data are transferred with MSB first  
1: Data are transferred with LSB first

Bits 7:5 **DS[2:0]**: Data size  
These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm.  
These bits must be configured when the audio block is disabled.  
000: Reserved  
001: Reserved  
010: 8 bits  
011: 10 bits  
100: 16 bits  
101: 20 bits  
110: 24 bits  
111: 32 bits

Bit 4 Reserved, must be kept at reset value.

Bits 3:2 **PRTCFG[1:0]**: Protocol configuration  
These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.  
00: Free protocol. Free protocol enables to use the powerful configuration of the audio block to address a specific audio protocol (such as I2S, LSB/MSB justified, TDM, PCM/DSP...) by setting most of the configuration register bits as well as frame configuration register.  
01: SPDIF protocol  
10: AC’97 protocol  
11: Reserved

Bits 1:0 **MODE[1:0]**: SAIx audio block mode  
These bits are set and cleared by software. They must be configured when SAIx audio block is disabled.  
00: Master transmitter  
01: Master receiver  
10: Slave transmitter  
11: Slave receiver

*Note: When the audio block is configured in SPDIF mode, the master transmitter mode is forced (MODE[1:0] = 00). In Master transmitter mode, the audio block starts generating the FS and the clocks immediately.*
40.6.10  SAI configuration register 2 (SAI_BCR2)

Address offset: 0x0028
Reset value: 0x0000 0000

| Bit 31-16 | Reserved, must be kept at reset value. |
| Bit 15-14 | COMP[1:0]: Companding mode. |
| These bits are set and cleared by software. The µ-Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that is used depends on CPL bit. |
| The data expansion or data compression are determined by the state of bit MODE[0]. |
| The data compression is applied if the audio block is configured as a transmitter. |
| The data expansion is automatically applied when the audio block is configured as a receiver. |
| Refer to Section : Companding mode for more details. |
| 00: No companding algorithm |
| 01: Reserved. |
| 10: µ-Law algorithm |
| 11: A-Law algorithm |
| Note: Companding mode is applicable only when Free protocol mode is selected. |
| Bit 13 | CPL: Complement bit. |
| This bit is set and cleared by software. |
| It defines the type of complement to be used for companding mode |
| 0: 1’s complement representation. |
| 1: 2’s complement representation. |
| Note: This bit has effect only when the companding mode is µ-Law algorithm or A-Law algorithm. |
| Bits 12-7 | MUTECNT[5:0]: Mute counter. |
| These bits are set and cleared by software. They are used only in reception mode. |
| The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET is set and an interrupt is generated if bit MUTEDETIE is set. |
| Refer to Section : Mute mode for more details. |
Bit 6  **MUTEVAL**: Mute value.

This bit is set and cleared by software. It must be written before enabling the audio block: SAIEN.
This bit is meaningful only when the audio block operates as a transmitter, the number of slots is
lower or equal to 2 and the MUTE bit is set.
If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0,
whatever the value of MUTEVAL.
if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each
slot is the one sent during the previous frame.
Refer to **Section : Mute mode** for more details.
0: Bit value 0 is sent during the mute mode.
1: Last values are sent during the mute mode.

*Note: This bit is meaningless and must not be used for SPDIF audio blocks.*

Bit 5  **MUTE**: Mute.

This bit is set and cleared by software. It is meaningful only when the audio block operates as a
transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to
2, or equal to 0 if it is greater than 2.
Refer to **Section : Mute mode** for more details.
0: No mute mode.
1: Mute mode enabled.

*Note: This bit is meaningless and must not be used for SPDIF audio blocks.*

Bit 4  **TRIS**: Tristate management on data line.

This bit is set and cleared by software. It is meaningful only if the audio block is configured as a
transmitter. This bit is not used when the audio block is configured in SPDIF mode. It must be
configured when SAI is disabled.
Refer to **Section : Output data line management on an inactive slot** for more details.
0: SD output line is still driven by the SAI when a slot is inactive.
1: SD output line is released (HI-Z) at the end of the last data bit of the last active slot if the next one
is inactive.

Bit 3  **FFLUSH**: FIFO flush.

This bit is set by software. It is always read as 0. This bit must be configured when the SAI is
disabled.
0: No FIFO flush.
1: FIFO flush. Programming this bit to 1 triggers the FIFO Flush. All the internal FIFO pointers (read
and write) are cleared. In this case data still present in the FIFO are lost (no more transmission or
received data lost). Before flushing, SAI DMA stream/interrupt must be disabled

Bits 2:0  **FTH[2:0]**: FIFO threshold.

This bit is set and cleared by software.
000: FIFO empty
001: ¼ FIFO
010: ½ FIFO
011: ¾ FIFO
100: FIFO full
101: Reserved
110: Reserved
111: Reserved
40.6.11  SAI frame configuration register (SAI_BFRCR)

Address offset: 0x002C
Reset value: 0x0000 0007

Note:  This register has no meaning in AC’97 and SPDIF audio protocol

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>FSOFF</td>
<td>Frame synchronization offset.</td>
</tr>
<tr>
<td>17</td>
<td>FSPOL</td>
<td>Frame synchronization polarity.</td>
</tr>
<tr>
<td>16</td>
<td>FSDEF</td>
<td>Frame synchronization definition.</td>
</tr>
<tr>
<td>15</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>FSALL[6:0]</td>
<td>Frame synchronization active level length.</td>
</tr>
<tr>
<td>13</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:19  Reserved, must be kept at reset value.

Bit 18  FSOFF: Frame synchronization offset.

0: FS is asserted on the first bit of the slot 0.
1: FS is asserted one bit before the first bit of the slot 0.

Bit 17  FSPOL: Frame synchronization polarity.

0: FS is active low (falling edge)
1: FS is active high (rising edge)

Bit 16  FSDEF: Frame synchronization definition.

0: FS signal is a start frame signal
1: FS signal is a start of frame signal + channel side identification

When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots is dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols…).

This bit is meaningless and is not used in AC’97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.

Bit 15  Reserved, must be kept at reset value.

Bits 14:8  FSALL[6:0]: Frame synchronization active level length.

These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame.

These bits are meaningless and are not used in AC’97 or SPDIF audio block configuration.

They must be configured when the audio block is disabled.
Bits 7:0  **FRL[7:0]**: Frame length.

These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1.

The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000).

In master mode, if the master clock (available on MCLK_x pin) is used, the frame length must be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC’97 or SPDIF audio block configuration.

### 40.6.12  **SAI slot register (SAI_BSLOTR)**

Address offset: 0x0030

Reset value: 0x0000 0000

**Note:**  *This register has no meaning in AC’97 and SPDIF audio protocol.*

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 **SLOTEN[15:0]**: Slot enable.

These bits are set and cleared by software.

Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots).

0: Inactive slot.
1: Active slot.

The slot must be enabled when the audio block is disabled.
They are ignored in AC’97 or SPDIF mode.

Bits 15:12 Reserved, must be kept at reset value.

Bits 11:8 **NBSLOT[3:0]**: Number of slots in an audio frame.

These bits are set and cleared by software.

The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16.

The number of slots must be even if FSDEF bit in the SAI_xFRCR register is set.

The number of slots must be configured when the audio block is disabled.
They are ignored in AC’97 or SPDIF mode.
Bits 7:6 **SLOTSZ[1:0]:** Slot size

This bits is set and cleared by software.

The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI is undetermined.

Refer to *Output data line management on an inactive slot* for information on how to drive SD line.

These bits must be set when the audio block is disabled.

They are ignored in AC’97 or SPDIF mode.

- **00:** The slot size is equivalent to the data size (specified in DS[3:0] in the SAI_xCR1 register).
- **01:** 16-bit
- **10:** 32-bit
- **11:** Reserved

Bit **5** Reserved, must be kept at reset value.

Bits 4:0 **FBOFF[4:0]:** First bit offset

These bits are set and cleared by software.

The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded.

These bits must be set when the audio block is disabled.

They are ignored in AC’97 or SPDIF mode.

### 40.6.13 SAI interrupt mask register (SAI_BIM)

Address offset: 0x0034

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>LFSDETIE</td>
<td>AFSDETEIE</td>
<td>CNRDYIE</td>
<td>FREQIE</td>
<td>WCKCFGIE</td>
<td>MUTEDEITEIE</td>
<td>OVRUDR</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.

Bit **6** **LFSDETIE:** Late frame synchronization detection interrupt enable.

This bit is set and cleared by software.

- **0:** Interrupt is disabled
- **1:** Interrupt is enabled

When this bit is set, an interrupt is generated if the LFSDET bit is set in the SAI_xSR register.

This bit is meaningless in AC’97, SPDIF mode or when the audio block operates as a master.

Bit **5** **AFSDETE:** Anticipated frame synchronization detection interrupt enable.

This bit is set and cleared by software.

- **0:** Interrupt is disabled
- **1:** Interrupt is enabled

When this bit is set, an interrupt is generated if the AFSDET bit in the SAI_xSR register is set.

This bit is meaningless in AC’97, SPDIF mode or when the audio block operates as a master.
Bit 4 **CNRDYIE**: Codec not ready interrupt enable (AC’97).
   - This bit is set and cleared by software.
   - 0: Interrupt is disabled
   - 1: Interrupt is enabled
   - When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC’97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interrupt is generated.
   - This bit has a meaning only if the AC’97 mode is selected through PRTCFG[1:0] bits and the audio block operates as a receiver.

Bit 3 **FREQIE**: FIFO request interrupt enable.
   - This bit is set and cleared by software.
   - 0: Interrupt is disabled
   - 1: Interrupt is enabled
   - When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set.
   - Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interrupt in receiver mode.

Bit 2 **WCKCFGIE**: Wrong clock configuration interrupt enable.
   - This bit is set and cleared by software.
   - 0: Interrupt is disabled
   - 1: Interrupt is enabled
   - This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0.
   - It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set.
   - **Note**: This bit is used only in Free protocol mode and is meaningless in other modes.

Bit 1 **MUTEDETIE**: Mute detection interrupt enable.
   - This bit is set and cleared by software.
   - 0: Interrupt is disabled
   - 1: Interrupt is enabled
   - When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set.
   - This bit has a meaning only if the audio block is configured in receiver mode.

Bit 0 **OVRUDRIE**: Overrun/underrun interrupt enable.
   - This bit is set and cleared by software.
   - 0: Interrupt is disabled
   - 1: Interrupt is enabled
   - When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.

### 40.6.14 SAI status register (SAI_BSR)

Address offset: 0x0038
Reset value: 0x0000 0008

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FLVL[2:0]</td>
</tr>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLSDL</td>
<td>AFSDET</td>
<td>CNRDY</td>
<td>FREQ</td>
<td>WCKCFG</td>
<td>MUTEDET</td>
<td>OVRUDR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note**: This bit is used only in Free protocol mode and is meaningless in other modes.
Bits 31:19 Reserved, must be kept at reset value.

Bits 18:16 **FLVL[2:0]**: FIFO level threshold.

This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode).

- 000: FIFO empty (transmitter and receiver modes)
- 001: FIFO ≤ ¼ but not empty (transmitter mode), FIFO < ¼ but not empty (receiver mode)
- 010: ¼ < FIFO ≤ ½ (transmitter mode), ¼ ≤ FIFO < ½ (receiver mode)
- 011: ½ < FIFO ≤ ¾ (transmitter mode), ½ ≤ FIFO < ¾ (receiver mode)
- 100: ¾ < FIFO but not full (transmitter mode), ¾ ≤ FIFO but not full (receiver mode)
- 101: FIFO full (transmitter and receiver modes)

Others: Reserved

Bits 15:7 Reserved, must be kept at reset value.

**Bit 6** **LFSDET**: Late frame synchronization detection.

This bit is read only.

- 0: No error.
- 1: Frame synchronization signal is not present at the right time.

This flag can be set only if the audio block is configured in slave mode.

It is not used in AC’97 or SPDIF mode.

It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register.

This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register.

**Bit 5** **AFSDET**: Anticipated frame synchronization detection.

This bit is read only.

- 0: No error.
- 1: Frame synchronization signal is detected earlier than expected.

This flag can be set only if the audio block is configured in slave mode.

It is not used in AC’97 or SPDIF mode.

It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register.

This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.

**Bit 4** **CNRDY**: Codec not ready.

This bit is read only.

- 0: External AC’97 Codec is ready
- 1: External AC’97 Codec is not ready

This bit is used only when the AC’97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode.

It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register.

This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.

**Bit 3** **FREQ**: FIFO request.

This bit is read only.

- 0: No FIFO request.
- 1: FIFO request to read or to write the SAI_xDR.

The request depends on the audio block configuration:

- If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR.
- If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR.

This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
Bit 2 **WCKCFG**: Wrong clock configuration flag.

This bit is read only.

0: Clock configuration is correct
1: Clock configuration does not respect the rule concerning the frame length specification defined in Section 40.4.6: Frame synchronization (configuration of FRL[7:0] bit in the SAI_xFRCR register)

This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.

This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.

Bit 1 **MUTEDET**: Mute detection.

This bit is read only.

0: No MUTE detection on the SD input line
1: MUTE value detected on the SD input line (0 value) for a specified number of consecutive audio frame

This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register).

It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register.

This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.

Bit 0 **OVRUDR**: Overrun / underrun.

This bit is read only.

0: No overrun/underrun error.
1: Overrun/underrun error detection.

The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively.

It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register.

This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.

### 40.6.15 SAI clear flag register (SAI_BCLRFR)

Address offset: 0x003C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
Bits 31:7 Reserved, must be kept at reset value.

Bit 6 **CLFSDET**: Clear late frame synchronization detection flag.
This bit is write only.
Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register.
This bit is not used in AC’97 or SPDIF mode.
Reading this bit always returns the value 0.

Bit 5 **CAFSDET**: Clear anticipated frame synchronization detection flag.
This bit is write only.
Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register.
It is not used in AC’97 or SPDIF mode.
Reading this bit always returns the value 0.

Bit 4 **CCNRDY**: Clear Codec not ready flag.
This bit is write only.
Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register.
This bit is used only when the AC’97 audio protocol is selected in the SAI_xCR1 register.
Reading this bit always returns the value 0.

Bit 3 Reserved, must be kept at reset value.

Bit 2 **CWCKCFG**: Clear wrong clock configuration flag.
This bit is write only.
Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register.
This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register.
Reading this bit always returns the value 0.

Bit 1 **CMUTEDET**: Mute detection flag.
This bit is write only.
Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register.
Reading this bit always returns the value 0.

Bit 0 **COVRUDR**: Clear overrun / underrun.
This bit is write only.
Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register.
Reading this bit always returns the value 0.

### 40.6.16 SAI data register (SAI_BDR)

Address offset: 0x0040
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

DATA[31:16]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

DATA[15:0]
Serial audio interface (SAI)

40.6.17  SAI PDM control register (SAI_PDMCR)

Address offset: 0x0044
Reset value: 0x0000 0000

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 31| 30| 29| 28| 27| 26| 25| 24| 23| 22| 21| 20| 19| 18| 17| 16| 15| 14| 13| 12| 11| 10|  9|  8|  7|  6|  5|  4|  3|  2|  1|  0|
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | rw | rw | rw | rw | rw | rw | rw | rw | rw | rw |

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:12  Reserved, must be kept at reset value.

Bit 11  CKEN4: Clock enable of bitstream clock number 4
This bit is set and cleared by software.
0: SAI_CK4 clock disabled
1: SAI_CK4 clock enabled

Note:  It is not recommended to configure this bit when PDMEN = 1.
SAI_CK4 might not be available for all SAI instances. Refer to Section 40.3: SAI implementation for details.

Bit 10  CKEN3: Clock enable of bitstream clock number 3
This bit is set and cleared by software.
0: SAI_CK3 clock disabled
1: SAI_CK3 clock enabled

Note:  It is not recommended to configure this bit when PDMEN = 1.
SAI_CK3 might not be available for all SAI instances. Refer to Section 40.3: SAI implementation for details.

Bit 9  CKEN2: Clock enable of bitstream clock number 2
This bit is set and cleared by software.
0: SAI_CK2 clock disabled
1: SAI_CK2 clock enabled

Note:  It is not recommended to configure this bit when PDMEN = 1.
SAI_CK2 might not be available for all SAI instances. Refer to Section 40.3: SAI implementation for details.

Bit 8  CKEN1: Clock enable of bitstream clock number 1
This bit is set and cleared by software.
0: SAI_CK1 clock disabled
1: SAI_CK1 clock enabled

Note:  It is not recommended to configure this bit when PDMEN = 1.
SAI_CK1 might not be available for all SAI instances. Refer to Section 40.3: SAI implementation for details.
Bits 7:6 Reserved, must be kept at reset value.

Bits 5:4 **MICNBR[1:0]**: Number of microphones
   - This bit is set and cleared by software.
   - 00: Configuration with 2 microphones
   - 01: Configuration with 4 microphones
   - 10: Configuration with 6 microphones
   - 11: Configuration with 8 microphones

   *Note: It is not recommended to configure this field when PDMEN = 1.*

   *The complete set of data lines might not be available for all SAI instances. Refer to Section 40.3: SAI implementation for details.*

Bits 3:1 Reserved, must be kept at reset value.

Bit 0 **PDMEN**: PDM enable
   - This bit is set and cleared by software. This bit enables to control the state of the PDM interface block.
   - Make sure that the SAI is already operating in TDM master mode before enabling the PDM interface.
   - 0: PDM interface disabled
   - 1: PDM interface enabled

### 40.6.18 SAI PDM delay register (SAI_PDMDLY)

Address offset: 0x0048
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bit 31 Reserved, must be kept at reset value.

Bits 30:28 **DLYM4R[2:0]**: Delay line for second microphone of pair 4
   - This bit is set and cleared by software.
   - 000: No delay
   - 001: Delay of 1 T_{SAI\_CK} period
   - 010: Delay of 2 T_{SAI\_CK} periods
   - ...
   - 111: Delay of 7 T_{SAI\_CK} periods

   *Note: This field can be changed on-the-fly.*

Bits 27 Reserved, must be kept at reset value.
Bits 26:24 **DLYM4L[2:0]**: Delay line for first microphone of pair 4

This bit is set and cleared by software.

000: No delay
001: Delay of 1 \(T_{SAI\_CK}\) period
010: Delay of 2 \(T_{SAI\_CK}\) periods
...
111: Delay of 7 \(T_{SAI\_CK}\) periods

This field can be changed on-the-fly.

*Note:* This field can be used only if D4 line is available. Refer to Section 40.3: SAI implementation to check if it is available.

Bit 23 Reserved, must be kept at reset value.

Bits 22:20 **DLYM3R[2:0]**: Delay line for second microphone of pair 3

This bit is set and cleared by software.

000: No delay
001: Delay of 1 \(T_{SAI\_CK}\) period
010: Delay of 2 \(T_{SAI\_CK}\) periods
...
111: Delay of 7 \(T_{SAI\_CK}\) periods

This field can be changed on-the-fly.

*Note:* This field can be used only if D3 line is available. Refer to Section 40.3: SAI implementation to check if it is available.

Bit 19 Reserved, must be kept at reset value.

Bits 18:16 **DLYM3L[2:0]**: Delay line for first microphone of pair 3

This bit is set and cleared by software.

000: No delay
001: Delay of 1 \(T_{SAI\_CK}\) period
010: Delay of 2 \(T_{SAI\_CK}\) periods
...
111: Delay of 7 \(T_{SAI\_CK}\) periods

This field can be changed on-the-fly.

*Note:* This field can be used only if D3 line is available. Refer to Section 40.3: SAI implementation to check if it is available.

Bit 15 Reserved, must be kept at reset value.

Bits 14:12 **DLYM2R[2:0]**: Delay line for second microphone of pair 2

This bit is set and cleared by software.

000: No delay
001: Delay of 1 \(T_{SAI\_CK}\) period
010: Delay of 2 \(T_{SAI\_CK}\) periods
...
111: Delay of 7 \(T_{SAI\_CK}\) periods

This field can be changed on-the-fly.

*Note:* This field can be used only if D2 line is available. Refer to Section 40.3: SAI implementation to check if it is available.

Bit 11 Reserved, must be kept at reset value.
Bits 10:8 **DLYM2L[2:0]**: Delay line for first microphone of pair 2
This bit is set and cleared by software.
000: No delay
001: Delay of 1 T\(_{\text{SAL-Ck}}\) period
010: Delay of 2 T\(_{\text{SAL-Ck}}\) periods
...
111: Delay of 7 T\(_{\text{SAL-Ck}}\) periods
This field can be changed on-the-fly.
*Note:* This field can be used only if D2 line is available. Refer to Section 40.3: SAI implementation to check if it is available.

Bit 7 Reserved, must be kept at reset value.

Bits 6:4 **DLYM1R[2:0]**: Delay line adjust for second microphone of pair 1
This bit is set and cleared by software.
000: No delay
001: Delay of 1 T\(_{\text{SAL-Ck}}\) period
010: Delay of 2 T\(_{\text{SAL-Ck}}\) periods
...
111: Delay of 7 T\(_{\text{SAL-Ck}}\) periods
This field can be changed on-the-fly.
*Note:* This field can be used only if D1 line is available. Refer to Section 40.3: SAI implementation to check if it is available.

Bit 3 Reserved, must be kept at reset value.

Bits 2:0 **DLYM1L[2:0]**: Delay line adjust for first microphone of pair 1
This bit is set and cleared by software.
000: No delay
001: Delay of 1 T\(_{\text{SAL-Ck}}\) period
010: Delay of 2 T\(_{\text{SAL-Ck}}\) periods
...
111: Delay of 7 T\(_{\text{SAL-Ck}}\) periods
This field can be changed on-the-fly.
*Note:* This field can be used only if D1 line is available. Refer to Section 40.3: SAI implementation to check if it is available.

### 40.6.19 SAI register map

**Table 381. SAI register map and reset values**

| Offset       | Register name | Register name rest value | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------------|---------------|--------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x0000       |               | Reserved                 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0004 or   | SAI_xCR1      |                          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0024       |               |                          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Reset value  |               |                          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  |    |    |    |    |    |    |    |    |    |    |    |    |

ST
### Table 381. SAI register map and reset values (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Register name</th>
<th>Offset value</th>
<th>Reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0008 or 0x0028</td>
<td>SAI_xCR2</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to Section 2.2 for the register boundary addresses.
41 Inter-integrated circuit interface (I2C)

41.1 Introduction
The I2C peripheral handles the interface between the device and the serial I²C (inter-integrated circuit) bus. It provides multimaster capability, and controls all I²C-bus-specific sequencing, protocol, arbitration and timing. It supports Standard-mode (Sm), Fast-mode (Fm) and Fast-mode Plus (Fm+).

The I2C peripheral is also SMBus (system management bus) and PMBus® (power management bus) compatible.

It can use DMA to reduce the CPU load.

41.2 I2C main features
- I²C-bus specification rev03 compatibility:
  - Slave and master modes
  - Multimaster capability
  - Standard-mode (up to 100 kHz)
  - Fast-mode (up to 400 kHz)
  - Fast-mode Plus (up to 1 MHz)
  - 7-bit and 10-bit addressing mode
  - Multiple 7-bit slave addresses (2 addresses, 1 with configurable mask)
  - All 7-bit-addresses acknowledge mode
  - General call
  - Programmable setup and hold times
  - Easy-to-use event management
  - Clock stretching (optional)
- 1-byte buffer with DMA capability
- Programmable analog and digital noise filters
- SMBus specification rev 3.0 compatibility:
  - Hardware PEC (packet error checking) generation and verification with ACK control
  - Command and data acknowledge control
  - Address resolution protocol (ARP) support
  - Host and device support
  - SMBus alert
  - Timeouts and idle condition detection
- PMBus rev 1.3 standard compatibility
- Independent clock
- Wake-up from Stop mode on address match

For information on I2C instantiation, refer to Section 41.3: I2C implementation.
41.3 **I2C implementation**

This section provides an implementation overview with respect to the I2C instantiation.

<table>
<thead>
<tr>
<th>I2C features(1)</th>
<th>I2C1</th>
<th>I2C2</th>
<th>I2C3</th>
<th>I2C4</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-bit addressing mode</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>10-bit addressing mode</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Standard-mode (up to 100 kbit/s)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Fast-mode (up to 400 kbit/s)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Independent clock</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Wake-up from Stop 1 mode</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SMBus/PMBus</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

1. X = supported.

41.4 **I2C functional description**

In addition to receiving and transmitting data, the peripheral converts them from serial to parallel format and vice versa. The interrupts are enabled or disabled by software. The peripheral is connected to the I²C-bus through a data pin (SDA) and a clock pin (SCL). It supports Standard-mode (up to 100 kHz), Fast-mode (up to 400 kHz), and Fast-mode Plus (up to 1 MHz) I²C-bus.

The peripheral can also be connected to an SMBus, through the data pin (SDA), the clock pin (SCL), and an optional SMBus alert pin (SMBA).

The independent clock function allows the I2C communication speed to be independent of the PCLK1 frequency.

For I2C I/Os supporting 20 mA output current drive for Fast-mode Plus operation, the driving capability is enabled through control bits in the system configuration controller (SYSCFG).
41.4.1 I2C block diagram

Figure 630. Block diagram

41.4.2 I2C pins and internal signals

Table 383. I2C input/output pins

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SDA</td>
<td>Bidirectional</td>
<td>I²C-bus data</td>
</tr>
<tr>
<td>I2C_SCL</td>
<td>Bidirectional</td>
<td>I²C-bus clock</td>
</tr>
<tr>
<td>I2C_SMBA</td>
<td>Bidirectional</td>
<td>SMBus alert</td>
</tr>
</tbody>
</table>
41.4.3 I2C clock requirements

The I2C kernel is clocked by I2CCLK.

The I2CCLK period $t_{I2CCLK}$ must respect the following conditions:

$$t_{I2CCLK} < \left( t_{LOW} - t_{filters} \right) / 4$$

$$t_{I2CCLK} < t_{HIGH}$$

where $t_{LOW}$ is the SCL low time, $t_{HIGH}$ is the SCL high time, and $t_{filters}$ is the sum of the analog and digital filter delays (when enabled).

The digital filter delay is $\text{DNF}[3:0] \times t_{I2CCLK}$.

The PCLK1 clock period $t_{PCLK}$ must respect the condition $t_{PCLK} < 4/3 \times t_{SCL}$, where $t_{SCL}$ is the SCL period.

**Caution:** When the I2C kernel is clocked by PCLK1, this clock must respect the conditions for $t_{I2CCLK}$.

### 41.4.4 Mode selection

The peripheral can operate as:

- slave transmitter
- slave receiver
- master transmitter
- master receiver

By default, the peripheral operates in slave mode. It automatically switches from slave to master mode upon generating START condition, and from master to slave mode upon arbitration loss or upon generating STOP condition. This allows the use of the I2C peripheral in a multimaster I2C-bus environment.

**Communication flow**

In master mode, the I2C peripheral initiates a data transfer and generates the clock signal. Serial data transfers always begin with a START condition and end with a STOP condition. Both START and STOP conditions are generated in master mode by software.

In slave mode, the peripheral recognizes its own 7-bit or 10-bit address, and the general call address. The general call address detection can be enabled or disabled by software. The reserved SMBus addresses can also be enabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first one (7-bit addressing) or two (10-bit addressing) bytes following the START condition contain the address. The address is always transmitted in master mode.
The following figure shows the transmission of a single byte. The master generates nine SCL pulses. The transmitter sends the eight data bits to the receiver with the SCL pulses 1 to 8. Then the receiver sends the acknowledge bit to the transmitter with the ninth SCL pulse.

![I²C-bus protocol](image)

The acknowledge can be enabled or disabled by software. The own addresses of the I²C peripheral can be selected by software.

### 41.4.5 I²C initialization

#### Enabling and disabling the peripheral

Before enabling the I²C peripheral, configure and enable its clock through the clock controller, and initialize its control registers.

The I²C peripheral can then be enabled by setting the PE bit of the I²C_CR1 register.

Disabling the I²C peripheral by clearing the PE bit resets the I²C peripheral. Refer to Section 41.4.6 for more details.

#### Noise filters

Before enabling the I²C peripheral by setting the PE bit of the I²C_CR1 register, the user must configure the analog and/or digital noise filters, as required.

The analog noise filter on the SDA and SCL inputs complies with the I²C-bus specification which requires, in Fast-mode and Fast-mode Plus, the suppression of spikes shorter than 50 ns. Enabled by default, it can be disabled by setting the ANOFF bit.

The digital filter is controlled through the DNF[3:0] bitfield of the I²C_CR1 register. When it is enabled, the internal SCL and SDA signals only take the level of their corresponding I²C-bus line when remaining stable for more than DNF[3:0] periods of I²CCLK. This allows suppressing spikes shorter than the filtering capacity period programmable from one to fifteen I²CCLK periods.

The following table compares the two filters.
Table 385. Comparison of analog and digital filters

<table>
<thead>
<tr>
<th>Item</th>
<th>Analog filter</th>
<th>Digital filter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Filtering capacity(1)</td>
<td>≥ 50 ns</td>
<td>One to fifteen I2CCLK periods</td>
</tr>
<tr>
<td>Benefits</td>
<td>Available in Stop mode</td>
<td>– Programmable filtering capacity</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Extra filtering capability versus I²C-bus specification requirements</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Stable filtering capacity</td>
</tr>
<tr>
<td>Drawbacks</td>
<td>Filtering capacity variation with</td>
<td>Wake-up from Stop mode on address match not supported when the digital filter</td>
</tr>
<tr>
<td></td>
<td>temperature, voltage, and silicon process</td>
<td>is enabled</td>
</tr>
</tbody>
</table>

1. Maximum duration of spikes that the filter can suppress

Caution: The filter configuration cannot be changed when the I2C peripheral is enabled.

I2C timings

To ensure correct data hold and setup times, the corresponding timings must be configured through the PRESC[3:0], SCLDEL[3:0], and SDADEL[3:0] bitfields of the I2C_TIMINGR register.

The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C configuration window.
When the SCL falling edge is internally detected, the delay $t_{SDADEL}$ (impacting the hold time $t_{HD;DAT}$) is inserted before sending SDA output:

$$t_{SDADEL} = SDADEL \times t_{PRESC} + t_{I2CCLK},$$

where $t_{PRESC} = (PRESC + 1) \times t_{I2CCLK}$.

The total SDA output delay is:

$$t_{SYNC1} + \{SDADEL \times (PRESC + 1) + 1\} \times t_{I2CCLK}$$

The $t_{SYNC1}$ duration depends upon:

- SCL falling slope
- input delay $t_{AF(min)} < t_{AF} < t_{AF(max)}$ introduced by the analog filter (if enabled)
- input delay $t_{DNF} = DNF \times t_{I2CCLK}$ introduced by the digital filter (if enabled)
- delay due to SCL synchronization to I2CCLK clock (two to three I2CCLK periods)

To bridge the undefined region of the SCL falling edge, the user must set SDADEL[3:0] so as to fulfill the following condition:

$$\frac{t_{AF(max)} - t_{HD;DAT(min)} - t_{AF(min)} - [(DNF + 3) \times t_{I2CCLK}]}{(PRESC + 1) \times t_{I2CCLK}} \leq SDADEL$$

$$SDADEL \leq \frac{t_{HD;DAT(max)} - t_{AF(max)} - [(DNF + 4) \times t_{I2CCLK}]}{(PRESC + 1) \times t_{I2CCLK}}$$
Note: \( t_{AF\text{\(min\)}} \) and \( t_{AF\text{\(max\)}} \) are only part of the condition when the analog filter is enabled. Refer to the device datasheet for \( t_{AF} \) values.

The \( t_{HD;DAT} \) time can at maximum be 3.45 \( \mu \)s for Standard-mode, 0.9 \( \mu \)s for Fast-mode, and 0.45 \( \mu \)s for Fast-mode Plus. It must be lower than the maximum of \( t_{VD;DAT} \) by a transition time. This maximum must only be met if the device does not stretch the LOW period (\( t_{LOW} \)) of the SCL signal. When it stretches SCL, the data must be valid by the set-up time before it releases the clock.

The SDA rising edge is usually the worst case. The previous condition then becomes:

\[
SDADEL \leq (t_{VD;DAT \text{\(max\)}} - tr \text{\(max\)}) \cdot [(DNF + 4) \times t_{I2CCLK}] / ((PRESC + 1) \times t_{I2CCLK})
\]

Note: This condition can be violated when NOSTRETCH = 0, because the device stretches SCL low to guarantee the set-up time, according to the SCLDEL[3:0] value.

After \( t_{SDADEL} \), or after sending SDA output when the slave had to stretch the clock because the data was not yet written in I2C_TXDR register, the SCL line is kept at low level during the setup time. This setup time is \( t_{SCLDEL} = (SCLDEL + 1) \times t_{PRESC} \), where \( t_{PRESC} = (PRESC + 1) \times t_{I2CCLK} \). \( t_{SCLDEL} \) impacts the setup time \( t_{SU;DAT} \).

To bridge the undefined region of the SDA transition (rising edge usually worst case), the user must program SCLDEL[3:0] so as to fulfill the following condition:

\[
\left[ \frac{tr \text{\(max\)}}{t_{SU;DAT \text{\(min\)}}} \right] / ((PRESC + 1) \times t_{I2CCLK}) - 1 \leq SCLDEL
\]

Refer to the following table for \( tr, \text{\(Sy;DAT\)} \), and \( t_{SCLDEL} \) standard values.

Use the SDA and SCL real transition time values measured in the application to widen the scope of allowed \( SDADEL[3:0] \) and SCLDEL[3:0] values. Use the maximum SDA and SCL transition time values defined in the standard to make the device work reliably regardless of the application.

Note: At every clock pulse, after SCL falling edge detection, I2C operating as master or slave stretches SCL low during at least \( [(SDADEL + SCLDEL + 1) \times (PRESC + 1) + 1] \times t_{I2CCLK} \) in both transmission and reception modes. In transmission mode, if the data is not yet written in I2C_TXDR when SDA delay elapses, the I2C peripheral keeps stretching SCL low until the next data is written. Then new data MSB is sent on SDA output, and SCLDEL counter starts, continuing stretching SCL low to guarantee the data setup time.

When the NOSTRETCH bit is set in slave mode, the SCL is not stretched. The SDADEL[3:0] must then be programmed so that it ensures a sufficient setup time.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Standard-mode (Sm)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Min</td>
</tr>
<tr>
<td>( t_{HD;DAT} )</td>
<td>Data hold time</td>
<td>0</td>
</tr>
<tr>
<td>( t_{VD;DAT} )</td>
<td>Data valid time</td>
<td>-</td>
</tr>
<tr>
<td>( t_{SU;DAT} )</td>
<td>Data setup time</td>
<td>250</td>
</tr>
<tr>
<td>( tr )</td>
<td>Rise time of both SDA and SCL signals</td>
<td>-</td>
</tr>
<tr>
<td>( tf )</td>
<td>Fall time of both SDA and SCL signals</td>
<td>-</td>
</tr>
</tbody>
</table>

Refer to the following table for \( tf, tr, t_{HD;DAT}, t_{VD;DAT}, t_{SU;DAT} \) standard values.
Additionally, in master mode, the SCL clock high and low levels must be configured by programming the PRESC[3:0], SCLH[7:0], and SCLL[7:0] bitfields of the I2C_TIMINGR register.

When the SCL falling edge is internally detected, the I2C peripheral releasing the SCL output after the delay \( t_{SCLL} = (SCLL + 1) \times t_{PRESC} \), where \( t_{PRESC} = (PRESC + 1) \times t_{I2CCLK} \). The \( t_{SCLL} \) delay impacts the SCL low time \( t_{LOW} \).

When the SCL rising edge is internally detected, the I2C peripheral forces the SCL output to low level after the delay \( t_{SCLH} = (SCLH + 1) \times t_{PRESC} \), where \( t_{PRESC} = (PRESC + 1) \times t_{I2CCLK} \). The \( t_{SCLH} \) impacts the SCL high time \( t_{HIGH} \).

Caution: Changing the timing configuration and the NOSTRETCH configuration is not allowed when the I2C peripheral is enabled. Like the timing settings, the slave NOSTRETCH settings must also be done before enabling the peripheral. Refer to I2C master initialization for more details.

Refer to I2C master initialization for more details.

---

### I2C reset

The reset of the I2C peripheral is performed by clearing the PE bit of the I2C_CR1 register. It has the effect of releasing the SCL and SDA lines. Internal state machines are reset and the communication control bits and the status bits revert to their reset values. This reset does not impact the configuration registers.

The impacted register bits are:

1. I2C_CR2 register: START, STOP, PECBYTE, and NACK
2. I2C_ISR register: BUSY, TXE, TXIS, RXNE, ADDR, NACKF, TCR, TC, STOPF, BERR, ARLO, PECERR, TIMEOUT, ALERT, and OVR

---

#### Figure 633. I2C initialization flow

<table>
<thead>
<tr>
<th>Initial settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear PE bit in I2C_CR1</td>
</tr>
<tr>
<td>Configure ANOFF and DNF[3:0] in I2C_CR1</td>
</tr>
<tr>
<td>Configure PRESC[3:0], SDADEL[3:0], SCLDEL[3:0], SCLH[7:0], and SCLL[7:0] in I2C_TIMINGR</td>
</tr>
<tr>
<td>Configure NOSTRETCH in I2C_CR1</td>
</tr>
<tr>
<td>Set PE bit in I2C_CR1</td>
</tr>
<tr>
<td>End</td>
</tr>
</tbody>
</table>

---

41.4.6 I2C reset
PE must be kept low during at least three APB clock cycles to perform the I2C reset. To ensure this, perform the following software sequence:

1. Write PE = 0
2. Check PE = 0
3. Write PE = 1

41.4.7 Data transfer

The data transfer is managed through transmit and receive data registers and a shift register.

Reception

The SDA input fills the shift register. After the eighth SCL pulse (when the complete data byte is received), the shift register is copied into the I2C_RXDR register if it is empty (RXNE = 0). If RXNE = 1, which means that the previous received data byte has not yet been read, the SCL line is stretched low until I2C_RXDR is read. The stretch occurs between the eighth and ninth SCL pulse (before the acknowledge pulse).

![Figure 634. Data reception](image-url)
Transmission

If the I2C_TXDR register is not empty (TXE = 0), its content is copied into the shift register after the ninth SCL pulse (the acknowledge pulse). Then the shift register content is shifted out on the SDA line. If TXE = 1, which means that no data is written yet in I2C_TXDR, the SCL line is stretched low until I2C_TXDR is written. The stretch starts after the ninth SCL pulse.

![Figure 635. Data transmission](image)

Hardware transfer management

The I2C features an embedded byte counter to manage byte transfer and to close the communication in various modes, such as:

- NACK, STOP and ReSTART generation in master mode
- ACK control in slave receiver mode
- PEC generation/checking

In master mode, the byte counter is always used. By default, it is disabled in slave mode. It can be enabled by software, by setting the SBC (slave byte control) bit of the I2C_CR1 register.

The number of bytes to transfer is programmed in the NBYTES[7:0] bitfield of the I2C_CR2 register. If this number is greater than 255, or if a receiver wants to control the acknowledge value of a received data byte, the reload mode must be selected, by setting the RELOAD bit of the I2C_CR2 register. In this mode, the TCR flag is set when the number of bytes programmed in NBYTES[7:0] is transferred (when the associated counter reaches zero), and an interrupt is generated if TCIE is set. SCL is stretched as long as the TCR flag is set. TCR is cleared by software when NBYTES[7:0] is written to a non-zero value.

When NBYTES[7:0] is reloaded with the last number of bytes to transfer, the RELOAD bit must be cleared.
When RELOAD = 0 in master mode, the counter can be used in two modes:

- **Automatic end** (AUTOEND = 1 in the I2C_CR2 register). In this mode, the master automatically sends a STOP condition once the number of bytes programmed in the NBYTES[7:0] bitfield is transferred.

- **Software end** (AUTOEND = 0 in the I2C_CR2 register). In this mode, software action is expected once the number of bytes programmed in the NBYTES[7:0] bitfield is transferred; the TC flag is set and an interrupt is generated if the TCIE bit is set. The SCL signal is stretched as long as the TC flag is set. The TC flag is cleared by software when the START or STOP bit of the I2C_CR2 register is set. This mode must be used when the master wants to send a RESTART condition.

**Caution:** The AUTOEND bit has no effect when the RELOAD bit is set.

<table>
<thead>
<tr>
<th>Function</th>
<th>SBC bit</th>
<th>RELOAD bit</th>
<th>AUTOEND bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master Tx/Rx NBYTES + STOP</td>
<td>X</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Master Tx/Rx + NBYTES + RESTART</td>
<td>X</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Slave Tx/Rx, all received bytes ACKed</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Slave Rx with ACK control</td>
<td>1</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

**41.4.8 I2C slave mode**

**I2C slave initialization**

To work in slave mode, the user must enable at least one slave address. The I2C_OAR1 and I2C_OAR2 registers are available to program the slave own addresses OA1 and OA2, respectively.

OA1 can be configured either in 7-bit (default) or in 10-bit addressing mode, by setting the OA1MODE bit of the I2C_OAR1 register.

OA1 is enabled by setting the OA1EN bit of the I2C_OAR1 register.

If an additional slave addresses are required, the second slave address OA2 can be configured. Up to seven OA2 LSBs can be masked, by configuring the OA2MSK[2:0] bitfield of the I2C_OAR2 register. Therefore, for OA2MSK[2:0] configured from 1 to 6, only OA2[7:2], OA2[7:3], OA2[7:4], OA2[7:5], OA2[7:6], or OA2[7] are compared with the received address. When OA2MSK[2:0] is other than 0, the address comparator for OA2 excludes the I2C reserved addresses (0000 XXX and 1111 XXX) and they are not acknowledged. If OA2MSK[2:0] = 7, all received 7-bit addresses are acknowledged (except reserved addresses). OA2 is always a 7-bit address.

When enabled through the specific bit, the reserved addresses can be acknowledged if they are programmed in the I2C_OAR1 or I2C_OAR2 register with OA2MSK[2:0] = 0.

OA2 is enabled by setting the OA2EN bit of the I2C_OAR2 register.

The general call address is enabled by setting the GCEN bit of the I2C_CR1 register.

When the I2C peripheral is selected by one of its enabled addresses, the ADDR interrupt status flag is set, and an interrupt is generated if the ADDRIE bit is set.

By default, the slave uses its clock stretching capability, which means that it stretches the SCL signal at low level when required, to perform software actions. If the master does not
support clock stretching, I2C must be configured with NOSTRETCH = 1 in the I2C_CR1 register.

After receiving an ADDR interrupt, if several addresses are enabled, the user must read the ADDCODE[6:0] bitfield of the I2C_ISR register to check which address matched. The DIR flag must also be checked to know the transfer direction.

**Slave with clock stretching**

As long as the NOSTRETCH bit of the I2C_CR1 register is zero (default), the I2C peripheral operating as an I²C-bus slave stretches the SCL signal in the following situations:

- The ADDR flag is set and the received address matches with one of the enabled slave addresses.
  The stretch is released when the software clears the ADDR flag by setting the ADDRCF bit.
- In transmission, the previous data transmission is completed and no new data is written in I2C_TXDR register, or the first data byte is not written when the ADDR flag is cleared (TXE = 1).
  The stretch is released when the data is written to the I2C_TXDR register.
- In reception, the I2C_RXDR register is not read yet and a new data reception is completed.
  The stretch is released when I2C_RXDR is read.
- In slave byte control mode (SBC bit set) with reload (RELOAD bit set), the last data byte transfer is finished (TCR bit set).
  The stretch is released when then TCR is cleared by writing a non-zero value in the NBYTES[7:0] bitfield.
- After SCL falling edge detection.
  The stretch is released after \[(SDADEL + SCLDEL + 1) \times (PRESCL + 1) + 1\] x tI2CCLK period.

**Slave without clock stretching**

As long as the NOSTRETCH bit of the I2C_CR1 register is set, the I2C peripheral operating as an I²C-bus slave does not stretch the SCL signal.

The SCL clock is not stretched while the ADDR flag is set.

In transmission, the data must be written in the I2C_TXDR register before the first SCL pulse corresponding to its transfer occurs. If not, an underrun occurs, the OVR flag is set in the I2C_ISR register and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set. The OVR flag is also set when the first data transmission starts and the STOPF bit is still set (has not been cleared). Therefore, if the user clears the STOPF flag of the previous transfer only after writing the first data to be transmitted in the next transfer, it ensures that the OVR status is provided, even for the first data to be transmitted.

In reception, the data must be read from the I2C_RXDR register before the ninth SCL pulse (ACK pulse) of the next data byte occurs. If not, an overrun occurs, the OVR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.
Slave byte control mode

To allow byte ACK control in slave reception mode, the slave byte control mode must be enabled, by setting the SBC bit of the I2C_CR1 register. This is required to comply with SMBus standards.

The reload mode must be selected to allow byte ACK control in slave reception mode (RELOAD = 1). To get control of each byte, NBYTES[7:0] must be initialized to 0x1 in the ADDR interrupt subroutine, and reloaded to 0x1 after each received byte. When the byte is received, the TCR bit is set, stretching the SCL signal low between the eighth and ninth SCL pulses. The user can read the data from the I2C_RXDR register, and then decide to acknowledge it or not by configuring the ACK bit of the I2C_CR2 register. The SCL stretch is released by programming NBYTES to a non-zero value: the acknowledge or not-acknowledge is sent, and the next byte can be received.

NBYTES[7:0] can be loaded with a value greater than 0x1. Receiving then continues until the corresponding number of bytes are received.

**Note:** The SBC bit must be configured when the I2C peripheral is disabled, when the slave is not addressed, or when ADDR = 1.
The RELOAD bit value can be changed when ADDR = 1, or when TCR = 1.

**Caution:** The slave byte control mode is not compatible with NOSTRETCH mode. Setting SBC when NOSTRETCH = 1 is not allowed.

**Figure 636. Slave initialization flow**

1. SBC must be set to support SMBus features.
Slave transmitter

A transmit interrupt status (TXIS) flag is generated when the I2C_TXDR register becomes empty. An interrupt is generated if the TXIE bit of the I2C_CR1 register is set. The TXIS flag is cleared when the I2C_TXDR register is written with the next data byte to transmit.

When NACK is received, the NACKF flag is set in the I2C_ISR register and an interrupt is generated if the NACKIE bit of the I2C_CR1 register is set. The slave automatically releases the SCL and SDA lines to let the master perform a STOP or a RESTART condition. The TXIS bit is not set when a NACK is received.

When STOP is received and the STOPIE bit of the I2C_CR1 register is set, the STOPF flag of the I2C_ISR register is set and an interrupt is generated. In most applications, the SBC bit is usually programmed to 0. In this case, if TXE = 0 when the slave address is received (ADDR = 1), the user can choose either to send the content of the I2C_TXDR register as the first data byte, or to flush the I2C_TXDR register, by setting the TXE bit in order to program a new data byte.

In slave byte control mode (SBC = 1), the number of bytes to transmit must be programmed in NBYTES[7:0] in the address match interrupt subroutine (ADDR = 1). In this case, the number of TXIS events during the transfer corresponds to the value programmed in NBYTES[7:0].

Caution: When NOSTRETCH = 1, the SCL clock is not stretched while the ADDR flag is set, so the user cannot flush the I2C_TXDR register content in the ADDR subroutine to program the first data byte. The first data byte to send must be previously programmed in the I2C_TXDR register:

- This data can be the one written in the last TXIS event of the previous transmission message.
- If this data byte is not the one to send, the I2C_TXDR register can be flushed, by setting the TXE bit, to program a new data byte. The STOPF bit must be cleared only after these actions. This guarantees that they are executed before the first data transmission starts, following the address acknowledge.

If STOPF is still set when the first data transmission starts, an underrun error is generated (the OVR flag is set).

If a TXIS event (transmit interrupt or transmit DMA request) is required, the user must set the TXIS bit in addition to the TXE bit, to generate the event.
Slave initialization

I2C_ISR.ADDR = 1?

No

Yes

Read ADDCODE and DIR in I2C_ISR
Optional: Set I2C_ISR.TXE = 1
Set I2C_ICR.ADDRCF

I2C_ISR.TXIS = 1?

No

Yes

Write I2C_TXDR.TXDATA
Figure 638. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1

Slave transmission

Slave initialization

I2C_ISR.TXIS = 1?

No

Yes

Write I2C_TXDR.TXDATA

I2C_ISR.STOPF = 1?

No

Yes

Optional: Set I2C_ISR.TXE = 1 and I2C_ISR.TXIS=1

Set I2C_ICR.STOPCF
Figure 639. Transfer bus diagrams for I2C slave transmitter (mandatory events only)

Example I2C slave transmitter 3 bytes with 1st data flushed, NOSTRETCH=0:

EV1: ADDR ISR: check ADDCODE and DIR, set TXE, set ADDRCF
EV2: TXIS ISR: wr data1
EV3: TXIS ISR: wr data2
EV4: TXIS ISR: wr data3
EV5: TXIS ISR: wr data4 (not sent)

Example I2C slave transmitter 3 bytes without 1st data flush, NOSTRETCH=0:

EV1: ADDR ISR: check ADDCODE and DIR, set TXE, set ADDRCF
EV2: TXIS ISR: wr data2
EV3: TXIS ISR: wr data3
EV4: TXIS ISR: wr data4 (not sent)

Example I2C slave transmitter 3 bytes, NOSTRETCH=1:

EV1: wr data1
EV2: TXIS ISR: wr data2
EV3: TXIS ISR: wr data3
EV4: TXIS ISR: wr data4 (not sent)
EV5: STOPF ISR: (optional: set TXE and TXIS), set STOPCF
Slave receiver

The RXNE bit of the I2C_ISR register is set when the I2C_RXDR is full, which generates an interrupt if the RXIE bit of the I2C_CR1 register is set. RXNE is cleared when I2C_RXDR is read.

When a STOP is received and STOPIE is set in I2C_CR1, STOPF is set in I2C_ISR and an interrupt is generated.

Figure 640. Transfer sequence flow for I2C slave receiver, NOSTRETCH = 0
Figure 641. Transfer sequence flow for I2C slave receiver, NOSTRETCH = 1

Slave reception

Slave initialization

I2C_ISR.RXNE = 1? No

Yes

Read I2C_RXDR.RXDATA

I2C_ISR.STOPF = 1? No

Yes

Set I2C_ICR.STOPCF

Figure 642. Transfer bus diagrams for I2C slave receiver (mandatory events only)

Example I2C slave receiver 3 bytes, NOSTRETCH = 0:

EV1: ADDR ISR: check ADDCODE and DIR, set ADDRCF
EV2: RXNE ISR: rd data1
EV3: RXNE ISR: rd data2
EV4: RXNE ISR: rd data3

Example I2C slave receiver 3 bytes, NOSTRETCH = 1:

EV1: RXNE ISR: rd data1
EV2: RXNE ISR: rd data2
EV3: RXNE ISR: rd data3
41.4.9 I2C master mode

I2C master initialization

Before enabling the peripheral, the I2C master clock must be configured, by setting the SCLH and SCLL bits in the I2C_TIMINGR register.

The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C Configuration window.

A clock synchronization mechanism is implemented in order to support multi-master environment and slave clock stretching.

In order to allow clock synchronization:
- The low level of the clock is counted using the SCLL counter, starting from the SCL low level internal detection.
- The high level of the clock is counted using the SCLH counter, starting from the SCL high level internal detection.

I2C detects its own SCL low level after a tSYNC1 delay depending on the SCL falling edge, SCL input noise filters (analog and digital), and SCL synchronization to the I2CxCLK clock.
I2C releases SCL to high level once the SCLL counter reaches the value programmed in the SCLL[7:0] bitfield of the I2C_TIMINGR register.

I2C detects its own SCL high level after a tSYNC2 delay depending on the SCL rising edge, SCL input noise filters (analog and digital), and SCL synchronization to the I2CxCLK clock.
I2C ties SCL to low level once the SCLH counter reaches the value programmed in the SCLH[7:0] bitfield of the I2C_TIMINGR register.

Consequently the master clock period is:

\[ t_{SCL} = t_{SYNC1} + t_{SYNC2} + \left\{ [(SCLH+1) + (SCLL+1)] \times (PRESC+1) \times t_{I2CCLK} \right\} \]

The duration of tSYNC1 depends upon:
- SCL falling slope
- input delay induced by the analog filter (when enabled)
- input delay induced by the digital filter (when enabled): DNF[3:0] \times t_{I2CCLK}
- delay due to SCL synchronization with the I2CCLK clock (two to three I2CCLK periods)

The duration of tSYNC2 depends upon:
- SCL rising slope
- input delay induced by the analog filter (when enabled)
- input delay induced by the digital filter (when enabled): DNF[3:0] \times t_{I2CCLK}
- delay due to SCL synchronization with the I2CCLK clock (two to three I2CCLK periods)
Figure 643. Master clock generation

SCL master clock generation

- SCL high level detected
- SCLH counter starts
- SCL released
- SCL driven low
- SCL low level detected
- SCLL counter starts
- SCL low level detected
- SCLL driven low by another device
- SCLL counter starts
- SCL released
- SCL high level detected
- SCLH counter starts
- SCL high level detected
- SCLH counter starts
- SCL released
- SCL driven low by another device
- SCL driven low
- tSYNC1
- tSYNC2

SCL master clock synchronization

- SCL high level detected
- SCLH counter starts
- SCL driven low by another device
- SCL low level detected
- SCLL counter starts
- SCL driven low by another device
- SCL released
- SCL driven low by another device
- SCL high level detected
- SCLH counter starts
- SCL driven low by another device
- SCL released
Caution: For compliance with the I²C-bus or SMBus specification, the master clock must respect the timings in the following table.

### Table 388. I²C-bus and SMBus specification clock timings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Standard-mode (Sm)</th>
<th>Fast-mode (Fm)</th>
<th>Fast-mode Plus (Fm+)</th>
<th>SMBus</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
<td>Min</td>
<td>Max</td>
<td>Min</td>
</tr>
<tr>
<td>f_{SCL}</td>
<td>SCL clock frequency</td>
<td></td>
<td>100</td>
<td></td>
<td>400</td>
<td></td>
</tr>
<tr>
<td>t_{HD:STA}</td>
<td>Hold time (repeated) START condition</td>
<td>4.0</td>
<td></td>
<td>0.6</td>
<td></td>
<td>0.26</td>
</tr>
<tr>
<td>t_{SU:STA}</td>
<td>Set-up time for a repeated START condition</td>
<td>4.7</td>
<td></td>
<td>0.6</td>
<td></td>
<td>0.26</td>
</tr>
<tr>
<td>t_{SU:STO}</td>
<td>Set-up time for STOP condition</td>
<td>4.0</td>
<td></td>
<td>0.6</td>
<td></td>
<td>0.26</td>
</tr>
<tr>
<td>t_{BUF}</td>
<td>Bus free time between a STOP and START condition</td>
<td>4.7</td>
<td></td>
<td>1.3</td>
<td></td>
<td>0.5</td>
</tr>
<tr>
<td>t_{LOW}</td>
<td>Low period of the SCL clock</td>
<td>4.7</td>
<td></td>
<td>1.3</td>
<td></td>
<td>0.5</td>
</tr>
<tr>
<td>t_{HIGH}</td>
<td>High period of the SCL clock</td>
<td>4.0</td>
<td></td>
<td>0.6</td>
<td></td>
<td>0.26</td>
</tr>
<tr>
<td>t_r</td>
<td>Rise time of both SDA and SCL signals</td>
<td></td>
<td>1000</td>
<td></td>
<td>300</td>
<td></td>
</tr>
<tr>
<td>t_f</td>
<td>Fall time of both SDA and SCL signals</td>
<td></td>
<td>300</td>
<td></td>
<td>300</td>
<td></td>
</tr>
</tbody>
</table>

Note: The SCLL[7:0] bitfield also determines the $t_{BUF}$ and $t_{SU:STA}$ timings and SCLH[7:0] the $t_{HD:STA}$ and $t_{SU:STO}$ timings.

Refer to Section 41.4.10 for examples of I2C_TIMINGR settings versus the I2CCLK frequency.

**Master communication initialization (address phase)**

To initiate the communication with a slave to address, set the following bitfields of the I2C_CR2 register:
- ADD10: addressing mode (7-bit or 10-bit)
- SADD[9:0]: slave address to send
- RD_WRN: transfer direction
- HEAD10R: in case of 10-bit address read, this bit determines whether the header only (for direction change) or the complete address sequence is sent.
- NBYTES[7:0]: the number of bytes to transfer; if equal to or greater than 255 bytes, the bitfield must initially be set to 0xFF.

Note: Changing these bitfields is not allowed as long as the START bit is set.

Before launching the communication, make sure that the I²C-bus is idle. This can be checked using the bus idle detection function or by verifying that the IDR bits of the GPIOs selected as SDA and SCL are set. Any low-level incident on the I²C-bus lines that coincides with the START condition asserted by the I2C peripheral may cause its deadlock if not filtered out by the input filters. If such incidents cannot be prevented, design the software so that it restores the normal operation of the I2C peripheral in case of a deadlock, by toggling the PE bit of the I2C_CR1 register.
To launch the communication, set the START bit of the I2C_CR2 register. The master then automatically sends a START condition followed by the slave address as soon as it detects that the bus is free (BUSY = 0) and after the $t_{BUF}$ delay from a previous STOP condition expires.

In case of an arbitration loss, the master automatically switches back to slave mode and can acknowledge its own address if it is addressed as a slave.

**Note:** The START bit is reset by hardware when the slave address is sent on the bus, whatever the received acknowledge value. The START bit is also reset by hardware upon arbitration loss.

In 10-bit addressing mode, the master automatically keeps resending the slave address in a loop until the first address byte (first seven address bits) is acknowledged by the slave. Setting the ADDRCF bit makes I2C quit that loop.

If the I2C peripheral is addressed as a slave (ADDR = 1) while the START bit is set, the I2C peripheral switches to slave mode and the START bit is cleared when the ADDRCF bit is set.

**Note:** The same procedure is applied for a repeated start condition. In this case, BUSY = 1.

---

**Initialization of a master receiver addressing a 10-bit address slave**

If the slave address is in 10-bit format, the user can choose to send the complete read sequence, by clearing the HEAD10R bit of the I2C_CR2 register. In this case, the master automatically sends the following complete sequence after the START bit is set:

(REW)START + Slave address 10-bit header Write + Slave address second byte +
(REW)START + Slave address 10-bit header Read.

---

**Figure 645. 10-bit address read access with HEAD10R = 0**

---

**Figure 644. Master initialization flow**

---
If the master addresses a 10-bit address slave, transmits data to this slave and then reads data from the same slave, a master transmission flow must be done first. Then a repeated START is set with the 10-bit slave address configured with HEAD10R = 1. In this case, the master sends this sequence:

RESTART + Slave address 10-bit header Read.

**Figure 646. 10-bit address read access with HEAD10R = 1**

Master transmitter

In the case of a write transfer, the TXIS flag is set after each byte transmission, after the ninth SCL pulse when an ACK is received.

A TXIS event generates an interrupt if the TXIE bit of the I2C_CR1 register is set. The flag is cleared when the I2C_TXDR register is written with the next data byte to transmit.

The number of TXIS events during the transfer corresponds to the value programmed in NBYTES[7:0]. If the total number of data bytes to transmit is greater than 255, the reload mode must be selected by setting the RELOAD bit in the I2C_CR2 register. In this case, when the NBYTES[7:0] number of data bytes is transferred, the TCR flag is set and the SCL line is stretched low until NBYTES[7:0] is written with a non-zero value.

When RELOAD = 0 and the number of data bytes defined in NBYTES[7:0] is transferred:

- In automatic end mode (AUTOEND = 1), a STOP condition is automatically sent.
- In software end mode (AUTOEND = 0), the TC flag is set and the SCL line is stretched low, to perform software actions:
  - A RESTART condition can be requested by setting the START bit of the I2C_CR2 register with the proper slave address configuration and the number of bytes to transfer. Setting the START bit clears the TC flag and sends the START condition on the bus.
  - A STOP condition can be requested by setting the STOP bit of the I2C_CR2 register. This clears the TC flag and sends a STOP condition on the bus.

When a NACK is received, the TXIS flag is not set and a STOP condition is automatically sent. the NACKF flag of the I2C_ISR register is set. An interrupt is generated if the NACKIE bit is set.
Figure 647. Transfer sequence flow for I2C master transmitter, $N \leq 255$ bytes

1. **Master transmission**
   - **Master initialization**
   - **NBYTES = N**
     - **AUTOEND = 0 for RESTART, 1 for STOP**
     - **Configure slave address**
     - **Set I2C_CR2.START**
   - **I2C_ISR.NACKF = 1?**
     - **No**
     - **Yes**
       - **End**
   - **I2C_ISR.TXIS = 1?**
     - **No**
     - **Yes**
       - **Write I2C_TXDR**
       - **NBYTES transmitted?**
         - **No**
           - **Set I2C_CR2.START with slave address NBYTES ...**
         - **Yes**
           - **I2C_ISR.TC = 1?**
             - **No**
               - **End**
             - **Yes**
Figure 648. Transfer sequence flow for I2C master transmitter, N > 255 bytes

- **Master initialization**
  - Set I2C_CR2.START
  - Configure slave address
  - NBYTES = 0xFF; N = N - 255
  - RELOAD = 1

- **I2C_ISR.NACKF**
  - Yes: End
  - No:
    - I2C_ISR.TXIS = 1?
      - Yes: Write I2C_TXDR
        - NBYTES transmitted?
          - Yes: IF N < 256
            - NBYTES = N; N = 0; RELOAD = 0
            - AUTOEND = 0 for RESTART, 1 for STOP
          - ELSE
            - NBYTES = 0xFF; N = N - 255
            - RELOAD = 1
          - Set I2C_CR2.START with slave address
            - NBYTES _
        - No: I2C_ISR.TC = 1?
          - Yes: IF N < 256
            - NBYTES = N; N = 0; RELOAD = 0
          - ELSE
            - NBYTES = 0xFF; N = N - 255
            - RELOAD = 1
          - Set I2C_CR2.START with slave address
            - NBYTES _
      - No: End
Figure 649. Transfer bus diagrams for I2C master transmitter
(mandatory events only)

Example I2C master transmitter 2 bytes, automatic end mode (STOP)

INIT: program Slave address, program NBYTES = 2, AUTOEND=1, set START
EV1: TXIS ISR: wr data1
EV2: TXIS ISR: wr data2

Example I2C master transmitter 2 bytes, software end mode (RESTART)

INIT: program Slave address, program NBYTES = 2, AUTOEND=0, set START
EV1: TXIS ISR: wr data1
EV2: TXIS ISR: wr data2
EV3: TC ISR: program Slave address, program NBYTES = N, set START
Master receiver

In the case of a read transfer, the RXNE flag is set after each byte reception, after the eighth SCL pulse. An RXNE event generates an interrupt if the RXIE bit of the I2C_CR1 register is set. The flag is cleared when I2C_RXDR is read.

If the total number of data bytes to receive is greater than 255, select the reload mode, by setting the RELOAD bit of the I2C_CR2 register. In this case, when the NBYTES[7:0] number of data bytes is transferred, the TCR flag is set and the SCL line is stretched low until NBYTES[7:0] is written with a non-zero value.

When RELOAD = 0 and he number of data bytes defined in NBYTES[7:0] is transferred:

- In automatic end mode (AUTOEND = 1), a NACK and a STOP are automatically sent after the last received byte.
- In software end mode (AUTOEND = 0), a NACK is automatically sent after the last received byte. The TC flag is set and the SCL line is stretched low in order to allow software actions:
  - A RESTART condition can be requested by setting the START bit of the I2C_CR2 register, with the proper slave address configuration and the number of bytes to transfer. Setting the START bit clears the TC flag and the START condition, followed by slave address, are sent on the bus.
  - A STOP condition can be requested by setting the STOP bit of the I2C_CR2 register. This clears the TC flag and sends a STOP condition on the bus.
Figure 650. Transfer sequence flow for I2C master receiver, N ≤ 255 bytes

Master reception

Master initialization

NBYTES = N
AUTOEND = 0 for RESTART, 1 for STOP
Configure slave address
Set I2C_CR2.START

I2C_ISR.RXNE = 1?
No
Yes

Read I2C_RXDR

NBYTES received?
No
Yes

I2C_ISR.TC = 1?
No
Set I2C_CR2.START with slave address NBYTES ...
Yes

End
Figure 651. Transfer sequence flow for I2C master receiver, N > 255 bytes

1. Master initialization
   - NBYTES = 0xFF; N=N-255
   - RELOAD = 1
   - Configure slave address
   - Set I2C_CR2.START

2. I2C_ISR.RXNE = 1?
   - No
   - Yes
     - Read I2C_RXDR
     - NBYTES received?
       - No
         - Set I2C_CR2.START with slave address NBYTES ...
       - Yes
         - I2C_ISR.TC = 1?
           - No
             - IF N< 256
               NBYTES =N; N=0;RELOAD=0
               AUTOEND=0 for RESTART, 1 for STOP
               ELSE
               NBYTES =0xFF;N=N-255
               RELOAD=1
           - Yes
             - End
41.4.10 I2C_TIMINGR register configuration examples

The following tables provide examples of how to program the I2C_TIMINGR to obtain timings compliant with the I²C-bus specification. To get more accurate configuration values, use the STM32CubeMX tool (I2C Configuration window).
### Table 389. Timing settings for $f_{I2CCLK}$ of 8 MHz

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Standard-mode (Sm)</th>
<th>Fast-mode (Fm)</th>
<th>Fast-mode Plus (Fm+)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10 kHz</td>
<td>100 kHz</td>
<td>400 kHz</td>
</tr>
<tr>
<td>PRESC[3:0]</td>
<td>0x1</td>
<td>0x1</td>
<td>0x0</td>
</tr>
<tr>
<td>SCLL[7:0]</td>
<td>0xC7</td>
<td>0x13</td>
<td>0x9</td>
</tr>
<tr>
<td>$t_{SCLL}$</td>
<td>200 x 250 ns = 50 µs</td>
<td>20 x 250 ns = 5.0 µs</td>
<td>10 x 125 ns = 1250 ns</td>
</tr>
<tr>
<td>SCLH[7:0]</td>
<td>0xC3</td>
<td>0xF</td>
<td>0x3</td>
</tr>
<tr>
<td>$t_{SCLH}$</td>
<td>196 x 250 ns = 49 µs</td>
<td>16 x 250 ns = 4.0 µs</td>
<td>4 x 125 ns = 500 ns</td>
</tr>
<tr>
<td>$t_{SCL}$&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>~100 µs&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>~10 µs&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>~2.5 µs&lt;sup&gt;(3)&lt;/sup&gt;</td>
</tr>
<tr>
<td>SDADEL[3:0]</td>
<td>0x2</td>
<td>0x2</td>
<td>0x1</td>
</tr>
<tr>
<td>$t_{SDADEL}$</td>
<td>2 x 250 ns = 500 ns</td>
<td>2 x 250 ns = 500 ns</td>
<td>1 x 125 ns = 125 ns</td>
</tr>
<tr>
<td>SCLDEL[3:0]</td>
<td>0xC3</td>
<td>0xF</td>
<td>0x3</td>
</tr>
<tr>
<td>$t_{SCLDEL}$</td>
<td>5 x 250 ns = 1250 ns</td>
<td>5 x 250 ns = 1250 ns</td>
<td>4 x 125 ns = 500 ns</td>
</tr>
</tbody>
</table>

1. $t_{SCL}$ is greater than $t_{SCLL} + t_{SCLH}$ due to SCL internal detection delay. Values provided for $t_{SCL}$ are examples only.
2. $t_{SYNC1} + t_{SYNC2}$ minimum value is $4 \times t_{I2CCLK} = 500$ ns. Example with $t_{SYNC1} + t_{SYNC2} = 1000$ ns.
3. $t_{SYNC1} + t_{SYNC2}$ minimum value is $4 \times t_{I2CCLK} = 500$ ns. Example with $t_{SYNC1} + t_{SYNC2} = 750$ ns.
4. $t_{SYNC1} + t_{SYNC2}$ minimum value is $4 \times t_{I2CCLK} = 500$ ns. Example with $t_{SYNC1} + t_{SYNC2} = 655$ ns.

### Table 390. Timing settings for $f_{I2CCLK}$ of 16 MHz

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Standard-mode (Sm)</th>
<th>Fast-mode (Fm)</th>
<th>Fast-mode Plus (Fm+)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10 kHz</td>
<td>100 kHz</td>
<td>400 kHz</td>
</tr>
<tr>
<td>PRESC[3:0]</td>
<td>0x3</td>
<td>0x3</td>
<td>0x1</td>
</tr>
<tr>
<td>SCLL[7:0]</td>
<td>0xC7</td>
<td>0x13</td>
<td>0x9</td>
</tr>
<tr>
<td>$t_{SCLL}$</td>
<td>200 x 250 ns = 50 µs</td>
<td>20 x 250 ns = 5.0 µs</td>
<td>10 x 125 ns = 1250 ns</td>
</tr>
<tr>
<td>SCLH[7:0]</td>
<td>0xC3</td>
<td>0xF</td>
<td>0x3</td>
</tr>
<tr>
<td>$t_{SCLH}$</td>
<td>196 x 250 ns = 49 µs</td>
<td>16 x 250 ns = 4.0 µs</td>
<td>4 x 125 ns = 500 ns</td>
</tr>
<tr>
<td>$t_{SCL}$&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>~100 µs&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>~10 µs&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>~2.5 µs&lt;sup&gt;(3)&lt;/sup&gt;</td>
</tr>
<tr>
<td>SDADEL[3:0]</td>
<td>0x2</td>
<td>0x2</td>
<td>0x2</td>
</tr>
<tr>
<td>$t_{SDADEL}$</td>
<td>2 x 250 ns = 500 ns</td>
<td>2 x 250 ns = 500 ns</td>
<td>2 x 125 ns = 250 ns</td>
</tr>
<tr>
<td>SCLDEL[3:0]</td>
<td>0xC3</td>
<td>0xF</td>
<td>0x3</td>
</tr>
<tr>
<td>$t_{SCLDEL}$</td>
<td>5 x 250 ns = 1250 ns</td>
<td>5 x 250 ns = 1250 ns</td>
<td>4 x 125 ns = 500 ns</td>
</tr>
</tbody>
</table>

1. $t_{SCL}$ is greater than $t_{SCLL} + t_{SCLH}$ due to SCL internal detection delay. Values provided for $t_{SCL}$ are examples only.
2. $t_{SYNC1} + t_{SYNC2}$ minimum value is $4 \times t_{I2CCLK} = 250$ ns. Example with $t_{SYNC1} + t_{SYNC2} = 1000$ ns.
3. $t_{SYNC1} + t_{SYNC2}$ minimum value is $4 \times t_{I2CCLK} = 250$ ns. Example with $t_{SYNC1} + t_{SYNC2} = 750$ ns.
4. $t_{SYNC1} + t_{SYNC2}$ minimum value is $4 \times t_{I2CCLK} = 250$ ns. Example with $t_{SYNC1} + t_{SYNC2} = 500$ ns.
41.4.11 SMBus specific features

**Introduction**

The system management bus (SMBus) is a two-wire interface through which various devices can communicate with each other and with the rest of the system. It is based on operation principles of the I²C-bus. The SMBus provides a control bus for system and power management related tasks.

The I2C peripheral is compatible with the SMBus specification (http://smbus.org).

The system management bus specification refers to three types of devices:

- **Slave** is a device that receives or responds to a command.
- **Master** is a device that issues commands, generates clocks, and terminates the transfer.
- **Host** is a specialized master that provides the main interface to the system CPU. A host must be a master-slave and must support the SMBus host notify protocol. Only one host is allowed in a system.

The I2C peripheral can be configured as a master or a slave device, and also as a host.

**Bus protocols**

There are eleven possible command protocols for any given device. A device can use any or all of them to communicate. The protocols are: Quick Command, Send Byte, Receive Byte, Write Byte, Write Word, Read Byte, Read Word, Process Call, Block Read, Block Write, and Block Write-Block Read Process Call. The protocols must be implemented by the user software.
For more details on these protocols, refer to the SMBus specification (http://smbus.org).

STM32CubeMX implements an SMBus stack thanks to X-CUBE-SMBUS, a downloadable software pack that allows basic SMBus configuration per I2C instance.

**Address resolution protocol (ARP)**

SMBus slave address conflicts can be resolved by dynamically assigning a new unique address to each slave device. To provide a mechanism to isolate each device for the purpose of address assignment, each device must implement a unique 128-bit device identifier (UDID). In the I2C peripheral, is implemented by software.

The I2C peripheral supports the Address resolution protocol (ARP). The SMBus device default address (0b1100 001) is enabled by setting the SMBDEN bit of the I2C_CR1 register. The ARP commands must be implemented by the user software.

Arbitration is also performed in slave mode for ARP support.

For more details on the SMBus address resolution protocol, refer to the SMBus specification (http://smbus.org).

**Received command and data acknowledge control**

A SMBus receiver must be able to NACK each received command or data. In order to allow the ACK control in slave mode, the slave byte control mode must be enabled, by setting the SBC bit of the I2C_CR1 register. Refer to **Slave byte control mode** for more details.

**Host notify protocol**

To enable the host notify protocol, set the SMBHEN bit of the I2C_CR1 register. The I2C peripheral then acknowledges the SMBus host address (0b0001 000).

When this protocol is used, the device acts as a master and the host as a slave.

**SMBus alert**

The I2C peripheral supports the SMBALERT# optional signal through the SMBA pin. With the SMBALERT# signal, an SMBus slave device can signal to the SMBus host that it wants to talk. The host processes the interrupt and simultaneously accesses all SMBALERT# devices through the alert response address (0b0001 100). Only the device/devices which pulled SMBALERT# low acknowledges/acknowledge the alert response address.

When the I2C peripheral is configured as an SMBus slave device (SMBHEN = 0), the SMBA pin is pulled low by setting the ALERTEN bit of the I2C_CR1 register. The alert response address is enabled at the same time.

When the I2C peripheral is configured as an SMBus host (SMBHEN = 1), the ALERT flag of the I2C_ISR register is set when a falling edge is detected on the SMBA pin and ALERTEN = 1. An interrupt is generated if the ERRIE bit of the I2C_CR1 register is set. When ALERTEN = 0, the alert line is considered high even if the external SMBA pin is low.

**Note:** If the SMBus alert pin is not required, keep the ALERTEN bit cleared. The SMBA pin can then be used as a standard GPIO.

**Packet error checking**

A packet error checking mechanism introduced in the SMBus specification improves reliability and communication robustness. The packet error checking is implemented by appending a packet error code (PEC) at the end of each message transfer. The PEC is
calculated by using the $C(x) = x^8 + x^2 + x + 1$ CRC-8 polynomial on all the message bytes (including addresses and read/write bits).

The I2C peripheral embeds a hardware PEC calculator and allows a not acknowledge to be sent automatically when the received byte does not match the hardware calculated PEC.

**Timeouts**

To comply with the SMBus timeout specifications, the I2C peripheral embeds hardware timers.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{\text{TIMEOUT}}$</td>
<td>Detect clock low timeout</td>
<td>25</td>
<td>35</td>
</tr>
<tr>
<td>$t_{\text{LOW:SEXT}}^{(1)}$</td>
<td>Cumulative clock low extend time (slave device)</td>
<td>-</td>
<td>25</td>
</tr>
<tr>
<td>$t_{\text{LOW:MEXT}}^{(2)}$</td>
<td>Cumulative clock low extend time (master device)</td>
<td>-</td>
<td>10</td>
</tr>
</tbody>
</table>

1. $t_{\text{LOW:SEXT}}$ is the cumulative time a given slave device is allowed to extend the clock cycles in one message from the initial START to the STOP. It is possible that another slave device or the master also extends the clock causing the combined clock low extend time to be greater than $t_{\text{LOW:SEXT}}$. Therefore, this parameter is measured with the slave device as the sole target of a full-speed master.

2. $t_{\text{LOW:MEXT}}$ is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from START-to-ACK, ACK-to-ACK, or ACK-to-STOP. It is possible that a slave device or another master also extends the clock, causing the combined clock low time to be greater than $t_{\text{LOW:MEXT}}$ on a given byte. Therefore, this parameter is measured with a full speed slave device as the sole target of the master.
Bus idle detection

A master can assume that the bus is free if it detects that the clock and data signals have been high for \( t_{\text{IDLE}} > t_{\text{HIGH,MAX}} \) (refer to I2C timings).

This timing parameter covers the condition where a master is dynamically added to the bus, and may not have detected a state transition on the SMBCLK or SMBDAT lines. In this case, the master must wait long enough to ensure that a transfer is not currently in progress. The I2C peripheral supports a hardware bus idle detection.

41.4.12 SMBus initialization

In addition to the I2C initialization for the I²C-bus, the use of the peripheral for the SMBus communication requires some extra initialization steps.

Received command and data acknowledge control (slave mode)

An SMBus receiver must be able to NACK each received command or data. To allow ACK control in slave mode, the slave byte control mode must be enabled, by setting the SBC bit of the I2C_CR1 register. Refer to Slave byte control mode for more details.

Specific addresses (slave mode)

The specific SMBus addresses must be enabled if required. Refer to Bus idle detection for more details.

The SMBus device default address (0b1100 001) is enabled by setting the SMBDEN bit of the I2C_CR1 register.

The SMBus host address (0b0001 000) is enabled by setting the SMBHEN bit of the I2C_CR1 register.

The alert response address (0b0001100) is enabled by setting the ALERTEN bit of the I2C_CR1 register.

Packet error checking

PEC calculation is enabled by setting the PECEN bit of the I2C_CR1 register. Then the PEC transfer is managed with the help of the hardware byte counter associated with the NBYTES[7:0] bitfield of the I2C_CR2 register. The PECEN bit must be configured before enabling the I2C.

The PEC transfer is managed with the hardware byte counter, so the SBC bit must be set when interfacing the SMBus in slave mode. The PEC is transferred after transferring NBYTES[7:0] - 1 data bytes, if the PECBYTE bit is set and the RELOAD bit is cleared. If RELOAD is set, PECBYTE has no effect.

Caution: Changing the PECEN configuration is not allowed when the I2C peripheral is enabled.

<table>
<thead>
<tr>
<th>Mode</th>
<th>SBC bit</th>
<th>RELOAD bit</th>
<th>AUTOEND bit</th>
<th>PECBYTE bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master Tx/Rx NBYTES + PEC+ STOP</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Master Tx/Rx NBYTES + PEC + ReSTART</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Slave Tx/Rx with PEC</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 393. SMBus with PEC configuration
Timeout detection

The timeout detection is enabled by setting the TIMOUTEN and TEXTEN bits of the I2C_TIMEOUTR register. The timers must be programmed in such a way that they detect a timeout before the maximum time given in the SMBus specification.

$t_{\text{TIMEOUT}}$ check

To check the $t_{\text{TIMEOUT}}$ parameter, load the 12-bit TIMEOUTA[11:0] bitfield with the timer reload value. Keep the TIDLE bit at 0 to detect the SCL low level timeout.

Then set the TIMOUTEN bit of the I2C_TIMEOUTR register, to enable the timer.

If SCL is tied low for longer than the $(\text{TIMEOUT}A + 1) \times 2048 \times t_{\text{I2CCLK}}$ period, the TIMEOUT flag of the I2C_ISR register is set.

Refer to Table 394.

Caution: Changing the TIMEOUTA[11:0] bitfield and the TIDLE bit values is not allowed when the TIMOUTEN bit is set.

$t_{\text{LOW:SEXT}}$ and $t_{\text{LOW:MEXT}}$ check

A 12-bit timer associated with the TIMEOUTB[11:0] bitfield allows checking $t_{\text{LOW:SEXT}}$ for the I2C peripheral operating as a slave, or $t_{\text{LOW:MEXT}}$ when it operates as a master. As the standard only specifies a maximum, the user can choose the same value for both. The timer is then enabled by setting the TEXTEN bit in the I2C_TIMEOUTR register.

If the SMBus peripheral performs a cumulative SCL stretch for longer than the $(\text{TIMEOUT}B + 1) \times 2048 \times t_{\text{I2CCLK}}$ period, and within the timeout interval described in Bus idle detection section, the TIMEOUT flag of the I2C_ISR register is set.

Refer to Table 395.

Caution: Changing the TIMEOUTB[11:0] bitfield value is not allowed when the TEXTEN bit is set.

Bus idle detection

To check the $t_{\text{IDLE}}$ period, the TIMEOUTA[11:0] bitfield associated with 12-bit timer must be loaded with the timer reload value. Keep the TIDLE bit at 1 to detect both SCL and SDA high level timeout. Then set the TIMOUTEN bit of the I2C_TIMEOUTR register to enable the timer.

If both the SCL and SDA lines remain high for longer than the $(\text{TIMEOUT}A + 1) \times 4 \times t_{\text{I2CCLK}}$ period, the TIMEOUT flag of the I2C_ISR register is set.

Refer to Table 396.

Caution: Changing the TIMEOUTA[11:0] bitfield and the TIDLE bit values is not allowed when the TIMOUTEN bit is set.
41.4.13 SMBus I2C_TIMEOUT register configuration examples

The following tables provide examples of settings to reach target t_TIMEOUT, t_LOW:SEXT, t_LOW:MEXT, and t_IDLE timings at different f_I2CCLK frequencies.

<table>
<thead>
<tr>
<th>f_I2CCLK</th>
<th>TIMEOUTA[11:0]</th>
<th>TIDLE</th>
<th>TIMEOUTEN</th>
<th>t_TIMEOUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 MHz</td>
<td>0x61</td>
<td>0</td>
<td>1</td>
<td>98 x 2048 x 125 ns = 25 ms</td>
</tr>
<tr>
<td>16 MHz</td>
<td>0xC3</td>
<td>0</td>
<td>1</td>
<td>196 x 2048 x 62.5 ns = 25 ms</td>
</tr>
<tr>
<td>32 MHz</td>
<td>0x186</td>
<td>0</td>
<td>1</td>
<td>391 x 2048 x 31.25 ns = 25 ms</td>
</tr>
<tr>
<td>48 MHz</td>
<td>0x249</td>
<td>0</td>
<td>1</td>
<td>586 x 2048 x 20.08 ns = 25 ms</td>
</tr>
</tbody>
</table>

Table 395. TIMEOUTB[11:0] for maximum t_LOW:SEXT and t_LOW:MEXT of 8 ms

<table>
<thead>
<tr>
<th>f_I2CCLK</th>
<th>TIMEOUTB[11:0]</th>
<th>TEXTEN</th>
<th>t_LOW:SEXT</th>
<th>t_LOW:MEXT</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 MHz</td>
<td>0x1F</td>
<td>1</td>
<td>32 x 2048 x 125 ns = 8 ms</td>
<td></td>
</tr>
<tr>
<td>16 MHz</td>
<td>0x3F</td>
<td>1</td>
<td>64 x 2048 x 62.5 ns = 8 ms</td>
<td></td>
</tr>
<tr>
<td>32 MHz</td>
<td>0x7C</td>
<td>1</td>
<td>125 x 2048 x 31.25 ns = 8 ms</td>
<td></td>
</tr>
<tr>
<td>48 MHz</td>
<td>0xBB</td>
<td>1</td>
<td>188 x 2048 x 20.08 ns = 8 ms</td>
<td></td>
</tr>
</tbody>
</table>

Table 396. TIMEOUTA[11:0] for maximum t_IDLE of 50 µs

<table>
<thead>
<tr>
<th>f_I2CCLK</th>
<th>TIMEOUTA[11:0]</th>
<th>TIDLE</th>
<th>TIMEOUTEN</th>
<th>t_IDLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 MHz</td>
<td>0x63</td>
<td>1</td>
<td>1</td>
<td>100 x 4 x 125 ns = 50 µs</td>
</tr>
<tr>
<td>16 MHz</td>
<td>0xC7</td>
<td>1</td>
<td>1</td>
<td>200 x 4 x 62.5 ns = 50 µs</td>
</tr>
<tr>
<td>32 MHz</td>
<td>0x18F</td>
<td>1</td>
<td>1</td>
<td>400 x 4 x 31.25 ns = 50 µs</td>
</tr>
<tr>
<td>48 MHz</td>
<td>0x257</td>
<td>1</td>
<td>1</td>
<td>600 x 4 x 20.08 ns = 50 µs</td>
</tr>
</tbody>
</table>

41.4.14 SMBus slave mode

In addition to I2C slave transfer management (refer to Section 41.4.8: I2C slave mode), this section provides extra software flowcharts to support SMBus.

**SMBus slave transmitter**

When using the I2C peripheral in SMBus mode, set the SBC bit to enable the PEC transmission at the end of the programmed number of data bytes. When the PECBYTE bit is set, the number of bytes programmed in NBYTES[7:0] includes the PEC transmission. In that case, the total number of TXIS interrupts is NBYTES[7:0] - 1, and the content of the I2C_PECR register is automatically transmitted if the master requests an extra byte after the transfer of the NBYTES[7:0] - 1 data bytes.

**Caution:** The PECBYTE bit has no effect when the RELOAD bit is set.
Figure 654. Transfer sequence flow for SMBus slave transmitter N bytes + PEC

- Slave initialization
- Read ADDCODE and DIR in I2C_ISR
  - I2C_CR2.NBYTES = N + 1
  - PECBYTE=1
  - Set I2C_ICR.ADDRCF
- Write I2C_TXDR.TXDATA

Figure 655. Transfer bus diagram for SMBus slave transmitter (SBC = 1)

Example SMBus slave transmitter 2 bytes + PEC,

- ADDR
- TXIS
- TXIS
- NBYTES = 3

Legend:
- Transmission
- Reception
- SCL stretch

EV1: ADDR ISR: check ADDCODE, program NBYTES=3, set PECBYTE, set ADDRCF
EV2: TXIS ISR: wr data1
EV3: TXIS ISR: wr data2
SMBus slave receiver

When using the I2C peripheral in SMBus mode, set the SBC bit to enable the PEC checking at the end of the programmed number of data bytes. To allow the ACK control of each byte, the reload mode must be selected (RELOAD = 1). Refer to Slave byte control mode for more details.

To check the PEC byte, the RELOAD bit must be cleared and the PECBYTE bit must be set. In this case, after the receipt of NBYTES[7:0] - 1 data bytes, the next received byte is compared with the internal I2C_PECR register content. A NACK is automatically generated if the comparison does not match, and an ACK is automatically generated if the comparison matches, whatever the ACK bit value. Once the PEC byte is received, it is copied into the I2C_RXDR register like any other data, and the RXNE flag is set.

Upon a PEC mismatch, the PECERR flag is set and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.

If no ACK software control is required, the user can set the PECBYTE bit and, in the same write operation, load NBYTES[7:0] with the number of bytes to receive in a continuous flow. After the receipt of NBYTES[7:0] - 1 bytes, the next received byte is checked as being the PEC.

Caution: The PECBYTE bit has no effect when the RELOAD bit is set.
Figure 656. Transfer sequence flow for SMBus slave receiver N bytes + PEC

1. SMBus slave reception
2. Slave initialization
3. Check if I2C_ISR.ADDR = 1?
   - No: Proceed to next step
   - Yes: Read ADDCODE and DIR in I2C_ISR
     - I2C_CR2.NBYTES = 1, RELOAD = 1
     - PECBYTE = 1
     - Set I2C_ICR.ADDRCF
4. Check if I2C_ISR.RXNE = 1? I2C_ISR.TCR = 1?
   - No: Read I2C_RXDR.RXDATA
   - Yes: Program I2C_CR2.NACK = 0
     - I2C_CR2.NBYTES = 1
     - N = N - 1
5. Check if N = 1?
   - No: Read I2C_RXDR.RXDATA
     - Program RELOAD = 0
     - NACK = 0 and NBYTES = 1
   - Yes: Read I2C_RXDR.RXDATA
8. End
41.4.15 SMBus master mode

In addition to I2C master transfer management (refer to Section 41.4.9: I2C master mode), this section provides extra software flowcharts to support SMBus.

SMBus master transmitter

When the SMBus master wants to transmit the PEC, the PECBYTE bit must be set and the number of bytes must be loaded in the NBYTES[7:0] bitfield, before setting the START bit. In this case, the total number of TXIS interrupts is NBYTES[7:0] - 1. So if the PECBYTE bit is set when NBYTES[7:0] = 0x1, the content of the I2C_PECR register is automatically transmitted.

If the SMBus master wants to send a STOP condition after the PEC, the automatic end mode must be selected (AUTOEND = 1). In this case, the STOP condition automatically follows the PEC transmission.
When the SMBus master wants to send a RESTART condition after the PEC, the software mode must be selected (AUTOEND = 0). In this case, once NBYTES[7:0] - 1 are transmitted, the I2C_PECR register content is transmitted. The TC flag is set after the PEC transmission, stretching the SCL line low. The RESTART condition must be programmed in the TC interrupt subroutine.

**Caution:** The PECBYTE bit has no effect when the RELOAD bit is set.

**Figure 658. Bus transfer diagrams for SMBus master transmitter**

Example SMBus master transmitter 2 bytes + PEC, automatic end mode (STOP)

- INIT: program Slave address, program NBYTES = 3, AUTOEND=1, set PECBYTE, set START
- EV1: TXIS ISR: wr data1
- EV2: TXIS ISR: wr data2

Example SMBus master transmitter 2 bytes + PEC, software end mode (RESTART)

- INIT: program Slave address, program NBYTES = 3, AUTOEND=0, set PECBYTE, set START
- EV1: TXIS ISR: wr data1
- EV2: TXIS ISR: wr data2
- EV3: TC ISR: program Slave address, program NBYTES = N, set START
**SMBus master receiver**

When the SMBus master wants to receive, at the end of the transfer, the PEC followed by a STOP condition, the automatic end mode can be selected (AUTOEND = 1). The PECBYTE bit must be set and the slave address programmed before setting the START bit. In this case, after the receipt of NBYTES[7:0] - 1 data bytes, the next received byte is automatically checked versus the I2C_PECR register content. A NACK response is given to the PEC byte, followed by a STOP condition.

When the SMBus master receiver wants to receive, at the end of the transfer, the PEC byte followed by a RESTART condition, the software mode must be selected (AUTOEND = 0). The PECBYTE bit must be set and the slave address programmed before setting the START bit. In this case, after NBYTES - 1 data have been received, the next received byte is automatically checked versus the I2C_PECR register content. The TC flag is set after the PEC byte reception, stretching the SCL line low. The RESTART condition can be programmed in the TC interrupt subroutine.

**Caution:** The PECBYTE bit has no effect when the RELOAD bit is set.
41.4.16 Wake-up from Stop mode on address match

The I2C peripheral is able to wake up the device from Stop mode (APB clock is off), when the device is addressed. All addressing modes are supported.

The wake-up from Stop mode is enabled by setting the WUPEN bit of the I2C_CR1 register. The HSI16 oscillator must be selected as the clock source for I2CCLK to allow the wake-up from Stop mode.

In Stop mode, the HSI16 oscillator is stopped. Upon detecting START condition, the I2C interface starts the HSI16 oscillator and stretches SCL low until the oscillator wakes up. HSI16 is then used for the address reception.
If the received address matches the device own address, I2C stretches SCL low until the device wakes up. The stretch is released when the ADDR flag is cleared by software. Then the transfer goes on normally.

If the address does not match, the HSI16 oscillator is stopped again and the device does not wake up.

*Note:* When the system clock is used as I2C clock, or when WUPEN = 0, the HSI16 oscillator does not start upon receiving START condition.

Only an ADDR interrupt can wake the device up. Therefore, do not enter Stop mode when I2C is performing a transfer, either as a master or as an addressed slave after the ADDR flag is set. This can be managed by clearing the SLEEPDEEP bit in the ADDR interrupt routine and setting it again only after the STOPF flag is set.

*Caution:* The digital filter is not compatible with the wake-up from Stop mode feature. Before entering Stop mode with the WUPEN bit set, deactivate the digital filter, by writing zero to the DNF[3:0] bitfield.  

*Caution:* The feature is only available when the HSI16 oscillator is selected as the I2C clock.  

*Caution:* Clock stretching must be enabled (NOSTRETCH = 0) to ensure proper operation of the wake-up from Stop mode feature.  

*Caution:* If the wake-up from Stop mode is disabled (WUPEN = 0), the I2C peripheral must be disabled before entering Stop mode (PE = 0).

### 41.4.17 Error conditions

The following errors are the conditions that can cause the communication to fail.

**Bus error (BERR)**

A bus error is detected when a START or a STOP condition is detected and is not located after a multiple of nine SCL clock pulses. START or STOP condition is detected when an SDA edge occurs while SCL is high.

The bus error flag is set only if the I2C peripheral is involved in the transfer as master or addressed slave (that is, not during the address phase in slave mode).

In case of a misplaced START or RESTART detection in slave mode, the I2C peripheral enters address recognition state like for a correct START condition.

When a bus error is detected, the BERR flag of the I2C_ISR register is set, and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.

**Arbitration loss (ARLO)**

An arbitration loss is detected when a high level is sent on the SDA line, but a low level is sampled on the SCL rising edge.

In master mode, arbitration loss is detected during the address phase, data phase and data acknowledge phase. In this case, the SDA and SCL lines are released, the START control bit is cleared by hardware and the master switches automatically to slave mode.

In slave mode, arbitration loss is detected during data phase and data acknowledge phase. In this case, the transfer is stopped and the SCL and SDA lines are released.

When an arbitration loss is detected, the ARLO flag of the I2C_ISR register is set and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.
Overrun/underrun error (OVR)

An overrun or underrun error is detected in slave mode when NOSTRETCH = 1 and:

- In reception when a new byte is received and the RXDR register has not been read yet. The new received byte is lost, and a NACK is automatically sent as a response to the new byte.
- In transmission:
  - When STOPF = 1 and the first data byte must be sent. The content of the I2C_TXDR register is sent if TXE = 0, 0xFF if not.
  - When a new byte must be sent and the I2C_TXDR register has not been written yet, 0xFF is sent.

When an overrun or underrun error is detected, the OVR flag of the I2C_ISR register is set and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.

Packet error checking error (PECERR)

A PEC error is detected when the received PEC byte does not match the I2C_PECR register content. A NACK is automatically sent after the wrong PEC reception.

When a PEC error is detected, the PECERR flag of the I2C_ISR register is set and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.

Timeout error (TIMEOUT)

A timeout error occurs for any of these conditions:

- TIDLE = 0 and SCL remains low for the time defined in the TIMEOUTA[11:0] bitfield: this is used to detect an SMBus timeout.
- TIDLE = 1 and both SDA and SCL remains high for the time defined in the TIMEOUTA[11:0] bitfield: this is used to detect a bus idle condition.
- Master cumulative clock low extend time reaches the time defined in the TIMEOUTB[11:0] bitfield (SMBus tLOW:MEXT parameter).
- Slave cumulative clock low extend time reaches the time defined in the TIMEOUTB[11:0] bitfield (SMBus tLOW:SEXT parameter).

When a timeout violation is detected in master mode, a STOP condition is automatically sent.

When a timeout violation is detected in slave mode, SDA and SCL lines are automatically released.

When a timeout error is detected, the TIMEOUT flag is set in the I2C_ISR register and an interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.

Alert (ALERT)

The ALERT flag is set when the I2C peripheral is configured as a host (SMBHEN = 1), the SMBAlert# signal detection is enabled (ALERTEN = 1), and a falling edge is detected on the SMBA pin. An interrupt is generated if the ERRIE bit of the I2C_CR1 register is set.
41.5 I2C in low-power modes

The following table gives the list of I2C interrupt requests.

### Table 397. Effect of low-power modes to I2C

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect. I2C interrupts cause the device to exit the Sleep mode.</td>
</tr>
<tr>
<td>Stop(1)</td>
<td>The contents of I2C registers are kept.</td>
</tr>
<tr>
<td></td>
<td>– WUPEN = 1 and I2C is clocked by an internal oscillator (HSI16). The address recognition is functional. The I2C address match condition causes the device to exit the Stop mode.</td>
</tr>
<tr>
<td></td>
<td>– WUPEN = 0: the I2C must be disabled before entering Stop mode.</td>
</tr>
<tr>
<td>Standby</td>
<td>The I2C peripheral is powered down. It must be reinitialized after entering Standby mode.</td>
</tr>
</tbody>
</table>

1. Refer to Section 41.3: I2C implementation for information about the Stop modes supported by each instance. If the wake-up from a specific stop mode is not supported, the instance must be disabled before entering that specific Stop mode.

41.6 I2C interrupts

The following table gives the list of I2C interrupt requests.

### Table 398. I2C interrupt requests

<table>
<thead>
<tr>
<th>Interrupt acronym</th>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Enable control bit</th>
<th>Interrupt clear method</th>
<th>Exit Sleep mode</th>
<th>Exit Stop modes</th>
<th>Exit Standby modes</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_EV</td>
<td>Receive buffer not empty</td>
<td>RXNE</td>
<td>RXIE</td>
<td>Read I2C_RXDR register</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Transmit buffer interrupt status</td>
<td>TXIS</td>
<td>TXIE</td>
<td>Write I2C_TXDR register</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>STOP detection interrupt flag</td>
<td>STOPF</td>
<td>STOPIE</td>
<td>Write STOPCF = 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Transfer complete reload</td>
<td>TCR</td>
<td>TCIE</td>
<td>Write I2C_CR2 with NBYTES[7:0] ≠ 0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Transfer complete</td>
<td>TC</td>
<td></td>
<td>Write START = 1 or STOP = 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Address matched</td>
<td>ADDR</td>
<td>ADDRIE</td>
<td>Write ADDRCF = 1</td>
<td>Yes(1)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>NACK reception</td>
<td>NACKF</td>
<td>NACKIE</td>
<td>Write NACKCF = 1</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2C_ER</td>
<td>Bus error</td>
<td>BERR</td>
<td>ERRIE</td>
<td>Write BERRCF = 1</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Arbitration loss</td>
<td>ARLO</td>
<td></td>
<td>Write ARLOCF = 1</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Overrun/underrun</td>
<td>OVR</td>
<td></td>
<td>Write OVRCF = 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2C_ER</td>
<td>PEC error</td>
<td>PECERR</td>
<td>ERRIE</td>
<td>Write PECERRCF = 1</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Timeout/timeout error</td>
<td>TIMEOUT</td>
<td></td>
<td>Write TIMEOUTCF = 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>SMBus alert</td>
<td>ALERT</td>
<td></td>
<td>Write ALERTCF = 1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. The ADDR match event can wake up the device from Stop mode only if the I2C instance supports the wake-up from Stop mode feature. Refer to Section 41.3: I2C implementation.
41.7 I2C DMA requests

Transmission using DMA

DMA (direct memory access) can be enabled for transmission by setting the TXDMAEN bit of the I2C_CR1 register. Data is loaded from an SRAM area configured through the DMA peripheral (see Section 12: Direct memory access controller (DMA)) to the I2C_TXDR register whenever the TXIS bit is set.

Only the data are transferred with DMA.

In master mode, the initialization, the slave address, direction, number of bytes and START bit are programmed by software (the transmitted slave address cannot be transferred with DMA). When all data are transferred using DMA, DMA must be initialized before setting the START bit. The end of transfer is managed with the NBYTES counter. Refer to Master transmitter.

In slave mode:
- With NOSTRETCH = 0, when all data are transferred using DMA, DMA must be initialized before the address match event, or in ADDR interrupt subroutine, before clearing ADDR.
- With NOSTRETCH = 1, the DMA must be initialized before the address match event.

The PEC transfer is managed with the counter associated to the NBYTES[7:0] bitfield. Refer to SMBus slave transmitter and SMBus master mode.

Note: If DMA is used for transmission, it is not required to set the TXIE bit.

Reception using DMA

DMA (direct memory access) can be enabled for reception by setting the RXDMAEN bit of the I2C_CR1 register. Data is loaded from the I2C_RXDR register to an SRAM area configured through the DMA peripheral (refer to Section 12: Direct memory access controller (DMA)) whenever the RXNE bit is set. Only the data (including PEC) are transferred with DMA.

In master mode, the initialization, the slave address, direction, number of bytes and START bit are programmed by software. When all data are transferred using DMA, DMA must be initialized before setting the START bit. The end of transfer is managed with the NBYTES counter.

In slave mode with NOSTRETCH = 0, when all data are transferred using DMA, the DMA must be initialized before the address match event, or in the ADDR interrupt subroutine, before clearing the ADDR flag.

The PEC transfer is managed with the counter associated to the NBYTES[7:0] bitfield. Refer to SMBus slave receiver and SMBus master receiver.

Note: If DMA is used for reception, it is not required to set the RXIE bit.

41.8 I2C debug modes

When the device enters debug mode (core halted), the SMBus timeout either continues working normally or stops, depending on the DBG_I2Cx_STOP bits in the DBG block.
41.9 I2C registers

Refer to Section 1.2 on page 73 for the list of abbreviations used in register descriptions.

The registers are accessed by words (32-bit).

41.9.1 I2C control register 1 (I2C_CR1)

Address offset: 0x00
Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access, until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EN</td>
<td>EN</td>
<td>EN</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 PECEN: PEC enable
0: PEC calculation disabled
1: PEC calculation enabled

Bit 22 ALERTEN: SMBus alert enable
0: The SMBALERT# signal on SMBA pin is not supported in host mode (SMBHEN = 1). In device mode (SMBHEN = 0), the SMBA pin is released and the alert response address header is disabled (0001100x followed by NACK).
1: The SMBALERT# signal on SMBA pin is supported in host mode (SMBHEN = 1). In device mode (SMBHEN = 0), the SMBA pin is driven low and the alert response address header is enabled (0001100x followed by ACK).

Note: When ALERTEN = 0, the SMBA pin can be used as a standard GPIO.

Bit 21 SMBDEN: SMBus device default address enable
0: Device default address disabled. Address 0b1100001x is NACKed.
1: Device default address enabled. Address 0b1100001x is ACKed.

Bit 20 SMBHEN: SMBus host address enable
0: Host address disabled. Address 0b0001000x is NACKed.
1: Host address enabled. Address 0b0001000x is ACKed.

Bit 19 GCEN: General call enable
0: General call disabled. Address 0b00000000 is NACKed.
1: General call enabled. Address 0b00000000 is ACKed.

Bit 18 WUPEN: Wake-up from Stop mode enable
0: Wake-up from Stop mode disabled.
1: Wake-up from Stop mode enabled.

Note: WUPEN can be set only when DNF[3:0] = 0000.
Bit 17 **NOSTRETCH**: Clock stretching disable
This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.
0: Clock stretching enabled
1: Clock stretching disabled

*Note*: This bit can be programmed only when the I2C peripheral is disabled (PE = 0).

Bit 16 **SBC**: Slave byte control
This bit is used to enable hardware byte control in slave mode.
0: Slave byte control disabled
1: Slave byte control enabled

Bit 15 **RXDMAEN**: DMA reception requests enable
0: DMA mode disabled for reception
1: DMA mode enabled for reception

Bit 14 **TXDMAEN**: DMA transmission requests enable
0: DMA mode disabled for transmission
1: DMA mode enabled for transmission

Bit 13 Reserved, must be kept at reset value.

Bit 12 **ANFOFF**: Analog noise filter OFF
0: Analog noise filter enabled
1: Analog noise filter disabled

*Note*: This bit can be programmed only when the I2C peripheral is disabled (PE = 0).

Bits 11:8 **DNF[3:0]**: Digital noise filter
These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter, filters spikes with a length of up to DNF[3:0] * tI2CCLK
0000: Digital filter disabled
0001: Digital filter enabled and filtering capability up to one tI2CCLK
... 1111: digital filter enabled and filtering capability up to fifteen tI2CCLK

*Note*: If the analog filter is enabled, the digital filter is added to it. This filter can be programmed only when the I2C peripheral is disabled (PE = 0).

Bit 7 **ERIE**: Error interrupts enable
0: Error detection interrupts disabled
1: Error detection interrupts enabled

*Note*: Any of these errors generates an interrupt:
- arbitration loss (ARLO)
- bus error detection (BERR)
- overrun/underrun (OVR)
- timeout detection (TIMEOUT)
- PEC error detection (PECERR)
- alert pin event detection (ALERT)

Bit 6 **TCIE**: Transfer complete interrupt enable
0: Transfer complete interrupt disabled
1: Transfer complete interrupt enabled

*Note*: Any of these events generates an interrupt:
Transfer complete (TC)
Transfer complete reload (TCR)
Bit 5 **STOPIE**: STOP detection interrupt enable
   0: STOP detection (STOPF) interrupt disabled
   1: STOP detection (STOPF) interrupt enabled

Bit 4 **NACKIE**: Not acknowledge received interrupt enable
   0: Not acknowledge (NACKF) received interrupts disabled
   1: Not acknowledge (NACKF) received interrupts enabled

Bit 3 **ADDRIE**: Address match interrupt enable (slave only)
   0: Address match (ADDR) interrupts disabled
   1: Address match (ADDR) interrupts enabled

Bit 2 **RXIE**: RX interrupt enable
   0: Receive (RXNE) interrupt disabled
   1: Receive (RXNE) interrupt enabled

Bit 1 **TXIE**: TX interrupt enable
   0: Transmit (TXIS) interrupt disabled
   1: Transmit (TXIS) interrupt enabled

Bit 0 **PE**: Peripheral enable
   0: Peripheral disabled
   1: Peripheral enabled

   *Note: When PE = 0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least three APB clock cycles.*

### 41.9.2 I2C control register 2 (I2C_CR2)

Address offset: 0x04

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>Reserved</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>Reserved</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>Reserved</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>Reserved</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>PECBYTE</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>AUTO END</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>RE LOAD</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>NBYTES[7:0]</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>15</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>14</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>13</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>12</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>11</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>10</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>9</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>8</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>7</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>6</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>5</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>4</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>3</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>2</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>rs</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>rs</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:27 Reserved, must be kept at reset value.

Bit 26 **PECBYTE**: Packet error checking byte
   This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE = 0.
   0: No PEC transfer
   1: PEC transmission/reception is requested

   *Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set, and in slave mode when SBC = 0.*
Bit 25  **AUTOEND**: Automatic end mode (master mode)
This bit is set and cleared by software.
0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.
1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.
*Note:*  This bit has no effect in slave mode or when the RELOAD bit is set.

Bit 24  **RELOAD**: NBYTES reload mode
This bit is set and cleared by software.
0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows).
1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). TCR flag is set when NBYTES data are transferred, stretching SCL low.

Bits 23:16 **NBYTES[7:0]**: Number of bytes
The number of bytes to be transmitted/received is programmed there. This field is don’t care in slave mode with SBC = 0.
*Note:*  Changing these bits when the START bit is set is not allowed.

Bit 15  **NACK**: NACK generation (slave mode)
The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE = 0.
0: an ACK is sent after current received byte.
1: a NACK is sent after current received byte.
*Note:*  Writing 0 to this bit has no effect.
*This bit is used only in slave mode: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value.*
*When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated, whatever the NACK bit value.*
*When hardware PEC checking is enabled (PECBYTE = 1), the PEC acknowledge value does not depend on the NACK value.*

Bit 14  **STOP**: STOP condition generation
This bit only pertains to master mode. It is set by software and cleared by hardware when a STOP condition is detected or when PE = 0.
0: No STOP generation
1: STOP generation after current byte transfer
*Note:*  Writing 0 to this bit has no effect.

Bit 13  **START**: START condition generation
This bit is set by software. It is cleared by hardware after the START condition followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software, by setting the ADDRCF bit of the I2C_ICR register.
0: No START generation
1: RESTART/START generation:
If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a repeated START condition when RELOAD = 0, after the end of the NBYTES transfer.
Otherwise, setting this bit generates a START condition once the bus is free.
*Note:*  Writing 0 to this bit has no effect.
*The START bit can be set even if the bus is BUSY or I2C is in slave mode.*
*This bit has no effect when RELOAD is set.*
Bit 12 **HEAD10R**: 10-bit address header only read direction (master receiver mode)
0: The master sends the complete 10-bit slave address read sequence: START + 2 bytes 10-bit address in write direction + RESTART + first seven bits of the 10-bit address in read direction.
1: The master sends only the first seven bits of the 10-bit address, followed by read direction. 
*Note: Changing this bit when the START bit is set is not allowed.*

Bit 11 **ADD10**: 10-bit addressing mode (master mode)
0: The master operates in 7-bit addressing mode
1: The master operates in 10-bit addressing mode
*Note: Changing this bit when the START bit is set is not allowed.*

Bit 10 **RD_WRN**: Transfer direction (master mode)
0: Master requests a write transfer
1: Master requests a read transfer
*Note: Changing this bit when the START bit is set is not allowed.*

Bits 9:0 **SADD[9:0]**: Slave address (master mode)
**Condition: In 7-bit addressing mode (ADD10 = 0):**
SADD[7:1] must be written with the 7-bit slave address to be sent. Bits SADD[9], SADD[8] and SADD[0] are don't care.

**Condition: In 10-bit addressing mode (ADD10 = 1):**
SADD[9:0] must be written with the 10-bit slave address to be sent.
*Note: Changing these bits when the START bit is set is not allowed.*

### 41.9.3 I2C own address 1 register (I2C_OAR1)

Address offset: 0x08
Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Access</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-16</td>
<td>Reserved</td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>15</td>
<td><strong>OA1EN</strong></td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>14-11</td>
<td>Reserved</td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>10</td>
<td><strong>OA1MODE</strong></td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
<tr>
<td>9-0</td>
<td><strong>OA1[9:0]</strong></td>
<td>rw</td>
<td>0x0000 0000</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

**Bit 15 **OA1EN**: Own address 1 enable
0: Own address 1 disabled. The received slave address OA1 is NACKed.
1: Own address 1 enabled. The received slave address OA1 is ACKed.

Bits 14:11 Reserved, must be kept at reset value.

**Bit 10 **OA1MODE**: Own address 1 10-bit mode
0: Own address 1 is a 7-bit address.
1: Own address 1 is a 10-bit address.
*Note: This bit can be written only when OA1EN = 0.*
41.9.4 I2C own address 2 register (I2C_OAR2)

Address offset: 0x0C

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access, until the previous one is completed. The latency of the second write access can be up to 2x PCLK1 + 6 x I2CCLK.

<table>
<thead>
<tr>
<th>OA2EN</th>
<th>OA2MSK[2:0]</th>
<th>OA2[7:1]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.

Bit 15 OA2EN: Own address 2 enable
0: Own address 2 disabled. The received slave address OA2 is NACKed.
1: Own address 2 enabled. The received slave address OA2 is ACKed.

Bits 14:11 Reserved, must be kept at reset value.

Bits 10:8 OA2MSK[2:0]: Own address 2 masks
000: No mask
001: OA2[1] is masked and don't care. Only OA2[7:2] are compared.
010: OA2[2:1] are masked and don't care. Only OA2[7:3] are compared.
100: OA2[4:1] are masked and don't care. Only OA2[7:5] are compared.
111: OA2[7] is masked and don't care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged.

Note: These bits can be written only when OA2EN = 0.

As soon as OA2MSK ≠ 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged, even if the comparison matches.

Bits 7:1 OA2[7:1]: Interface address
7-bit addressing mode: 7-bit address

Note: These bits can be written only when OA2EN = 0.

Bit 0 Reserved, must be kept at reset value.
41.9.5  **I2C timing register (I2C_TIMINGR)**

Address offset: 0x10
Reset value: 0x0000 0000
Access: no wait states

<table>
<thead>
<tr>
<th>Bits 31:28</th>
<th>PRESC[3:0]: Timing prescaler</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This field is used to prescale I2CCLK to generate the clock period t(_\text{PRESC}) used for data setup and hold counters (refer to section <em>I2C timings</em>), and for SCL high and low level counters (refer to section <em>I2C master initialization</em>).</td>
</tr>
<tr>
<td></td>
<td>t(<em>\text{PRESC}) = (PRESC + 1) x t(</em>\text{I2CCLK})</td>
</tr>
</tbody>
</table>

| Bits 27:24 | Reserved, must be kept at reset value. |

<table>
<thead>
<tr>
<th>Bits 23:20</th>
<th>SCLDEL[3:0]: Data setup time</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This field is used to generate a delay t(<em>\text{SCLDEL}) = (SCLDEL + 1) x t(</em>\text{PRESC}) between SDA edge and SCL rising edge. In master and in slave modes with NOSTRETCH = 0, the SCL line is stretched low during t(_\text{SCLDEL}).</td>
</tr>
<tr>
<td></td>
<td>Note: t(<em>\text{SCLDEL}) is used to generate t(</em>\text{SU:DAT}) timing.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 19:16</th>
<th>SDADEL[3:0]: Data hold time</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This field is used to generate the delay t(<em>\text{SDADEL}) between SCL falling edge and SDA edge. In master and in slave modes with NOSTRETCH = 0, the SCL line is stretched low during t(</em>\text{SDADEL}).</td>
</tr>
<tr>
<td></td>
<td>t(<em>\text{SDADEL}) = SDADEL x t(</em>\text{PRESC})</td>
</tr>
<tr>
<td></td>
<td>Note: SDADEL is used to generate t(_\text{HD:DAT}) timing.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 15:8</th>
<th>SCLH[7:0]: SCL high period (master mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This field is used to generate the SCL high period in master mode.</td>
</tr>
<tr>
<td></td>
<td>t(<em>\text{SCLH}) = (SCLH + 1) x t(</em>\text{PRESC})</td>
</tr>
<tr>
<td></td>
<td>Note: SCLH is also used to generate t(<em>\text{SU:STO}) and t(</em>\text{HD:STA}) timing.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 7:0</th>
<th>SCLL[7:0]: SCL low period (master mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This field is used to generate the SCL low period in master mode.</td>
</tr>
<tr>
<td></td>
<td>t(<em>\text{SCLL}) = (SCLL + 1) x t(</em>\text{PRESC})</td>
</tr>
<tr>
<td></td>
<td>Note: SCLL is also used to generate t(<em>\text{BUF}) and t(</em>\text{SU:STA}) timings.</td>
</tr>
</tbody>
</table>

**Note:** This register must be configured when the I2C peripheral is disabled (PE = 0).

**Note:** The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C Configuration window.
41.9.6  I2C timeout register (I2C_TIMEOUTR)

Address offset: 0x14

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
</tr>
<tr>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TIMOUTEN</th>
<th>Res.</th>
<th>Res.</th>
<th>TIDLE</th>
<th>TIMEOUTA[11:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
</tr>
<tr>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 31  **TEXTEN**: Extended clock timeout enable
- 0: Extended clock timeout detection is disabled
- 1: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than t_{LOW:EXT} is done by the I2C interface, a timeout error is detected (TIMEOUT = 1).

Bits 30:28  Reserved, must be kept at reset value.

Bits 27:16  **TIMEOUTB[11:0]**: Bus timeout B
- This field is used to configure the cumulative clock extension timeout:
  - Master mode: the master cumulative clock low extend time (t_{LOW:MEXT}) is detected
  - Slave mode: the slave cumulative clock low extend time (t_{LOW:SEXT}) is detected
  \[ t_{LOW:EXT} = (\text{TIMEOUTB} + \text{TIDLE} = 01) \times 2048 \times t_{I2CCLK} \]
  
  *Note: These bits can be written only when TEXTEN = 0.*

Bit 15  **TIMOUTEN**: Clock timeout enable
- 0: SCL timeout detection is disabled
- 1: SCL timeout detection is enabled. When SCL is low for more than t_{TIMEOUT} (TIDLE = 0) or high for more than t_{IDLE} (TIDLE = 1), a timeout error is detected (TIMEOUT = 1).

Bits 14:13  Reserved, must be kept at reset value.

Bit 12  **TIDLE**: Idle clock timeout detection
- 0: TIMEOUTA is used to detect SCL low timeout
- 1: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)

*Note: This bit can be written only when TIMOUTEN = 0.*

Bits 11:0  **TIMEOUTA[11:0]**: Bus timeout A
- This field is used to configure:
  - The SCL low timeout condition t_{TIMEOUT} when TIDLE = 0
  \[ t_{\text{TIMEOUT}} = (\text{TIMEOUTA} + 1) \times 2048 \times t_{I2CCLK} \]
  - The bus idle condition (both SCL and SDA high) when TIDLE = 1
  \[ t_{\text{IDLE}} = (\text{TIMEOUTA} + 1) \times 4 \times t_{I2CCLK} \]

*Note: These bits can be written only when TIMOUTEN = 0.*
41.9.7 I2C interrupt and status register (I2C_ISR)

Address offset: 0x18
Reset value: 0x0000 0001
Access: no wait states

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>23:17</td>
<td>ADDCODE[6:0]: Address match code (slave mode)</td>
</tr>
<tr>
<td></td>
<td>These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the two MSBs of the address.</td>
</tr>
<tr>
<td>16</td>
<td>DIR: Transfer direction (slave mode)</td>
</tr>
<tr>
<td></td>
<td>This flag is updated when an address match event occurs (ADDR = 1).</td>
</tr>
<tr>
<td></td>
<td>0: Write transfer, slave enters receiver mode.</td>
</tr>
<tr>
<td></td>
<td>1: Read transfer, slave enters transmitter mode.</td>
</tr>
<tr>
<td>15</td>
<td>BUSY: Bus busy</td>
</tr>
<tr>
<td></td>
<td>This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected, and cleared by hardware when a STOP condition is detected, or when PE = 0.</td>
</tr>
<tr>
<td>14</td>
<td>Res.</td>
</tr>
<tr>
<td>13</td>
<td>ALERT: SMBus alert</td>
</tr>
<tr>
<td></td>
<td>This flag is set by hardware when SMBHEN = 1 (SMBus host configuration), ALERTEN = 1 and an SMBALERT# event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit.</td>
</tr>
<tr>
<td></td>
<td>Note: This bit is cleared by hardware when PE = 0.</td>
</tr>
<tr>
<td>12</td>
<td>TIMEOUT: Timeout or tLOW detection flag</td>
</tr>
<tr>
<td></td>
<td>This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit.</td>
</tr>
<tr>
<td></td>
<td>Note: This bit is cleared by hardware when PE = 0.</td>
</tr>
<tr>
<td>11</td>
<td>PECERR: PEC error in reception</td>
</tr>
<tr>
<td></td>
<td>This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit.</td>
</tr>
<tr>
<td></td>
<td>Note: This bit is cleared by hardware when PE = 0.</td>
</tr>
<tr>
<td>10</td>
<td>OVR: Overrun/underrun (slave mode)</td>
</tr>
<tr>
<td></td>
<td>This flag is set by hardware in slave mode with NOSTRETCH = 1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit.</td>
</tr>
<tr>
<td></td>
<td>Note: This bit is cleared by hardware when PE = 0.</td>
</tr>
</tbody>
</table>
Bit 9 **ARLO**: Arbitration lost

This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.

*Note: This bit is cleared by hardware when PE = 0.*

Bit 8 **BERR**: Bus error

This flag is set by hardware when a misplaced START or STOP condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting the BERRCF bit.

*Note: This bit is cleared by hardware when PE = 0.*

Bit 7 **TCR**: Transfer complete reload

This flag is set by hardware when RELOAD = 1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value.

*Note: This bit is cleared by hardware when PE = 0.*

This flag is only for master mode, or for slave mode when the SBC bit is set.

Bit 6 **TC**: Transfer complete (master mode)

This flag is set by hardware when RELOAD = 0, AUTOEND = 0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set.

*Note: This bit is cleared by hardware when PE = 0.*

Bit 5 **STOPF**: STOP detection flag

This flag is set by hardware when a STOP condition is detected on the bus and the peripheral is involved in this transfer:

- as a master, provided that the STOP condition is generated by the peripheral.
- as a slave, provided that the peripheral has been addressed previously during this transfer.

It is cleared by software by setting the STOPCF bit.

*Note: This bit is cleared by hardware when PE ≠ 0.*

Bit 4 **NACKF**: Not acknowledge received flag

This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.

*Note: This bit is cleared by hardware when PE ≠ 0.*

Bit 3 **ADDR**: Address matched (slave mode)

This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting the ADDRCF bit.

*Note: This bit is cleared by hardware when PE ≠ 0.*

Bit 2 **RXNE**: Receive data register not empty (receivers)

This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read.

*Note: This bit is cleared by hardware when PE ≠ 0.*

Bit 1 **TXIS**: Transmit interrupt status (transmitters)

This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.

This bit can be written to 1 by software only when NOSTRETCH = 1, to generate a TXIS event (interrupt if TXIE = 1 or DMA request if TXDMAEN = 1).

*Note: This bit is cleared by hardware when PE ≠ 0.*
Bit 0 **TXE**: Transmit data register empty (transmitters)
This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next
data to be sent is written in the I2C_TXDR register.
This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR.
*Note*: This bit is set by hardware when PE = 0.

### 41.9.8 I2C interrupt clear register (I2C_ICR)

Address offset: 0x1C  
Reset value: 0x0000 0000  
Access: no wait states

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |

| Bits 31:14 | Reserved, must be kept at reset value. |
| Bit 13 | **ALERTCF**: Alert flag clear  
Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. |
| Bit 12 | **TIMOUTCF**: Timeout detection flag clear  
Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. |
| Bit 11 | **PECCF**: PEC error flag clear  
Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. |
| Bit 10 | **OVRCF**: Overrun/underrun flag clear  
Writing 1 to this bit clears the OVR flag in the I2C_ISR register. |
| Bit 9 | **ARLOCF**: Arbitration lost flag clear  
Writing 1 to this bit clears the ARLO flag in the I2C_ISR register. |
| Bit 8 | **BERRCF**: Bus error flag clear  
Writing 1 to this bit clears the BERRF flag in the I2C_ISR register. |
| Bits 7:6 | Reserved, must be kept at reset value. |
| Bit 5 | **STOPCF**: STOP detection flag clear  
Writing 1 to this bit clears the STOPF flag in the I2C_ISR register. |
| Bit 4 | **NACKCF**: Not acknowledge flag clear  
Writing 1 to this bit clears the NACKF flag in I2C_ISR register. |
| Bit 3 | **ADDRCF**: Address matched flag clear  
Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register. |
| Bits 2:0 | Reserved, must be kept at reset value. |
41.9.9  **I2C PEC register (I2C_PECR)**

Address offset: 0x20
Reset value: 0x0000 0000
Access: no wait states

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:8  Reserved, must be kept at reset value.
Bits 7:0  **PEC[7:0]**: Packet error checking register
This field contains the internal PEC when PECEN=1.
The PEC is cleared by hardware when PE = 0.

41.9.10  **I2C receive data register (I2C_RXDR)**

Address offset: 0x24
Reset value: 0x0000 0000
Access: no wait states

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:8  Reserved, must be kept at reset value.
Bits 7:0  **RXDATA[7:0]**: 8-bit receive data
Data byte received from the I²C-bus.
41.9.11 I2C transmit data register (I2C_TXDR)

Address offset: 0x28
Reset value: 0x0000 0000
Access: no wait states

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

31:8 R Reserved, must be kept at reset value.

7:0 TXDATA[7:0]: 8-bit transmit data
Data byte to be transmitted to the I²C-bus

Note: These bits can be written only when TXE = 1.
41.9.12 I2C register map

The table below provides the I2C register map and the reset values.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>I2C_CR1</td>
<td>0x04</td>
<td>I2C_CR2</td>
</tr>
<tr>
<td>0x08</td>
<td>I2C_OAR1</td>
<td>0x0C</td>
<td>I2C_OAR2</td>
</tr>
<tr>
<td>0x10</td>
<td>I2C_TIMINGR</td>
<td>0x14</td>
<td>I2C_TIMEOUTR</td>
</tr>
<tr>
<td>0x18</td>
<td>I2C_ISR</td>
<td>0x1C</td>
<td>I2C_ICR</td>
</tr>
<tr>
<td>0x20</td>
<td>I2C_PECR</td>
<td>0x24</td>
<td>I2C_RXDR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x28</td>
<td>I2C_TXDR</td>
</tr>
</tbody>
</table>

Refer to Section 2.2 on page 81 for the register boundary addresses.
42 Independent watchdog (IWDG)

42.1 Introduction

The devices feature an embedded watchdog peripheral (IWDG) that offers a combination of high safety level, timing accuracy, and flexibility of use. This peripheral detects and solves malfunctions due to software failure, and triggers a system reset when the counter reaches a given timeout value.

The independent watchdog is clocked by its own dedicated low-speed clock (LSI), and stays active even if the main clock fails.

The IWDG is best suited for applications that require the watchdog to run as a totally independent process outside the main application, but have lower timing accuracy constraints. For further information on the window watchdog, refer to Section 43: System window watchdog (WWDG).

42.2 IWDG main features

- Free-running downcounter
- Clocked from an independent RC oscillator (can operate in Standby and Stop modes)
- Conditional reset
  - Reset (if watchdog is activated) when the downcounter value becomes lower than 0x000
  - Reset (if watchdog is activated) if the downcounter is reloaded outside the window

42.3 IWDG functional description

42.3.1 IWDG block diagram

Figure 660 shows the functional blocks of the independent watchdog module.

Figure 660. Independent watchdog block diagram

1. The register interface is located in the voltage domain. The watchdog function is located in the VDD voltage domain, still functional in Standby mode.
When the independent watchdog is started by writing the value 0x0000 CCCC in the *IWDG key register (IWDG_KR)*, the counter starts counting down from the reset value of 0xFFF. When it reaches the end of count value (0x000), a reset signal is generated (IWDG reset).

Whenever the key value 0x0000 AAAA is written in the *IWDG key register (IWDG_KR)*, the IWDG_RLR value is reloaded in the counter, and the watchdog reset is prevented.

Once running, the IWDG cannot be stopped.

### 42.3.2 Window option

The IWDG can also work as a window watchdog by setting the appropriate window in the *IWDG window register (IWDG_WINR)*.

If the reload operation is performed while the counter is greater than the value stored in the *IWDG window register (IWDG_WINR)*, a reset is provided.

The default value of the *IWDG window register (IWDG_WINR)* is 0x0000 0FFF, so if it is not updated, the window option is disabled.

As soon as the window value is changed, a reload operation is performed to reset the downcounter to the *IWDG reload register (IWDG_RLR)* value, and to ease the cycle number calculation to generate the next reload.

#### Configuring the IWDG when the window option is enabled

1. Enable the IWDG by writing 0x0000 CCCC in the *IWDG key register (IWDG_KR)*.
2. Enable register access by writing 0x0000 5555 in the *IWDG key register (IWDG_KR)*.
3. Write the IWDG prescaler by programming *IWDG prescaler register (IWDG_PR)* from 0 to 7.
4. Write the *IWDG reload register (IWDG_RLR)*.
5. Wait for the registers to be updated (IWDG_SR = 0x0000 0000).
6. Write to the *IWDG window register (IWDG_WINR)*. This automatically refreshes the counter value in the *IWDG reload register (IWDG_RLR)*.

*Note:* Writing the window value allows the counter value to be refreshed by the RLR when the *IWDG status register (IWDG_SR)* is set to 0x0000 0000.

#### Configuring the IWDG when the window option is disabled

When the window option is not used, the IWDG can be configured as follows:

1. Enable the IWDG by writing 0x0000 CCCC in the *IWDG key register (IWDG_KR)*.
2. Enable register access by writing 0x0000 5555 in the *IWDG key register (IWDG_KR)*.
3. Write the prescaler by programming the *IWDG prescaler register (IWDG_PR)* from 0 to 7.
4. Write the *IWDG reload register (IWDG_RLR)*.
5. Wait for the registers to be updated (IWDG_SR = 0x0000 0000).
6. Refresh the counter value with IWDG_RLR (IWDG_KR = 0x0000 AAAA).
42.3.3 Hardware watchdog

If this feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the IWDG key register (IWDG_KR) is written by the software before the counter reaches the end of count, or if the downcounter is reloaded inside the window.

42.3.4 Low-power freeze

Depending on the IWDG_STOP and IWDG_STBY options configuration, the IWDG can continue counting or not during the Stop mode and the Standby mode, respectively. If the IWDG is kept running during Stop or Standby modes, it can wake up the device from this mode. Refer to User and read protection option bytes for more details.

42.3.5 Register access protection

Write access to IWDG prescaler register (IWDG_PR), IWDG reload register (IWDG_RLR), and IWDG window register (IWDG_WINR) is protected. To modify it, first write the code 0x0000 5555 in the IWDG key register (IWDG_KR). A write access to this register with a different value breaks the sequence, and register access is protected again. This is the case of the reload operation (writing 0x0000 AAAA).

A status register is available to indicate that an ongoing update of the prescaler, or of the downcounter reload value, or of the window value.

42.3.6 Debug mode

When the device enters Debug mode (core halted), the IWDG counter either continues to work normally or stops, depending on the configuration of the corresponding bit in DBGMCU freeze register.
42.4  IWDG registers

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

42.4.1  IWDG key register (IWDG_KR)

Address offset: 0x00

Reset value: 0x0000 0000 (reset by Standby mode)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

KEY[15:0]

Bits 31:16  Reserved, must be kept at reset value.

Bits 15:0  KEY[15:0]: Key value (write only, read 0x0000)

These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0.

Writing the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section 42.3.5: Register access protection)

Writing the key value 0xCCCC starts the watchdog (except if the hardware watchdog option is selected)
### 42.4.2 IWDG prescaler register (IWDG_PR)

Address offset: 0x04  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:3  Reserved, must be kept at reset value.

Bits 2:0  **PR[2:0]: Prescaler divider**

These bits are write access protected see Section 42.3.5: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of the **IWDG status register (IWDG_SR)** must be reset in order to be able to change the prescaler divider.

- 000: divider /4
- 001: divider /8
- 010: divider /16
- 011: divider /32
- 100: divider /64
- 101: divider /128
- 110: divider /256
- 111: divider /256

**Note:** Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the **IWDG status register (IWDG_SR)** is reset.
42.4.3  IWDG reload register (IWDG_RLR)

Address offset: 0x08
Reset value: 0x0000 0FFF (reset by Standby mode)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:12  Reserved, must be kept at reset value.

Bits 11:0  \textbf{RL[11:0]}: Watchdog counter reload value

These bits are write access protected see Register access protection. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG key register (IWDG_KR). The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information.

The RVU bit in the IWDG status register (IWDG_SR) must be reset to be able to change the reload value.

\textit{Note}: Reading this register returns the reload value from the V_{DD} voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on it. For this reason the value read from this register is valid only when the RVU bit in the IWDG status register (IWDG_SR) is reset.
### 42.4.4 IWDG status register (IWDG_SR)

Address offset: 0x0C
Reset value: 0x0000 0000 (not reset by Standby mode)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:3 Reserved, must be kept at reset value.

- **Bit 2 WVU:** Watchdog counter window value update
  
  This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the V\text{DD} voltage domain (takes up to five cycles).
  
  Window value can be updated only when WVU bit is reset.

- **Bit 1 RVU:** Watchdog counter reload value update
  
  This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the V\text{DD} voltage domain (takes up to five cycles).
  
  Reload value can be updated only when RVU bit is reset.

- **Bit 0 PVU:** Watchdog prescaler value update
  
  This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the V\text{DD} voltage domain (takes up to five cycles).
  
  Prescaler value can be updated only when PVU bit is reset.

**Note:** If several reload, prescaler, or window values are used by the application, it is mandatory to wait until RVU bit is reset before changing the reload value, to wait until PVU bit is reset before changing the prescaler value, and to wait until WVU bit is reset before changing the window value. However, after updating the prescaler and/or the reload/window value it is not necessary to wait until RVU or PVU or WVU is reset before continuing code execution except in case of low-power mode entry.
42.4.5  IWDG window register (IWDG_WINR)

Address offset: 0x10
Reset value: 0x0000 0FFF (reset by Standby mode)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:12  Reserved, must be kept at reset value.

Bits 11:0  **WIN[11:0]:** Watchdog counter window value

These bits are write access protected, see Section 42.3.5, they contain the high limit of the window value to be compared with the downcounter.
To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0.
The WVU bit in the IWDG status register (IWDG_SR) must be reset in order to be able to change the reload value.

Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the IWDG status register (IWDG_SR) is reset.
### 42.4.6 IWDG register map

The following table gives the IWDG register map and reset values.

**Table 400. IWDG register map and reset values**

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
<th>Offset</th>
<th>Register name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>IWDG_KR</td>
<td>0x04</td>
<td>IWDG_PR</td>
<td>0x08</td>
<td>IWDG_RLR</td>
<td>0x0C</td>
<td>IWDG_SR</td>
<td>0x10</td>
<td>IWDG_WINR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x00</td>
<td></td>
<td>0x04</td>
<td></td>
<td>0x08</td>
<td></td>
<td>0x0C</td>
<td></td>
<td>0x10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>31</td>
<td></td>
<td>30</td>
<td></td>
<td>29</td>
<td></td>
<td>28</td>
<td></td>
<td>27</td>
<td></td>
<td>26</td>
<td></td>
<td>25</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>24</td>
<td></td>
<td>23</td>
<td></td>
<td>22</td>
<td></td>
<td>21</td>
<td></td>
<td>20</td>
<td></td>
<td>19</td>
<td></td>
<td>18</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>17</td>
<td></td>
<td>16</td>
<td></td>
<td>15</td>
<td></td>
<td>14</td>
<td></td>
<td>13</td>
<td></td>
<td>12</td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td>9</td>
<td></td>
<td>8</td>
<td></td>
<td>7</td>
<td></td>
<td>6</td>
<td></td>
<td>5</td>
<td></td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td>2</td>
<td></td>
<td>1</td>
<td></td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x00</td>
<td></td>
<td>0x04</td>
<td></td>
<td>0x08</td>
<td></td>
<td>0x0C</td>
<td></td>
<td>0x10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>IWDG_KR</td>
<td></td>
<td>IWDG_PR</td>
<td></td>
<td>IWDG_RLR</td>
<td></td>
<td>IWDG_SR</td>
<td></td>
<td>IWDG_WINR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td>Reset value</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0000000000000000</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
<td>0000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>111111111111</td>
<td></td>
<td>000000000000</td>
<td></td>
<td>111111111111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>000000000000</td>
<td></td>
<td>000000000000</td>
<td></td>
<td>000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>111111111111</td>
<td></td>
<td>000000000000</td>
<td></td>
<td>111111111111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Refer to *Section 2.2 on page 81* for the register boundary addresses.
43 System window watchdog (WWDG)

43.1 Introduction

The system window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence.

The watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the contents of the down-counter before the T6 bit is cleared. An MCU reset is also generated if the 7-bit down-counter value (in the control register) is refreshed before the down-counter reaches the window register value. This implies that the counter must be refreshed in a limited window.

The WWDG clock is prescaled from the APB clock and has a configurable time-window that can be programmed to detect abnormally late or early application behavior.

The WWDG is best suited for applications requiring the watchdog to react within an accurate timing window.

43.2 WWDG main features

- Programmable free-running down-counter
- Conditional reset
  - Reset (if watchdog activated) when the down-counter value becomes lower than 0x40
  - Reset (if watchdog activated) if the down-counter is reloaded outside the window (see Figure 662)
- Early wake-up interrupt (EWI): triggered (if enabled and the watchdog activated) when the down-counter is equal to 0x40

43.3 WWDG functional description

If the watchdog is activated (the WDGA bit is set in the WWDG_CR register), and when the 7-bit down-counter (T[6:0] bits) is decremented from 0x40 to 0x3F (T6 becomes cleared), it initiates a reset. If the software reloads the counter while the counter is greater than the value stored in the window register, then a reset is generated.

The application program must write in the WWDG_CR register at regular intervals during normal operation to prevent an MCU reset. This operation can take place only when the counter value is lower than or equal to the window register value, and higher than 0x3F. The value to be stored in the WWDG_CR register must be between 0xFF and 0xC0.

Refer to Figure 661 for the WWDG block diagram.
43.3.1 **WWDG block diagram**

![Watchdog block diagram](image)

43.3.2 **Enabling the watchdog**

When the user option WWDG_SW selects “Software window watchdog”, the watchdog is always disabled after a reset. It is enabled by setting the WDGA bit in the WWDG_CR register, then it cannot be disabled again, except by a reset.

When the user option WWDG_SW selects “Hardware window watchdog”, the watchdog is always enabled after a reset, it cannot be disabled.

43.3.3 **Controlling the down-counter**

This down-counter is free-running, counting down even if the watchdog is disabled. When the watchdog is enabled, the T6 bit must be set to prevent generating an immediate reset.

The T[5:0] bits contain the number of increments that represent the time delay before the watchdog produces a reset. The timing varies between a minimum and a maximum value, due to the unknown status of the prescaler when writing to the WWDG_CR register (see Figure 662). The **WWDG configuration register (WWDG_CFR)** contains the high limit of the window: to prevent a reset, the down-counter must be reloaded when its value is lower than or equal to the window register value, and greater than 0x3F. Figure 662 describes the window watchdog process.

*Note: The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).*

43.3.4 **How to program the watchdog timeout**

Use the formula in Figure 662 to calculate the WWDG timeout.
Warning: When writing to the WWDG_CR register, always write 1 in the T6 bit to avoid generating an immediate reset.

The formula to calculate the timeout value is given by:

\[ t_{WWDG} = t_{PCLK} \times 4096 \times 2^{WDGTB[2:0]} \times (T[5:0] + 1) \quad (\text{ms}) \]

where:
- \( t_{WWDG} \): WWDG timeout
- \( t_{PCLK} \): APB clock period measured in ms
- 4096: value corresponding to internal divider
As an example, if APB frequency is 48 MHz, WDGTB[2:0] is set to 3, and T[5:0] is set to 63:

\[ t_{\text{WWDG}} = \left( \frac{1}{48000} \right) \times 4096 \times 2^3 \times (63 + 1) = 43.69 \text{ms} \]

Refer to the datasheet for the minimum and maximum values of \( t_{\text{WWDG}} \).

### 43.3.5 Debug mode

When the device enters debug mode (processor halted), the WWDG counter either continues to work normally or stops, depending on the configuration bit in DBG module. For more details, refer to Section 48.16.2: Debug support for timers, RTC, watchdog, bxCAN and I\(^2\)C.

### 43.4 WWDG interrupts

The early wake-up interrupt (EWI) can be used if specific safety operations or data logging must be performed before the reset is generated. To enable the early wake-up interrupt, the application must:

- Write EWIF bit of WWDG_SR register to 0, to clear unwanted pending interrupt
- Write EWI bit of WWDG_CFR register to 1, to enable interrupt

When the down-counter reaches the value 0x40, a watchdog interrupt is generated, and the corresponding interrupt service routine (ISR) can be used to trigger specific actions (such as communications or data logging), before resetting the device.

In some applications, the EWI interrupt can be used to manage a software system check and/or system recovery/graceful degradation, without generating a WWDG reset. In this case the corresponding ISR must reload the WWDG counter to avoid the WWDG reset, then trigger the required actions.

The watchdog interrupt is cleared by writing '0' to the EWIF bit in the WWDG_SR register.

**Note:** When the watchdog interrupt cannot be served (for example due to a system lock in a higher priority task), the WWDG reset is eventually generated.

### 43.5 WWDG registers

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by halfwords (16-bit) or words (32-bit).
43.5.1  WWDG control register (WWDG_CR)

Address offset: 0x000
Reset value: 0x0000 007F

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:8  Reserved, must be kept at reset value.

Bit 7  WDGA: Activation bit
This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.
0: Watchdog disabled
1: Watchdog enabled

Bits 6:0  T[6:0]: 7-bit counter (MSB to LSB)
These bits contain the value of the watchdog counter, decremented every (4096 x 2^WDGTB[2:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared).

43.5.2  WWDG configuration register (WWDG_CFR)

Address offset: 0x004
Reset value: 0x0000 007F

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:14  Reserved, must be kept at reset value.

Bits 13:11  WDGTB[2:0]: Timer base
The timebase of the prescaler can be modified as follows:
000: CK counter clock (PCLK div 4096) div 1
001: CK counter clock (PCLK div 4096) div 2
010: CK counter clock (PCLK div 4096) div 4
011: CK counter clock (PCLK div 4096) div 8
100: CK counter clock (PCLK div 4096) div 16
101: CK counter clock (PCLK div 4096) div 32
110: CK counter clock (PCLK div 4096) div 64
111: CK counter clock (PCLK div 4096) div 128

Bit 10  Reserved, must be kept at reset value.
Bit 9  **EWI**: Early wake-up interrupt enable
Set by software and cleared by hardware after a reset. When set, an interrupt occurs whenever the counter reaches the value 0x40.

Bits 8:7  Reserved, must be kept at reset value.

Bits 6:0  **W[6:0]**: 7-bit window value
These bits contain the window value to be compared with the down-counter.

### 43.5.3  WWDG status register (WWDG_SR)

Address offset: 0x008
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:1  Reserved, must be kept at reset value.

Bit 0  **EWIF**: Early wake-up interrupt flag
This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. Writing 1 has no effect. This bit is also set if the interrupt is not enabled.

### 43.5.4  WWDG register map

The following table gives the WWDG register map and reset values.

| Offset | Register name  | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x000  | WWDG_CR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x004  | WWDG_CFR      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x008  | WWDG_SR       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Refer to **Section 2.2 on page 81** for the register boundary addresses.
44 FD controller area network (FDCAN)

44.1 Introduction

The controller area network (CAN) subsystem (see Figure 663) consists of one CAN module, a shared message RAM, and a configuration block. Refer to the memory map for the base address of each of these parts.

The modules (FDCAN) are compliant with ISO 11898-1: 2015 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 0.8-Kbyte message RAM per FDCAN instance implements filters, receive FIFOs, transmit event FIFOs, and transmit FIFOs.

The CAN subsystem I/O signals and pins are detailed, respectively, in Table 402 and Figure 663.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fdcan_ker_ck</td>
<td>Digital input</td>
<td>CAN subsystem kernel clock input</td>
</tr>
<tr>
<td>fdcan_pclk</td>
<td>Digital input</td>
<td>CAN subsystem APB interface clock input</td>
</tr>
<tr>
<td>fdcan_intr0_it</td>
<td>Digital output</td>
<td>FDCAN interrupt0</td>
</tr>
<tr>
<td>fdcan_intr1_it</td>
<td>Digital output</td>
<td>FDCAN interrupt1</td>
</tr>
<tr>
<td>fdcan_ts[0:15]</td>
<td>-</td>
<td>External timestamp vector</td>
</tr>
<tr>
<td>FDCAN_RX</td>
<td>Digital input</td>
<td>FDCAN receive pin</td>
</tr>
<tr>
<td>FDCAN_TX</td>
<td>Digital output</td>
<td>FDCAN transmit pin</td>
</tr>
<tr>
<td>APB interface</td>
<td>Digital input/output</td>
<td>Single APP with multiple psel for configuration, control and RAM access</td>
</tr>
</tbody>
</table>
Figure 663. CAN subsystem

- **Configuration**
  - Subsystem configuration register
  - Configuration register
  - Subsystem configuration register

- **Message RAM interface**
  - RAM Controller / Arbiter

- **Interrupts interface**
  - FD CAN TX1
  - CANFDL

- **Control and Configuration registers**
  - RAM_APB
  - Controller / Arbiter

- **RX Handler**
  - Acceptance filter

- **TX Handler**
  - TX prioritization
  - Frame Synchro

- **CAN core**
  - Sync
  - Rx State
  - Tx Req

- **RAM**
  - Buffers
  - FIFOs
  - Filters

- **32-bit APB bus**
  - fdcan_ker_ck
  - fdcan1_intr0_it
  - fdcan1_intr1_it

- **APB clock domain**
  - fdcan_tq_ck

- **Kernel clock domain**
  - fdcan_pclk
  - fdcan1_ts[0:15]

- **CANFDL**
  - CANFDL
  - CANFDL
  - CANFDL

- **CAN subsystem**
  - FD controller area network (FDCAN)
44.2 FDCAN main features

- Conform with CAN protocol version 2.0 part A, B, and ISO 11898-1: 2015
- CAN FD with maximum 64 data bytes supported
- CAN error logging
- AUTOSAR and J1939 support
- Improved acceptance filtering
- Two receive FIFOs of three payloads each (up to 64 bytes per payload)
- Separate signaling on reception of high priority messages
- Configurable transmit FIFO/queue of three payloads (up to 64 bytes per payload)
- Transmit event FIFO
- Programmable loop-back test mode
- Maskable module interrupts
- Two clock domains: APB bus interface and CAN core kernel clock
- Power-down support
44.3 FDCAN functional description

Dual interrupt lines

The FDCAN peripheral provides two interrupt lines, fdcan_intr0_it and fdcan_intr1_it. By programming the EINT0 and EINT1 bits of the FDCAN_ILE register, the interrupt lines can be independently enabled or disabled.

CAN core

The CAN core contains the protocol controller and receive/transmit shift registers. It handles all ISO 11898-1: 2015 protocol functions and supports both 11-bit and 29-bit identifiers.

Sync

This block synchronizes signals from the APB clock domain to the CAN kernel clock domain and vice versa.
Tx handler

The Tx handler controls the message transfer from the message RAM to the CAN core. A maximum of three Tx buffers is available for transmission. The Tx buffer can be used as Tx FIFO or as a Tx queue. Tx event FIFO stores Tx timestamps together with the corresponding message ID. Transmit cancellation is also supported.

Rx handler

The Rx handler controls the transfer of received messages from the CAN core to the external message RAM. The Rx handler supports two receive FIFOs, for storage of all messages that have passed acceptance filtering. An Rx timestamp is stored together with each message. Up to 28 filters can be defined for 11-bit IDs; up to eight filters for 29-bit IDs.

APB interface

The APB interface connects the FDCAN to the APB bus for configuration registers, controller configuration, and RAM access.

Message RAM interface

The message RAM interface connects the FDCAN access to an external 1-Kbyte message RAM through a RAM controller/arbiter.

44.3.1 Bit timing

The bit timing logic monitors the serial bus-line and performs sampling and adjustment of the sample point by synchronizing on the start-bit edge and resynchronizing on the following edges.

As shown in Figure 665, its operation can be explained simply by splitting the bit time in three segments, as follows:

- Synchronization segment (SYNC_SEG): a bit change is expected to occur within this time segment, having a fixed length of one time quantum (1 \( \times t_q \)).
- Bit segment 1 (BS1): defines the location of the sample point. It includes the PROP_SEG and PHASE_SEG1 of the CAN standard. Its duration is programmable from 1 to 16 time quanta, but can be automatically lengthened to compensate for positive phase drifts due to differences in the frequency of various nodes of the network.
- Bit segment 2 (BS2): defines the location of the transmit point. It represents the PHASE_SEG2 of the CAN standard, its duration is programmable between one and eight time quanta, but can also be automatically shortened to compensate for negative phase drifts.
The baud rate is the inverse of the bit time (baud rate = 1 / bit time), which, in turn, is the sum of three components (see Figure 665):

\[ \text{bit time} = t_{\text{SyncSeg}} + t_{\text{BS1}} + t_{\text{BS2}} \]

Where:

- For the nominal bit time
  \[ t_q = (\text{NBRP}[8:0] + 1) \times t_{\text{fdcan_tq_clk}} \]
  \[ t_{\text{SyncSeg}} = 1 \times t_q \]
  \[ t_{\text{BS1}} = t_q \times (\text{NTSEG1}[7:0] + 1) \]
  \[ t_{\text{BS2}} = t_q \times (\text{NTSEG2}[6:0] + 1) \]
  Where NBRP[8:0], NTSEG1[7:0], and NTSEG2[6:0] bitfields belong to the FDCAN_NBTP register.

- For the data bit time
  \[ t_q = (\text{DBRP}[4:0] + 1) \times t_{\text{fdcan_tq_clk}} \]
  \[ t_{\text{SyncSeg}} = 1 \times t_q \]
  \[ t_{\text{BS1}} = t_q \times (\text{DTSEG1}[4:0] + 1) \]
  \[ t_{\text{BS2}} = t_q \times (\text{DTSEG2}[3:0] + 1) \]
  Where DBRP[4:0], DTSEG1[4:0], and DTSEG2[3:0] belong to the FDCAN_DBTP register.

The (re)synchronization jump width (SJW) defines an upper bound for the amount of lengthening or shortening of the bit segments. It is programmable between one and four time quanta.

A valid edge is defined as the first transition in a bit time from dominant to recessive bus level, provided the controller itself does not send a recessive bit.

If a valid edge is detected in BS1 instead of SYNCESEG, BS1 is extended by up to SJW, so that the sample point is delayed.

Conversely, if a valid edge is detected in BS2 instead of SYNCESEG, BS2 is shortened by up to SJW, so that the transmit point is moved earlier.

As a safeguard against programming errors, the configuration of the bit timing register is only possible while the device is in Standby mode. The FDCAN_DBTP and FDCAN_NBTP registers (dedicated, respectively, to data and nominal bit timing) are only accessible when the CCE and INIT of the FDCA_CCCR register are set.

Note: For a detailed description of the CAN bit timing and resynchronization mechanism, refer to the ISO 11898-1 standard.
44.3.2 Operating modes

Configuration
Access to IP version, hardware, and input clock divider configuration. When the clock divider is set to 0, the primary input clock is used as it is.

Software initialization
Software initialization is started by setting the INIT bit of the FDCAN_CCCR register, by software, by a hardware reset, or by entering bus-off state. While the INIT bit is set, message transfers from and to the CAN bus are stopped, and the status of the CAN bus output FDCAN_TX is recessive (high). The EML (error management logic) counters are unchanged. Setting the INIT bit does not change any configuration register. Clearing INIT bit of FDCAN_CCCR finishes the software initialization. Afterwards the bit stream processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (bus-idle) before it can take part in bus activities and start the message transfer.

Access to the FDCAN configuration registers is only enabled when the INIT bit and the CCE bit of the FDCAN_CCCR register are both set.

The CCE bit of the FDCAN_CCCR register can only be set/cleared while the INIT bit of FDCAN_CCCR is set. The CCE bit is automatically cleared when the INIT bit is cleared.

The following registers are reset when the CCE bit of the FDCAN_CCCR register is set:
- FDCAN_HPMS: High priority message status
- FDCAN_RXF0S: Rx FIFO 0 status
- FDCAN_RXF1S: Rx FIFO 1 status
- FDCAN_TXFQS: Tx FIFO/queue status
- FDCAN_TXBRP: Tx buffer request pending
- FDCAN_TXBTO: Tx buffer transmission occurred
- FDCAN_TXBCF: Tx buffer cancellation finished
- FDCAN_TXEFS: Tx event FIFO status

The timeout counter value (TOC[15:0] bit of the FDCAN_TOCV register) is preset to the value configured by the TOP[15:0] of the FDCAN_TOCC register when the CCE bit of the FDCAN_CCCR is set.

In addition, the state machines of the Tx handler and Rx handler are held in idle state while the CCE bit is set.

The following registers can be written only when the CCE bit is cleared:
- FDCAN_TXBAR: Tx buffer add request
- FDCAN_TXBCR: Tx buffer cancellation request

The TEST and the MON bits of the FDCAN_CCCR register can be set only by software while the INIT and the CCE bits of the FDCAN_CCCR register are both set. Both bits can be reset at any time. The DAR bit of FDCAN_CCCR can only be set/cleared while the INIT and CCE bits are both set.
Normal operation

The FDCAN default operating mode after hardware reset is event-driven CAN communication. TT operation mode is not supported.

Once the FDCAN is initialized and the INIT bit of the FDCAN_CCCR register is cleared, the FDCAN synchronizes itself to the CAN bus and is ready for communication.

After passing the acceptance filtering, received messages including message ID and DLC are stored into the Rx FIFO 0 or Rx FIFO 1.

For messages to be transmitted, the Tx FIFO or the Tx queue can be initialized or updated. Automated transmission on reception of remote frames is not supported.

CAN FD operation

There are two variants in the FDCAN protocol:

1. Long frame mode (LFM), where the data field of a CAN frame may be longer than eight bytes
2. Fast frame mode (FFM), where the control field, data field, and CRC field of a CAN frame are transmitted with a higher bit rate compared to the beginning and to the end of the frame

The fast frame mode can be used in combination with the long frame mode.

The previously reserved bit in CAN frames with 11-bit identifiers and the first previously reserved bit in CAN frames with 29-bit identifiers are decoded as FDF bit: FDF recessive signifies a CAN FD frame, while FDF dominant signifies a classic CAN frame.

In a CAN FD frame, the two bits following FDF (res and BRS) decide whether the bit rate inside this CAN FD frame is switched. A CAN FD bit rate switch is signified by res dominant and BRS recessive. The coding of res recessive is reserved for future expansion of the protocol. In case the FDCAN receives a frame with FDF recessive and res recessive, it signals a protocol exception event by setting the PXE bit of the FDCAN_PSR register. When protocol exception handling is enabled (PXHD = 0 in FDCAN_CCCR), this causes the operation state to change from receiver (ACT[1:0] = 10 in FDCAN_PSR) to integrating (ACT[1:0] = 00 in FDCAN_PSR) at the next sample point. If protocol exception handling is disabled (PXHD = 1 in FDCAN_CCCR), the FDCAN treats a recessive res bit as a form error and responds with an error frame.

CAN FD operation is enabled by programming the FDOE bit of the FDCAN_CCCR register. In case FDOE = 1, transmission and reception of CAN FD frames are enabled. Transmission and reception of classic CAN frames are always possible. Whether a CAN FD frame or a classic CAN frame is transmitted can be configured via the FDF bit in the respective Tx buffer element. With FDOE = 0, received frames are interpreted as classic CAN frames, which leads to the transmission of an error frame when receiving a CAN FD frame. When CAN FD operation is disabled, no CAN FD frames are transmitted even if the FDF bit of a Tx buffer element is set. The FDOE and BRSE bits of the FDCAN_CCCR register can only be changed while the INIT and CCE bits are both set.

With FDOE = 0, the setting of the FDF and BRSE bits is ignored, and frames are transmitted in classic CAN format. With FDOE = 1 and BRSE = 0, only the FDF bit of a Tx buffer element is evaluated. With FDOE = 1 and BRSE = 1, transmission of CAN FD frames with bit rate switching is enabled. All Tx buffer elements with FDF and BRSE bits set are transmitted in CAN FD format with bit rate switching.
A mode change during CAN operation is recommended only under the following conditions:

- The failure rate in the CAN FD data phase is significantly higher than in the CAN FD arbitration phase. In this case, disable the CAN FD bit rate switching option for transmissions.
- During system startup, all nodes transmit classic CAN messages until it is verified that they are able to communicate in CAN FD format. If this is true, all nodes switch to CAN FD operation.
- Wake-up messages in CAN partial networking have to be transmitted in classic CAN format.
- End-of-line programming in case not all nodes are CAN FD capable. Non-CAN FD nodes are held in silent mode until programming is complete. Then all nodes switch back to classic CAN communication.

In the FDCAN format, the coding of the DLC differs from the standard CAN format. The DLC codes 0 to 8 have the same coding as in standard CAN, the codes 9 to 15 (that in standard CAN all code a data field of 8 bytes) are coded according to Table 403.

<table>
<thead>
<tr>
<th>DLC</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of data bytes</td>
<td>12</td>
<td>16</td>
<td>20</td>
<td>24</td>
<td>32</td>
<td>48</td>
<td>64</td>
</tr>
</tbody>
</table>

In CAN FD fast frames, the bit timing is switched inside the frame, after the BRS (bit rate switch) bit, if this bit is recessive. Before the BRS bit, in the FDCAN arbitration phase, the standard CAN bit timing is used as defined by the FDCAN_DBTP register. In the following FDCAN data phase, the fast CAN bit timing is used as defined by the FDCAN_DBTP register. The bit timing is switched back from the fast timing at the CRC delimiter or when an error is detected, whichever occurs first.

The maximum configurable bit rate in the CAN FD data phase depends on the FDCAN kernel clock frequency. For example, with an FDCAN kernel clock frequency of 20 MHz and the shortest configurable bit time of four time quanta (tq), the bit rate in the data phase is 5 Mbit/s.

In both data frame formats (CAN FD long frames and CAN FD fast frames), the value of bit ESI (error status indicator) is determined by the transmitter error state at the start of the transmission. If the transmitter is error passive, ESI is transmitted recessive, else it is transmitted dominant. In CAN FD remote frames, the ESI bit is always transmitted dominant, independent of the transmitter error state. The data length code of CAN FD remote frames is transmitted as 0.

In case an FDCAN Tx buffer is configured for FDCAN transmission with DLC > 8, the first eight bytes are transmitted as configured in the Tx buffer while the remaining part of the data field is padded with 0xCC. When the FDCAN receives a FDCAN frame with DLC > 8, the first eight bytes of that frame are stored into the matching Rx FIFO. The remaining bytes are discarded.

### Transceiver delay compensation

During the data phase of an FDCAN transmission, only one node is transmitting, all others are receivers. The length of the bus line has no impact. When transmitting via pin FDCAN_TX, the protocol controller receives the transmitted data from its local CAN transceiver via pin FDCAN_RX. The received data is delayed by the CAN transceiver loop.
delay. If this delay is greater than TSEG1 (time segment before sample point), and a bit error is detected. Without transceiver delay compensation, the bit rate in the data phase of an FDCAN frame is limited by the transceiver loop delay.

The FDCAN implements a delay compensation mechanism to compensate the CAN transceiver loop delay, thereby enabling transmission with higher bit rates during the FDCAN data phase independent of the delay of a specific CAN transceiver.

To check for bit errors during the data phase of transmitting nodes, the delayed transmit data is compared against the received data at the secondary sample point (SSP). If a bit error is detected, the transmitter reacts on this bit error at the next following regular sample point. During the arbitration phase, the delay compensation is always disabled.

The transmitter delay compensation enables configurations where the data bit time is shorter than the transmitter delay. This is enabled by setting the TDC bit of the FDCAN_DBTP register, and described in detail in the ISO11898-1 specification.

The received bit is compared against the transmitted bit at the SSP. The SSP position is defined as the sum of the measured delay from the FDCAN transmit output pin FDCAN_TX through the transceiver to the receive input pin FDCAN_RX plus the transmitter delay compensation offset as configured by TDCO[6:0] of FDCAN_TDCR. The transmitter delay compensation offset is used to adjust the position of the SSP inside the received bit (for example, half of the bit time in the data phase). The position of the secondary sample point is rounded down to the next integer number of mtq (minimum time quantum, one period of fdcantq_ck clock).

The TDCV[6:0] bitfield of the FDCAN_PSR register shows the actual transmitter delay compensation value. TDCV[6:0] is cleared when the INIT is set in the FDCAN_CCCR. It is updated at each transmission of an FD frame while the TDC bit of the FDCAN_DBTP register is set.

The following boundary conditions have to be considered for the transmitter delay compensation implemented in the FDCAN:

- The sum of the measured delay from FDCAN_Tx to FDCAN_Rx and the configured transmitter delay compensation offset TDCO[6:0] has to be lower than 6-bit times in the data phase.
- The sum of the measured delay from FDCAN_TX to FDCAN_RX and the configured transmitter delay compensation offset TDCO[6:0] has to be lower than or equal to $127 \times mtq$. If the sum exceeds this value, the maximum value ($127 \times mtq$) is used for transmitter delay compensation.
- The data phase ends at the sample point of the CRC delimiter, which stops checking received bits at the SSPs.

If transmitter delay compensation is enabled by setting the TDC bit of the FDCAN_DBTP; the measurement is started within each transmitted CAN FD frame at the falling edge of bit FDF to bit res. The measurement is stopped when this edge is seen at the receive input pin FDCAN_TX of the transmitter. The resolution of this measurement is one mtq.
To avoid that a dominant glitch inside the received FDF bit ends the delay compensation measurement before the falling edge of the received res bit (resulting in a too early SSP position), the use of a transmitter delay compensation filter window can be enabled by programming the TDCF[6:0] bitfield of the FDCAN_TDCR register. This defines a minimum value for the SSP position. Dominant edges on FDCAN_RX that would result in an earlier SSP position are ignored for transmitter delay measurement. The measurement is stopped when the SSP position is at least TDCF[6:0] and FDCAN_RX is low.

**Restricted operation mode**

In restricted operation mode, the node is able to receive data and remote frames, and to give acknowledge to valid frames, but it does not send data frames, remote frames, active error frames, or overload frames. In case of an error condition or overload condition, it does not send dominant bits. Instead, it waits for the occurrence of a bus-idle condition to resynchronize itself to the CAN communication. The error counters (REC[6:0] and TEC[7:0] in FDCAN_ECR) are frozen while the error logging (CEL[7:0]) is active. The software can set the FDCAN into restricted operation mode by setting the ASM bit of FDCAN_CCCR. The bit can only be set by software when both CCE and INIT bits are set in FDCAN_CCCR. The bit can be cleared by software at any time.

Restricted operation mode is automatically entered when the Tx handler is not able to read data from the message RAM in time. To leave restricted operation mode, the software has to clear the ASM bit of FDCAN_CCCR.

The restricted operation mode can be used in applications that adapt themselves to different CAN bit rates. In this case, the application tests different bit rates and leaves the restricted operation mode after it has received a valid frame.

**Note:** The restricted operation mode must not be combined with the loop-back mode (internal or external).
**Bus monitoring mode**

The FDCAN is set in bus monitoring mode by setting the MON bit of the FDCAN_CCCR register. In bus monitoring mode (for more details refer to ISO11898-1, 10.12 bus monitoring), the FDCAN is able to receive valid data frames and valid remote frames, but cannot start a transmission. In this mode, it sends only recessive bits on the CAN bus. If the FDCAN is required to send a dominant bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the FDCAN can monitor it, even if the CAN bus remains in recessive state. In bus monitoring mode, the FDCAN_TXBRP register is held in reset state.

The bus monitoring mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits. *Figure 667* shows the connection of FDCAN_TX and FDCAN_RX signals to the FDCAN in bus monitoring mode.

**Figure 667. Pin control in bus monitoring mode**

---

**Disabled automatic retransmission mode (DAR)**

According to the CAN specification (see ISO11898-1, 6.3.3 Recovery Management), the FDCAN provides means for automatic retransmission of frames that have lost arbitration or have been disturbed by errors during transmission. By default, automatic retransmission is enabled. The DAR mode can be disabled through the DAR bit of the FDCAN_CCCR register.

**Frame transmission in DAR mode**

In DAR mode, all transmissions are automatically canceled after they have been started on the CAN bus. A Tx buffer Tx request pending bit (TRPx in FDCAN_TXBRP) is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, when it has been aborted due to lost arbitration, or when an error has occurred during frame transmission.

- **Successful transmission**
  - The corresponding Tx buffer transmission occurred bit TOx is set in FDCAN_TXBTO register.
  - The corresponding Tx buffer cancellation finished bit CFx is cleared in the FDCAN_TXBCF register.
• Successful transmission in spite of cancellation
  – The corresponding Tx buffer transmission occurred bit TOx is set in the FDCAN_TXBTO register.
  – The corresponding Tx buffer cancellation finished bit CFx is set in the FDCAN_TXBCF register.
• Arbitration loss or frame transmission disturbed
  – The corresponding Tx buffer transmission occurred bit TOx is cleared in the FDCAN_TXBTO register.
  – The corresponding Tx buffer cancellation finished bit CFx is set in the FDCAN_TXBCF register.

In case of a successful frame transmission, and if the storage of Tx events is enabled, a Tx event FIFO element is written with event type ET = 10 (transmission in spite of cancellation).

Power-down (Sleep mode)

Power-down entry

The FDCAN can be set into power-down mode controlled by setting the CSR bit of the FDCAN_CCCR register. As long as the clock stop request is active, CSR is read as 1.

When all pending transmission requests have completed, the FDCAN waits until the bus-idle state is detected. The FDCAN then sets the INIT bit of the FDCAN_CCCR register to prevent any further CAN transfers. Now, the FDCAN acknowledges that it is ready for power-down by setting the CSA bit of the FDCAN_CCCR register. In this state, before the clocks are switched off, further register accesses can be made. A write access to the INIT bit has no effect. Now, the module clock inputs can be switched off.

Power-down exit

To leave power-down mode, the application has to turn on the module clocks before clearing the CSR bit. The FDCAN acknowledges this by clearing the CSA bit. Afterwards, the application can restart CAN communication by clearing the INIT bit.

Test modes

To enable write access to **FDCAN test register (FDCAN_TEST)**, the TEST bit of the FDCAN_CCCR register must be set, thus enabling the configuration of test modes and functions.

Four output functions are available for the CAN transmit pin FDCAN_TX by programming the TX[1:0] bitfield of the FDCAN_TEST register. In addition to its default function (the serial data output), it can drive the CAN sample point signal to monitor the FDCAN bit timing as well as drive constant dominant or recessive values. The actual value at pin FDCAN_RX can be read from the RX bit of FDCAN_TEST. Both functions can be used to check the CAN bus physical layer.

Due to the synchronization mechanism between CAN kernel clock and APB clock domain, there can be a delay of several APB clock periods between writing to TX[1:0] until the new configuration is visible at FDCAN_TX output pin. This applies also when reading FDCAN_RX input pin via RX.

**Note:** Test modes must be used for production tests or self-test only. The software control for FDCAN_TX pin interferes with all CAN protocol functions. It is not recommended to use test modes for application.
External loop-back mode

The FDCAN can be set in external loop-back mode by setting the LBCK bit of the FDCAN_TEST register. In loop-back mode, the FDCAN treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into Rx FIFOs. Figure 668 shows the connection of transmit and receive signals FDCAN_TX and FDCAN_RX to the FDCAN in external loop-back mode.

This mode is provided for hardware self-test. To be independent from external stimulation, the FDCAN ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in loop-back mode. In this mode, the FDCAN performs an internal feedback from its transmit output to its receive input. The actual value of the FDCAN_RX input pin is disregarded by the FDCAN. The transmitted messages can be monitored at the FDCAN_TX transmit pin.

Internal loop-back mode

Internal loop-back mode is entered by setting both the LBCK bit of FDCAN_TEST and the MON bit of FDCAN_CCR. This mode can be used for a “hot self-test”, meaning the FDCAN can be tested without affecting a running CAN system connected to the FDCAN_TX and FDCAN_RX pins. In this mode, FDCAN_RX pin is disconnected from the FDCAN and FDCAN_TX pin is held recessive. Figure 668 shows the connection of FDCAN_TX and FDCAN_RX pins to the FDCAN in case of internal loop-back mode.

Figure 668. Pin control in loop-back mode

Timestamp generation

For timestamp generation, the FDCAN supplies a 16-bit wrap-around counter. A prescaler (TCP[3:0] of FDCAN_TSCC) can be configured to clock the counter in multiples of CAN bit times (1 to 16). The counter is readable via the TCV[15:0] bitfield of the FDCAN_TSCV register. A write access to TSCV[15:0] resets the counter to 0. When the timestamp counter wraps around, the interrupt flag (TSW bit of FDCAN_ISR) is set.

On start of frame reception/transmission, the counter value is captured and stored into the timestamp section of an Rx FIFO (RXTS[15:0]) or Tx event FIFO (TXTS[15:0]) element.
By programming TSS[1:0] of FDCAN_TSCC, a 16-bit timestamp can be used.

**Debug mode behavior**

In debug mode, the set/reset on read feature is automatically disabled during the debugger register access, and enabled during normal MCU operation.

**Timeout counter**

To signal timeout conditions for Rx FIFO 0, Rx FIFO 1, and the Tx event FIFO the FDCAN supplies a 16-bit timeout counter. It operates as a down-counter and uses the same prescaler controlled by TCP[3:0] of FDCAN_TSCC as the timestamp counter. The timeout counter is configured via the FDCAN_TOCC register. The actual counter value can be read from the TOC[15:0] bitfield of FDCAN_TOCV. The timeout counter can only be started while the INIT bit of FDCAN_CCCR is cleared. It is stopped when INIT is set, for example, when the FDCAN enters bus-off state.

The operation mode is selected by TOS[1:0] of FDCAN_TOCC. When operating in continuous mode, the counter starts when INIT is cleared. A write to FDCAN_TOCV presets the counter to the value configured by TOP[15:0] in FDCAN_TOCC and continues down-counting.

When the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOP[15:0]. Down-counting is started when the first FIFO element is stored. Writing to FDCAN_TOCV has no effect.

When the counter reaches 0, the TOO interrupt flag is set in the FDCAN_IR register. In continuous mode, the counter is immediately restarted at TOP[15:0].

*Note: The clock signal for the timeout counter is derived from the CAN core sample point signal. Therefore, the point in time where the timeout counter is decremented may vary due to the synchronization/resynchronization mechanism of the CAN core. If the baud rate switch feature in FDCAN is used, the timeout counter is clocked differently in the arbitration and data fields.*
44.3.3 Message RAM

The message RAM is 32-bit wide, and the FDCAN module is configured to allocate up to 212 words in it. It is not necessary to configure each of the sections shown in Figure 669.

Figure 669. Message RAM configuration

When the FDCAN addresses the message RAM, it addresses 32-bit words (aligned), not a single byte. The RAM addresses are 32-bit words, that is, only bits 15 to 2 are evaluated, the two least significant bits are ignored.

In case of multiple instances, the RAM start address for the FDCANn is computed by end address + 4 of FDCANn - 1, and the FDCANn end address is computed by FDCANn start address + 0x0350 - 4.

As an example, for two instances:

- **FDCAN1:**
  - Start address 0x0000
  - End address 0x034C (as in Figure 669)

- **FDCAN2:**
  - Start address = 0x034C (FDCAN1 end address) + 4 = 0x0350
  - End address = 0x0350 (FDCAN2 start address) + 0x0350 - 4 = 0x069C.

**Rx handling**

The Rx handler controls the acceptance filtering, the transfer of received messages to one of the two Rx FIFOs, as well as the Rx FIFO put and get indices.

**Acceptance filter**

The FDCAN offers the possibility to configure two sets of acceptance filters, one for standard identifiers and another for extended identifiers. These filters can be assigned to Rx FIFO 0 or Rx FIFO 1. For acceptance filtering, each list of filters is executed from element #0 until the first matching element. Acceptance filtering stops at the first matching element, and the following filter elements are not evaluated for this message.
The main features are:

- Each filter element can be configured as
  - Range filter (from - to)
  - Filter for one or two dedicated IDs
  - Classic bit mask filter
- Each filter element is configurable for acceptance or rejection filtering.
- Each filter element can be enabled/disabled individually.
- Filters are checked sequentially, execution stops with the first matching filter element.

Related configuration registers are:

- Global filter configuration (RXGFC)
- Extended ID AND mask (XIDAM)

Depending on the configuration of the filter element (SFEC[2:0]/EFEC[2:0]), a match triggers one of the following actions:

- Store received frame in FIFO 0 or FIFO 1
- Reject received frame
- Set the high priority message interrupt flag HPM in FDCAN_IR
- Set the high priority message interrupt flag HPM in FDCAN_IR, and store the received frame in FIFO 0 or FIFO 1.

Acceptance filtering is started after the complete identifier has been received. After acceptance filtering has completed, and if a matching Rx FIFO has been found, the message handler starts writing the received message data in 32-bit portions to the matching Rx FIFO. If the CAN protocol controller has detected an error condition (for example, CRC error), this message is discarded with the following impact:

- Rx FIFO
  The put index of the matching Rx FIFO is not updated, but the related Rx FIFO element is partly overwritten with the received data. For error type, see LEC[2:0] and DLEC[2:0] bitfields of the FDCAN_PSR register. In case the matching Rx FIFO is operated in overwrite mode, the boundary conditions described in Rx FIFO overwrite mode have to be considered.

*Note:* When an accepted message is written to one of the two Rx FIFOs, the unmodified received identifier is stored independently from the used filters. The result of the acceptance filter process strongly depends on the sequence of configured filter elements.

### Range filter

The filter matches for all received frames with message IDs in the range defined by SF1ID/SF2ID and EF1ID/EF2ID.

There are two possibilities when range filtering is used together with extended frames:

- EFT[1:0] = 00: the message ID of received frames is AND-ed with the extended ID AND mask (XIDAM) before the range filter is applied.
- EFT[1:0] = 11: the extended ID AND mask (XIDAM) is not used for range filtering.
Filter for dedicated IDs

A filter element can be configured to filter for one or two specific message IDs. To filter for one specific message ID, the filter element has to be configured with SF1ID = SF2ID and EF1ID = EF2ID.

Classic bit mask filter

The classic bit mask filtering is intended to filter groups of message IDs by masking single bits of a received message ID. With classic bit mask filtering SF1ID/EF1ID is used as message ID filter, while SF2ID/EF2ID is used as filter mask.

0 bit at the filter mask masks out the corresponding bit position of the configured ID filter. For example, the value of the received message ID at that bit position is not relevant for acceptance filtering. Only the bits of the received message ID where the corresponding mask bits are 1 are relevant for acceptance filtering.

In case all mask bits are 1, a match occurs only when the received message ID and the message ID filter are identical. If all mask bits are 0, all message IDs match.

Standard message ID filtering

Figure 670 shows the flow for standard message ID (11-bit identifier) filtering. The standard message ID filter element is described in Section 44.3.8.

The standard message filtering is controlled by the FDCAN_RXGFC register. The standard message ID, the remote transmission request bit (RTR), and the identifier extension bit (IDE) of the received frames are compared against the list of configured filter elements.
Figure 670. Standard message ID filter path

Valid frame received

11-bit Bit identifier 29-bit

Remote frame

Yes

Reject remote frame

No

RXGFC[RRFS] = 0

Receive filter list enabled

RXGFC[LSS][7:0] > 0

Yes

Match filter element #0

No

RXGFC[LSS][7:0] = 0

Yes

Match filter element #RXGFC.LSS

No

Accept non-matching frames

RXGFC[ANFS[1]] = 1

Accept

RXGFC[ANFS[1]] = 0

Reject

Target FIFO full

Yes

Discard frame

No

Append to target FIFO

Acceptance or Rejection
Extended message ID filtering

*Figure 671* shows the flow for extended message ID (29-bit identifier) filtering. The extended message ID filter element is described in *Section 44.3.9*.

The extended message filtering is controlled by the FDCAN_RXGFC register. The extended message ID, the remote transmission request bit (RTR), and the identifier extension bit (IDE) of the received frames are compared against the list of configured filter elements.

*Figure 671. Extended message ID filter path*

The extended ID AND mask (XIDAM) is AND-ed with the received identifier before the filter list is executed.
Rx FIFOs

Rx FIFO 0 and Rx FIFO 1 can hold up to three elements each.

Received messages that passed acceptance filtering are transferred to the Rx FIFO as configured by the matching filter element. For a description of the filter mechanisms available for Rx FIFO 0 and Rx FIFO 1, see Acceptance filter. The Rx FIFO element is described in Section 44.3.5.

When an Rx FIFO full condition is signaled by RFnF in FDCAN_IR (where n is the FIFO number), no further messages are written to the corresponding Rx FIFO until at least one message has been read out, and the Rx FIFO get index has been incremented. In case a message is received while the corresponding Rx FIFO is full, this message is discarded, and the interrupt flag RFnL is set in the FDCAN_IR register.

When reading from an Rx FIFO, the Rx FIFO get index (FnGl of FDCAN_RXFnS) + FIFO element size has to be added to the corresponding Rx FIFO start address (FnSA).

Rx FIFO blocking mode

The Rx FIFO blocking mode is configured by clearing the FnOM bit in the FDCAN_RXGFC register. This is the default operation mode for the Rx FIFOs.

When an Rx FIFO full condition is reached (FnPI = FnGI in FDCAN_RXFnS), no further messages are written to the corresponding Rx FIFO until at least one message has been read out and the Rx FIFO get index has been incremented. An Rx FIFO full condition is signaled by FnF = 1 in FDCAN_RXFnS. In addition, the RFnF interrupt flag is set in FDCAN_IR.

In case a message is received while the corresponding Rx FIFO is full, this message is discarded, and the message lost condition is signaled by setting RFnL bit in FDCAN_RXFnS. In addition, the RFnL interrupt flag is set in FDCAN_IR.

Rx FIFO overwrite mode

The Rx FIFO overwrite mode is configured by setting the FnOM bit of the FDCAN_RXGFC register.

When an Rx FIFO full condition (FnPI = FnGl of FDCAN_RXFnS) is signaled by FnF = 1 in FDCAN_RXFnS, the next message accepted for the FIFO overwrites the oldest FIFO message. Put and get indices are both incremented by one.

When an Rx FIFO is operated in overwrite mode and an Rx FIFO full condition is signaled, reading from the Rx FIFO elements must start at least at get index + 1. This is because it may happen that a received message is written to the message RAM (put index) while the CPU is reading from the message RAM (get index). In this case, inconsistent data can be read from the respective Rx FIFO element. Adding an offset to the get index when reading from the Rx FIFO avoids this problem. The offset depends on how fast the CPU accesses the Rx FIFO.

After reading from the Rx FIFO, the number of the last element read has to be written to the Rx FIFO acknowledge index (FnA of FDCAN_RXFnA). This increments the get index to that element number. In case the put index has not been incremented to this Rx FIFO element, the Rx FIFO full condition is reset (FnF = 0 in FDCAN_RXFnS).
Tx handling

The Tx handler handles transmission requests for the Tx FIFO and the Tx queue. It controls the transfer of transmit messages to the CAN core, the put and get indices, and the Tx event FIFO. Up to three Tx buffers can be set up for message transmission. The CAN message data field is configured to 64 bytes. The Tx FIFO allocates eighteen 32-bit words for storage of a Tx element.

Table 404. Possible configurations for frame transmission

<table>
<thead>
<tr>
<th>BRSE</th>
<th>FDOE</th>
<th>FDF</th>
<th>BRS</th>
<th>Frame transmission</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ignored</td>
<td>0</td>
<td>Ignored</td>
<td>Ignored</td>
<td>Classic CAN</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Ignored</td>
<td>Classic CAN</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Ignored</td>
<td>FD without bit rate switching</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Ignored</td>
<td>Classic CAN</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>FD without bit rate switching</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>FD with bit rate switching</td>
</tr>
</tbody>
</table>

Note: AUTOSAR requires at least three Tx queue buffers and support of transmit cancellation.

The Tx handler starts a Tx scan to check for the highest priority pending Tx request (Tx buffer with lowest message ID) when the Tx buffer request pending register (FDCAN_TXBRP) is updated, or when a transmission has been started.

Transmit pause

The transmit pause feature is intended for use in CAN systems where the CAN message identifiers are permanently specified to specific values and cannot easily be changed. These message identifiers can have a higher CAN arbitration priority than other defined messages, while in a specific application their relative arbitration priority must be inverse. This may lead to a case where one ECU sends a burst of CAN messages that cause another ECU CAN messages to be delayed because that other messages have a lower CAN arbitration priority.

As an example, if CAN ECU-1 has the feature enabled and is requested by its application software to transmit four messages, it waits, after the first successful message transmission, for two CAN bit times of bus-idle before it is allowed to start the next requested message. If there are other ECUs with pending messages, these messages are started in the idle time, and they would not need to arbitrate with the next message of ECU-1. After having received a message, ECU-1 is allowed to start its next transmission as soon as the received message releases the CAN bus.

The feature is controlled by the TXP bit of the CCCR register. If the bit is set, the FDCAN, each time it has successfully transmitted a message, pauses for two CAN bit times before starting the next transmission. This enables other CAN nodes in the network to transmit messages even if their messages have lower prior identifiers. By default, this feature is disabled (TXP = 0 in FDCAN_CCCR).
This feature loses up burst transmissions coming from a single node and it protects against "babbling idiot" scenarios where the application program erroneously requests too many transmissions.

**Tx FIFO**

Tx FIFO operation is configured by clearing the TFQM bit of the FDCAN_TXBC register. Messages stored in the Tx FIFO are transmitted starting with the message referenced by the get index (TFGI[1:0] bitfield of FDCAN_TXFQS). After each transmission, the get index is incremented cyclically until the Tx FIFO is empty. The Tx FIFO enables transmission of messages with the same message ID from different Tx buffers in the order that these messages have been written to the Tx FIFO. The FDCAN calculates the Tx FIFO free level (TFFL[2:0] bitfield of FDCAN_TXFQS) as the difference between the get and put index. It indicates the number of available (free) Tx FIFO elements.

New transmit messages have to be written to the Tx FIFO starting with the Tx buffer referenced by the put index (TFQPI[1:0] bitfield of FDCAN_TXFQS). An add request increments the put index to the next free Tx FIFO element. When the put index reaches the get index, Tx FIFO full (TFQF = 1 in FDCAN_TXFQS) is signaled. In this case, no further messages must be written to the Tx FIFO until the next message has been transmitted and the get index has been incremented.

When a single message is added to the Tx FIFO, the transmission is requested by setting the FDCAN_TXBAR bit related to the Tx buffer referenced by the Tx FIFO put index.

When multiple (n) messages are added to the Tx FIFO, they are written to n consecutive Tx buffers starting with the put index. The transmissions are then requested via the FDCA_TXBAR register. The put index is then cyclically incremented by n. The number of requested Tx buffers must not exceed the number of free Tx buffers as indicated by the Tx FIFO free level.

When a transmission request for the Tx buffer referenced by the get index is canceled, the get index is incremented to the next Tx buffer with a transmission request is pending and the Tx FIFO free level is recalculated. When transmission cancellation is applied to any other Tx buffer, the get index and the FIFO Free Level remain unchanged.

A Tx FIFO element allocates eighteen 32-bit words in the message RAM. Therefore, the start address of the next available (free) Tx FIFO buffer, is calculated by adding four times the put index TFQPI[1:0] (0 … 2) to the Tx buffer start address TBSA.

**Tx queue**

Tx queue operation is configured by setting the TFQM of the FDCAN_TXBC register. Messages stored in the Tx queue are transmitted starting with the message with the lowest message ID (highest priority).

In case of mixing of standard and extended message IDs, the standard message IDs are compared to bits [28:18] of extended message IDs.

In case multiple queue buffers are configured with the same message ID, the queue buffer with the lowest buffer number is transmitted first.

New messages have to be written to the Tx buffer referenced by the put index (TFQPI[1:0] in FDCAN_TXFQS). An add request cyclically increments the put index to the next free Tx buffer. In case the Tx queue is full (TFQF = 1 in FDCAN_TXFQS), the put index is not valid and no further message must be written to the Tx queue until at least one of the requested messages has been sent out or a pending transmission request has been canceled.
The application can use the FDCAN_TXBRP register instead of the put index and can place messages to any Tx buffer without pending transmission request.

A Tx queue buffer allocates eighteen 32-bit words in the message RAM. The start address of Therefore, the next available (free) Tx queue buffer is calculated by adding four times the Tx queue put index TFQPI[1:0] (0 ... 2) to the Tx buffer start address TBSA.

Transmit cancellation

The FDCAN supports transmit cancellation. To cancel a requested transmission from a Tx queue buffer, the host has to write 1 to the corresponding bit position (= number of Tx buffer) of the FDCAN_TXBCR register. Transmit cancellation is not intended for Tx FIFO operation.

Successful cancellation is signaled by setting the corresponding bit of the FDCAN_TXBCF register.

In case a transmit cancellation is requested while a transmission from a Tx buffer is already ongoing, the corresponding FDCAN_TXBRP bit remains set as long as the transmission is in progress. If the transmission is successful, the corresponding FDCAN_TXBTO and FDCAN_TXBCF bits are set. If the transmission is not successful, it is not repeated and only the corresponding FDCAN_TXBCF bit is set.

Note: In case a pending transmission is canceled immediately before it has been started, there is a short time window where no transmission is started even if another message is pending in the node. This can enable another node to transmit a message that can have a priority lower than that of the second message in the node.

Tx event handling

To support Tx event handling the FDCAN has implemented a Tx event FIFO. After the FDCAN has transmitted a message on the CAN bus, message ID and timestamp are stored in a Tx event FIFO element. To link a Tx event to a Tx event FIFO element, the message marker from the transmitted Tx buffer is copied into the Tx event FIFO element.

The Tx event FIFO is configured to three elements. The Tx event FIFO element is described in Tx FIFO.

The purpose of the Tx event FIFO is to decouple handling transmit status information from transmit message handling that is, a Tx buffer holds only the message to be transmitted, while the transmit status is stored separately in the Tx event FIFO. This has the advantage, especially when operating a dynamically managed transmit queue, that a Tx buffer can be used for a new message immediately after successful transmission. There is no need to save transmit status information from a Tx buffer before overwriting that Tx buffer.

When a Tx event FIFO full condition is signaled by the TEFF bit of the FDCAN_IR, no further elements are written to the Tx event FIFO until at least one element has been read out and the Tx event FIFO get index has been incremented. In case a Tx event occurs while the Tx event FIFO is full, this event is discarded and the TEFL interrupt flag is set in the FDCAN_IR register.

When reading from the Tx event FIFO, the Tx event FIFO get index (EFGI[1:0] of FDCAN_TXEFS) has to be added twice to the Tx event FIFO start address EFSA.
44.3.4 FIFO acknowledge handling

The get indices of Rx FIFO 0, Rx FIFO 1, and the Tx event FIFO are controlled by writing to the corresponding FIFO acknowledge index (see Section 44.4.23 and Section 44.4.25). Writing to the FIFO acknowledge index sets the FIFO get index to the FIFO acknowledge index plus one and thereby updates the FIFO fill level. There are two use cases:

- When only a single element has been read from the FIFO (the one being pointed to by the get index), this get index value is written to the FIFO acknowledge index.
- When a sequence of elements has been read from the FIFO, it is sufficient to write the FIFO acknowledge index only once at the end of that read sequence (value = index of the last element read), to update the FIFO get index.

Because the CPU has free access to the FDCAN message RAM, special care has to be taken when reading FIFO elements in an arbitrary order (get index not considered). This might be useful when reading a high priority message from one of the two Rx FIFOs. In this case, the FIFO acknowledge index must not be written because this would set the get index to a wrong position and alter the FIFO fill level. In this case, some of the older FIFO elements would be lost.

Note: The application has to ensure that a valid value is written to the FIFO acknowledge index. The FDCAN does not check for erroneous values.

44.3.5 FDCAN Rx FIFO element

Two Rx FIFOs are configured in the message RAM. Each Rx FIFO section can be configured to store up to three received messages. The structure of an Rx FIFO element is described in Table 405. The description is provided in Table 406.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>ESI</td>
<td>XTD</td>
<td>RTR</td>
<td></td>
<td>ID[28:0]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R1</td>
<td>ANMF</td>
<td>FIDX[6:0]</td>
<td>Res.</td>
<td>FDF</td>
<td>BRS</td>
<td>DLC[3:0]</td>
<td>RXTS[15:0]</td>
<td></td>
</tr>
<tr>
<td>R2</td>
<td>DB3[7:0]</td>
<td>DB2[7:0]</td>
<td>DB1[7:0]</td>
<td>D8[7:0]</td>
<td>D[7:0]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td>DB7[7:0]</td>
<td>DB6[7:0]</td>
<td>DB5[7:0]</td>
<td>DB4[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rn</td>
<td>DBm[7:0]</td>
<td>DBm-1[7:0]</td>
<td>DBm-2[7:0]</td>
<td>DBm-3[7:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The element size configured for storage of CAN FD messages is set to 64-byte data field.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| R0 Bit 31 ESI | Error state indicator  
- 0: Transmitting node is error active  
- 1: Transmitting node is error passive |
| R0 Bit 30 XTD | Extended identifier  
Signals to the host whether the received frame has a standard or extended identifier.  
- 0: 11-bit standard identifier  
- 1: 29-bit extended identifier |
Table 406. Rx FIFO element description (continued)

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| R0 Bit 29 RTR    | Remote transmission request  
|                  | Signals to the host whether the received frame is a data frame or a remote frame.  
|                  | – 0: Received frame is a data frame  
|                  | – 1: Received frame is a remote frame |
| R0 Bits 28:0 ID[28:0] | Identifier  
|                  | Standard or extended identifier depending on bit XTD. A standard identifier is stored into ID[28:18]. |
| R1 Bit 31 ANMF   | Accepted non-matching frame  
|                  | Acceptance of non-matching frames can be enabled via ANFS[1:0] and ANFE[1:0] bitfield of FDCAN_RXGFC.  
|                  | – 0: Received frame matching filter index FIDX  
|                  | – 1: Received frame did not match any Rx filter element |
| R1 Bits 30:24 FIDX[6:0] | Filter index  
|                  | 0-27=Index of matching Rx acceptance filter element (invalid if ANMF = 1).  
|                  | Range: 0 to LSS[4:0] - 1 or LSE[3:0] - 1 in FDCAN_RXGFC. |
| R1 Bit 21 FDF    | FD format  
|                  | – 0: Standard frame format  
|                  | – 1: FDCAN frame format (new DLC-coding and CRC) |
| R1 Bit 20 BRS    | Bit rate switch  
|                  | – 0: Frame received without bit rate switching  
|                  | – 1: Frame received with bit rate switching |
| R1 Bits 19:16 DLC[3:0] | Data length code  
|                  | – 0-8: Classic CAN + CAN FD: received frame has 0-8 data bytes  
|                  | – 9-15: Classic CAN: received frame has 8 data bytes  
|                  | – 9-15: CAN FD: received frame has 12/16/20/24/32/48/64 data bytes |
| R1 Bits 15:0 RXTS[15:0] | Rx timestamp  
|                  | Timestamp Counter value captured on start of frame reception. Resolution depending on configuration of the timestamp counter prescaler TCP[3:0] of FDCAN_TSCC. |
| R2 Bits 31:24 DB3[7:0] | Data byte 3 |
| R2 Bits 23:16 DB2[7:0] | Data byte 2 |
| R2 Bits 15:8 DB1[7:0] | Data byte 1 |
| R2 Bits 7:0 D[7:0] | Data byte 0 |
| R3 Bits 31:24 DB7[7:0] | Data byte 7 |
| R3 Bits 23:16 DB6[7:0] | Data byte 6 |
### 44.3.6 FDCAN Tx buffer element

The Tx buffers section (three elements) can be configured to hold Tx FIFO or Tx queue. The Tx handler distinguishes between Tx FIFO and Tx queue using the Tx buffer configuration TFQM bit of the FDCAN_TXBC register. The element size is configured for storage of CAN FD messages with up to 64-byte data.

#### Table 406. Rx FIFO element description (continued)

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R3 Bits 15:8</td>
<td>Data byte 5</td>
</tr>
<tr>
<td>DB5[7:0]</td>
<td></td>
</tr>
<tr>
<td>R3 Bits 7:0</td>
<td>Data byte 4</td>
</tr>
<tr>
<td>DB4[7:0]</td>
<td></td>
</tr>
<tr>
<td>:</td>
<td></td>
</tr>
<tr>
<td>Rn Bits 31:24</td>
<td>Data byte m</td>
</tr>
<tr>
<td>DBm[7:0]</td>
<td></td>
</tr>
<tr>
<td>Rn Bits 23:16</td>
<td>Data byte m-1</td>
</tr>
<tr>
<td>DBm-1[7:0]</td>
<td></td>
</tr>
<tr>
<td>Rn Bits 15:8</td>
<td>Data byte m-2</td>
</tr>
<tr>
<td>DBm-2[7:0]</td>
<td></td>
</tr>
<tr>
<td>Rn Bits 7:0</td>
<td>Data byte m-3</td>
</tr>
<tr>
<td>DBm-3[7:0]</td>
<td></td>
</tr>
</tbody>
</table>

#### Table 407. Tx buffer and FIFO element

<table>
<thead>
<tr>
<th>Bit</th>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>T0</td>
<td>ESI</td>
<td>XTD</td>
<td>RTR</td>
<td>ID[28:0]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T2</td>
<td>DB3[7:0]</td>
<td>DB2[7:0]</td>
<td>DB1[7:0]</td>
<td>D[7:0]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T3</td>
<td>DB7[7:0]</td>
<td>DB6[7:0]</td>
<td>DB5[7:0]</td>
<td>DB4[7:0]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tn</td>
<td>DBm[7:0]</td>
<td>DBm-1[7:0]</td>
<td>DBm-2[7:0]</td>
<td>DBm-3[7:0]</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Table 408. Tx buffer element description

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| T0 Bit 31 ESI(1) | Error state indicator  
– 0: ESI bit in CAN FD format depends only on error passive flag  
– 1: ESI bit in CAN FD format transmitted recessive |
| T0 Bit 30 XTD  | Extended identifier  
– 0: 11-bit standard identifier  
– 1: 29-bit extended identifier |
Table 408. Tx buffer element description (continued)

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| T0 Bit 29 RTR(2) | Remote transmission request  
  – 0: Transmit data frame  
  – 1: Transmit remote frame |
| T0 Bits 28:0 ID[28:0] | Identifier  
  Standard or extended identifier depending on bit XTD. A standard identifier has to be written to ID[28:18]. |
| T1 Bits 31:24 MM[7:0] | Message marker  
  Written by CPU during Tx buffer configuration. Copied into Tx event FIFO element for identification of Tx message status. |
| T1 Bit 23 EFC | Event FIFO control  
  – 0: Do not store Tx events  
  – 1: Store Tx events |
| T1 Bit 21 FDF | FD format  
  – 0: Frame transmitted in classic CAN format  
  – 1: Frame transmitted in CAN FD format |
| T1 Bit 20 BRS(3) | Bit rate switching  
  – 0: CAN FD frames transmitted without bit rate switching  
  – 1: CAN FD frames transmitted with bit rate switching |
| T1 Bits 19:16 DLC[3:0] | Data length code  
  – 0 - 8: Classic CAN + CAN FD: received frame has 0-8 data bytes  
  – 9 - 15: Classic CAN: received frame has 8 data bytes  
  – 9 - 15: CAN FD: received frame has 12/16/20/24/32/48/64 data bytes |
| T2 Bits 31:24 DB3[7:0] | Data byte 3 |
| T2 Bits 23:16 DB2[7:0] | Data byte 2 |
| T2 Bits 15:8 DB1[7:0] | Data byte 1 |
| T2 Bits 7:0 D[7:0] | Data byte 0 |
| T3 Bits 31:24 DB7[7:0] | Data byte 7 |
| T3 Bits 23:16 DB6[7:0] | Data byte 6 |
| T3 Bits 15:8 DB5[7:0] | Data byte 5 |
| T3 Bits 7:0 DB4[7:0] | Data byte 4 |
| ... | ... |
44.3.7 FDCAN Tx event FIFO element

Each element stores information about transmitted messages. By reading the Tx event, FIFO the host CPU gets this information in the order that the messages were transmitted. Status information about the Tx event FIFO can be obtained from FDCAN_TXEFS register.

### Table 408. Tx buffer element description (continued)

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tn Bits 31:24 DBm[7:0]</td>
<td>Data byte m</td>
</tr>
<tr>
<td>Tn Bits 23:16 DBm-1[7:0]</td>
<td>Data byte m-1</td>
</tr>
<tr>
<td>Tn Bits 15:8 DBm-2[7:0]</td>
<td>Data byte m-2</td>
</tr>
<tr>
<td>Tn Bits 7:0 DBm-3[7:0]</td>
<td>Data byte m-3</td>
</tr>
</tbody>
</table>

1. The ESI bit of the transmit buffer is OR-ed with the error passive flag to decide the value of the ESI bit in the transmitted FD frame. As required by the CAN FD protocol specification, an error active node can optionally transmit the ESI bit recessive, but an error passive node always transmits the ESI bit recessive.

2. When RTR = 1, the FDCAN transmits a remote frame according to ISO11898-1, even if the transmission in CAN FD format is enabled by the FDOE bit of the FDCAN_CCCR.

3. Bits ESI, FDF, and BRS are only evaluated when CAN FD operation is enabled by setting the FDOE bit of the FDCAN_CCCR. Bit BRS is only evaluated when in addition BRSE bit is set in FDCAN_CCCR.

### Table 409. Tx event FIFO element

<table>
<thead>
<tr>
<th>Bit</th>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>E0</td>
<td>ESI</td>
<td>XTD</td>
<td>RTR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 410. Tx event FIFO element description

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| E0 Bit 31 ESI | Error state indicator  
  – 0: Transmitting node is error active  
  – 1: Transmitting node is error passive |
| E0 Bit 30 XTD | Extended identifier  
  – 0: 11-bit standard identifier  
  – 1: 29-bit extended identifier |
| E0 Bit 29 RTR | Remote transmission request  
  – 0: Transmit data frame  
  – 1: Transmit remote frame |
| E0 Bits 28:0 ID[28:0] | Identifier  
  Standard or extended identifier depending on bit XTD. A standard identifier has to be written to ID[28:18]. |
44.3.8 **FDCAN standard message ID filter element**

Up to 28 filter elements can be configured for 11-bit standard IDs. When accessing a standard message ID filter element, its address is the filter list standard start address FLSSA plus the index of the filter element (0 … 27).

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1 Bits 31:24 MM[7:0]</td>
<td>Message marker. Copied from Tx buffer into Tx event FIFO element for identification of Tx message status.</td>
</tr>
</tbody>
</table>
| E1 Bits 23:22 EFC | Event type:  
  – 00: Reserved  
  – 01: Tx event  
  – 10: Transmission in spite of cancellation (always set for transmissions in DAR mode)  
  – 11: Reserved |
| E1 Bit 21 EDL | Extended data length:  
  – 0: Standard frame format  
  – 1: FDCAN frame format (new DLC-coding and CRC) |
| E1 Bit 20 BRS | Bit rate switching:  
  – 0: Frame transmitted without bit rate switching  
  – 1: Frame transmitted with bit rate switching |
| T1 Bits 19:16 DLC[3:0] | Data length code:  
  0 - 8: Frame with 0-8 data bytes transmitted  
  9 - 15: Frame with 8 data bytes transmitted |
| E1 Bits 15:0 TXTS[15:0] | Tx Timestamp: Timestamp counter value captured on start of frame transmission. Resolution depending on configuration of the timestamp counter prescaler TCP[3:0] of FDCAN_TSCC. |

### Table 411. Standard message ID filter element

<table>
<thead>
<tr>
<th>Bit</th>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>
44.3.9 FDCAN extended message ID filter element

Up to eight filter elements can be configured for 29-bit extended IDs. When accessing an extended message ID filter element, its address is the filter list extended start address FLESA plus twice the index of the filter element (0 ... 7).

Table 413. Extended message ID filter element

<table>
<thead>
<tr>
<th>Bit</th>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F0</td>
<td>EFEC[2:0]</td>
<td></td>
<td></td>
<td>EFID1[28:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F1</td>
<td>EFTI[1:0]</td>
<td>Res.</td>
<td></td>
<td>EFID2[28:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: In case a reserved value is configured, the filter element is considered disabled.
### Table 414. Extended message ID filter element field description

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>F0 Bits 31:29</strong>&lt;br&gt;EFEC[2:0]</td>
<td>Extended filter element configuration&lt;br&gt;All enabled filter elements are used for acceptance filtering of extended frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If EFEC[2:0] = 100, 101 or 110 a match sets interrupt flag IR[HPM] and, if enabled, an interrupt is generated. In this case register HPMS is updated with the status of the priority match.&lt;br&gt;– 000: Disable filter element&lt;br&gt;– 001: Store in Rx FIFO 0 if filter matches&lt;br&gt;– 010: Store in Rx FIFO 1 if filter matches&lt;br&gt;– 011: Reject ID if filter matches&lt;br&gt;– 100: Set priority if filter matches&lt;br&gt;– 101: Set priority and store in FIFO 0 if filter matches&lt;br&gt;– 110: Set priority and store in FIFO 1 if filter matches&lt;br&gt;– 111: Not used</td>
</tr>
<tr>
<td><strong>F0 Bits 28:0</strong>&lt;br&gt;EFID1[28:0]</td>
<td>Extended filter ID 1&lt;br&gt;First ID of extended ID filter element.&lt;br&gt;When filtering for Rx FIFO, this field defines the ID of an extended message to be stored. The received identifiers must match exactly, only XIDAM masking mechanism.</td>
</tr>
<tr>
<td><strong>F1 Bits 31:30</strong>&lt;br&gt;EFT[1:0]</td>
<td>Extended filter type&lt;br&gt;– 00: Range filter from EF1ID to EF2ID (EF2ID ≥ EF1ID)&lt;br&gt;– 01: Dual ID filter for EF1ID or EF2ID&lt;br&gt;– 10: Classic filter: EF1ID = filter, EF2ID = mask&lt;br&gt;– 11: Range filter from EF1ID to EF2ID (EF2ID ≥ EF1ID), XIDAM mask not applied</td>
</tr>
<tr>
<td><strong>F1 Bit 29</strong></td>
<td>Not used</td>
</tr>
<tr>
<td><strong>F1 Bits 28:0</strong>&lt;br&gt;EFID2[28:0]</td>
<td>Extended filter ID 2&lt;br&gt;Second ID of extended ID filter element.</td>
</tr>
</tbody>
</table>
44.4 FDCAN registers

44.4.1 FDCAN core release register (FDCAN_CREL)

Address offset: 0x0000
Reset value: 0x3214 1218

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:28 REL[3:0]: 3
Bits 27:24 STEP[3:0]: 2
Bits 23:20 SUBSTEP[3:0]: 1
Bits 19:16 YEAR[3:0]: 4
Bits 15:8 MON[7:0]: 12
Bits 7:0 DAY[7:0]: 18

44.4.2 FDCAN endian register (FDCAN_ENDN)

Address offset: 0x0004
Reset value: 0x8765 4321

<table>
<thead>
<tr>
<th>ETV[31:16]</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
</tr>
<tr>
<td>14</td>
</tr>
<tr>
<td>13</td>
</tr>
<tr>
<td>12</td>
</tr>
<tr>
<td>11</td>
</tr>
<tr>
<td>10</td>
</tr>
<tr>
<td>9</td>
</tr>
<tr>
<td>8</td>
</tr>
<tr>
<td>7</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0 ETV[31:0]: Endianness test value
The endianness test value is 0x8765 4321.

Note: The register read must give the reset value to ensure no endianness issue.

44.4.3 FDCAN data bit timing and prescaler register (FDCAN_DBTP)

Address offset: 0x000C
Reset value: 0x0000 0A33

This register is only writable if the CCE and INIT bits of the FDCAN_CCCR are set. The CAN time quantum can be programmed in the range of 1 to 32 FDCAN clock periods:
\[ t_q = (DBRP[4:0] + 1) \text{ FDCAN clock periods} \]
DTSEG1[4:0] is the sum of PROP_SEG and PHASE_SEG1. DTSEG2[3:0] is PHASE_SEG2. Therefore, the length of the bit time is (programmed values) \times [\text{DTSEG1}[4:0] + \text{DTSEG2}[3:0] + 3] \times t_q \text{ or } (\text{functional values}) \times [\text{SYNC_SEG} + \text{PROP_SEG} + \text{PHASE_SEG1} + \text{PHASE_SEG2}] \times t_q.

The information processing time (IPT) is 0, meaning the data for the next bit is available at the first clock edge after the sample point.

Note: With an FDCAN clock of 8 MHz, the reset value 0x0000 0A33 configures the FDCAN for a fast bit rate of 500 kbit/s. The data phase bit rate must be higher than or equal to the nominal bit rate.

44.4.4 FDCAN test register (FDCAN_TEST)

Write access to this register is enabled by setting the TEST bit of the FDCAN_CCCR register. All register functions are set to their reset values when this bit is cleared.

Loop-back mode and software control of Tx pin FDCANx_TX are hardware test modes. Programming TX[1:0] differently from 00 can disturb the message transfer on the CAN bus.

Address offset: 0x0010
Reset value: 0x0000 0000
44.4.5 FDCAN RAM watchdog register (FDCAN_RWD)

The RAM watchdog monitors the READY output of the message RAM. A message RAM access starts the message RAM watchdog counter with the value configured through the WDC[7:0] bitfield of the FDCAN_RWD register.

The counter is reloaded with WDC[7:0] when the message RAM signals successful completion by activating its READY output. In case there is no response from the message RAM until the counter has counted down to 0, the counter stops, and the interrupt flag WDI is set in the FDCAN_IR register. The RAM watchdog counter is clocked by the fdcan_pclk clock.

Address offset: 0x0014
Reset value: 0x0000 0000

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:8 WDV[7:0]: Watchdog value
Actual message RAM watchdog counter value.
Bits 7:0  **WDC[7:0]**: Watchdog configuration
   Start value of the message RAM watchdog counter. With the reset value of 00, the counter is disabled.
   This bitfield is write-protected (P): write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

### 44.4.6 FDCAN CC control register (FDCAN_CCCR)

**Address offset**: 0x0018

**Reset value**: 0x0000 0001

For details about setting and clearing single bits, see *Software initialization*.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>NISO</td>
<td>TXP</td>
<td>EFBI</td>
<td>PXHD</td>
<td>BRSE</td>
<td>FDOE</td>
<td>TEST</td>
<td>DAR</td>
<td>MON</td>
<td>CSR</td>
<td>CSA</td>
<td>ASM</td>
<td>CCE</td>
<td>INIT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>r</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:16  **Reserved**, must be kept at reset value.

**Bit 15  **NISO**: Non-ISO operation
   If this bit is set, the FDCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0.
   0: CAN FD frame format according to ISO11898-1
   1: CAN FD frame format according to Bosch CAN FD Specification V1.0

**Bit 14  **TXP**: Transmit pause enable
   If this bit is set, the FDCAN pauses for two CAN bit times before starting the next transmission after successfully transmitting a frame.
   0: Disabled
   1: Enabled

**Bit 13  **EFBI**: Edge filtering during bus integration
   0: Edge filtering disabled
   1: Two consecutive dominant $t_d$ required to detect an edge for hard synchronization

**Bit 12  **PXHD**: Protocol exception handling disable
   0: Protocol exception handling enabled
   1: Protocol exception handling disabled

Bits 11:10  **Reserved**, must be kept at reset value.

**Bit 9  **BRSE**: FDCAN bit rate switching
   0: Bit rate switching for transmissions disabled
   1: Bit rate switching for transmissions enabled

**Bit 8  **FDOE**: FD operation enable
   0: FD operation disabled
   1: FD operation enabled

**Bit 7  **TEST**: Test mode enable
   0: Normal operation, FDCAN_TEST holds reset values
   1: Test mode, write access to FDCAN_TEST enabled
Bit 6  **DAR**: Disable automatic retransmission
0: Automatic retransmission of messages not transmitted successfully enabled
1: Automatic retransmission disabled

Bit 5  **MON**: Bus monitoring mode
This bit can only be set by software when both CCE and INIT are set. The bit can be cleared by the host at any time.
0: Bus monitoring mode disabled
1: Bus monitoring mode enabled

Bit 4  **CSR**: Clock stop request
0: No clock stop requested
1: Clock stop requested. When clock stop is requested, first INIT and then CSA is set after all pending transfer requests have been completed and the CAN bus is idle.

Bit 3  **CSA**: Clock stop acknowledge
0: No clock stop acknowledged
1: FDCAN can be set in power-down by stopping APB clock and kernel clock.

Bit 2  **ASM**: ASM restricted operation mode
The restricted operation mode is intended for applications that adapt themselves to different CAN bit rates. The application tests different bit rates and leaves the restricted operation mode after it has received a valid frame. In the optional restricted operation mode the node is able to transmit and receive data and remote frames and it gives acknowledge to valid frames, but it does not send active error frames or overload frames. In case of an error condition or overload condition, it does not send dominant bits, instead it waits for the occurrence of bus-idle condition to resynchronize itself to the CAN communication. The error counters are not incremented. Bit ASM can only be set by software when both CCE and INIT are set. The bit can be cleared by the software at any time.
0: Normal CAN operation
1: Restricted operation mode active

Bit 1  **CCE**: Configuration change enable
0: The CPU has no write access to the protected configuration registers.
1: The CPU has write access to the protected configuration registers (while INIT set in FDCAN_CCCR).

Bit 0  **INIT**: Initialization
0: Normal operation
1: Initialization started

**Note:** Due to the synchronization mechanism between the two clock domains, there can be a delay until the value written to INIT can be read back. Therefore, the programmer has to assure that the previous value written to INIT has been accepted by reading INIT before setting INIT to a new value.

### 44.4.7 FDCAN nominal bit timing and prescaler register (FDCAN_NBTP)

Address offset: 0x001C

Reset value: 0x0600 0A03

This register is only writable if the CCE and INIT bits of the FDCAN_CCCR register are both set. The CAN bit time can be programmed in the range of 4 to $81 \times t_q$. The CAN time quantum can be programmed in the range of 1 to 1024 FDCAN kernel clock periods:

$$t_q = (BRP + 1) \times \text{FDCA}n \text{ clock period fdcan_ker_ck}.$$
NTSEG1[7:0] is the sum of PROP_SEG and PHASE_SEG1. NTSEG2[6:0] is PHASE_SEG2. Therefore, the length of the bit time is
(programmed values) × [NTSEG1[7:0] + NTSEG2[6:0] + 3] × tq or
(functional values) × [SYNC_SEG + PROP_SEG + PHASE_SEG1 + PHASE_SEG2] × tq.

The information processing time (IPT) is 0, meaning the data for the next bit is available at the first clock edge after the sample point.

<table>
<thead>
<tr>
<th>NSJW[6:0]</th>
<th>NBRP[8:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
</tr>
<tr>
<td>13</td>
<td>12</td>
</tr>
<tr>
<td>11</td>
<td>10</td>
</tr>
<tr>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:25 **NSJW[6:0]**: Nominal (re)synchronization jump width
Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that the used value is the one programmed incremented by one.
This bitfield is write-protected (P): write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 24:16 **NBRP[8:0]**: Bit rate prescaler
Value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. Valid values are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
This bitfield is write-protected (P): write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 15:8 **NTSEG1[7:0]**: Nominal time segment before sample point
Valid values are 0 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
This bitfield is write-protected write (P): write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bit 7 Reserved, must be kept at reset value.

Bits 6:0 **NTSEG2[6:0]**: Nominal time segment after sample point
Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.

**Note:** With a CAN kernel clock of 48 MHz, the reset value of 0x0600 0A03 configures the FDCAN for a bit rate of 3 Mbit/s.
44.4.8 FDCAN timestamp counter configuration register (FDCAN_TSCC)

Address offset: 0x0020
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCP[3:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:16 TCP[3:0]: Timestamp counter prescaler
Configures the timestamp and timeout counters time unit in multiples of CAN bit times [1…16].
The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
In CAN FD mode, the internal timestamp counter TCP does not provide a constant time base due to the different CAN bit times between arbitration phase and data phase. Thus CAN FD requires an external counter for timestamp generation (TSS[1:0] = 10).
This bitfield is write-protected (P): write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 15:2 Reserved, must be kept at reset value.

Bits 1:0 TSS[1:0]: Timestamp select
00: Timestamp counter value always 0x0000
01: Timestamp counter value incremented according to TCP
10: External timestamp counter from TIM3 value (tim3_cnt[0:15])
11: Same as 00.
These bits are write-protected write (P): write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

44.4.9 FDCAN timestamp counter value register (FDCAN_TSCV)

Address offset: 0x0024
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSC[15:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:16 Reserved, must be kept at reset value.
44.4.10 FDCAN timeout counter configuration register (FDCAN_TOCC)

Address offset: 0x0028
Reset value: 0xFFFF 0000

Bits 15:0  **TSC[15:0]: Timestamp counter**

The internal/external timestamp counter value is captured on start of frame (both Rx and Tx). When TSS[1:0] = 01 in FDCAN_TSCC, the timestamp counter is incremented in multiples of CAN bit times [1 ... 16] depending on the configuration of TCP[3:0] in FDCAN_TSCC. A wrap around sets the TSW interrupt flag in FDCAN_IR. Write access resets the counter to 0. When TSS[1:0] = 10, TSC[15:0] reflects the external timestamp counter value. A write access has no impact.

**Note:** A “wrap around” is a change of the timestamp counter value from non-0 to 0 that is not caused by write access to FDCAN_TSCV.

Bits 31:16 **TOP[15:0]: Timeout period**

Start value of the timeout counter (down-counter). Configures the timeout period.

Bits 15:3 Reserved, must be kept at reset value.

Bits 2:1 **TOS[1:0]: Timeout select**

When operating in continuous mode, a write to FDCAN_TOCV presets the counter to the value configured by TOP[15:0] in FDCAN_TOCC and continues down-counting. When the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOP[15:0]. Down-counting is started when the first FIFO element is stored.

00: Continuous operation
01: Timeout controlled by Tx event FIFO
10: Timeout controlled by Rx FIFO 0
11: Timeout controlled by Rx FIFO 1

This bitfield is write-protected (P), write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

**Bit 0 ETOC: Timeout counter enable**

0: Timeout counter disabled
1: Timeout counter enabled

This bit is write-protected (P), write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

For more details, see *Timeout counter.*
44.4.11 FDCAN timeout counter value register (FDCAN_TOCV)

Address offset: 0x002C
Reset value: 0x0000 FFFF

| Bits 31:16 | Reserved, must be kept at reset value. |
| Bits 15:0 | TOC[15:0]: Timeout counter |
| The timeout counter is decremented in multiples of CAN bit times [1 ... 16] depending on the configuration of the TCP[3:0] bitfield of the FDCAN_TSCC register. When decremented to 0, the TOO interrupt flag is set in FDCAN_IR and the timeout counter is stopped. Start and reset/restart conditions are configured via TOS[1:0] in FDCAN_TOCC. |

44.4.12 FDCAN error counter register (FDCAN_ECR)

Address offset: 0x0040
Reset value: 0x0000 0000

| Bits 31:24 | Reserved, must be kept at reset value. |
| Bits 23:16 | CEL[7:0]: CAN error logging |
| The counter is incremented each time when a CAN protocol error causes the transmit error counter or the receive error counter to be incremented. It is reset by read access to CEL[7:0]. The counter stops at 0xFF; the next increment of TEC[7:0] or REC[6:0] sets the ELO interrupt flag in FDCAN_IR. Access type is rc_r: cleared on read. |

Bit 15 | RP: Receive error passive |
| 0: The receive error counter is below the error passive level of 128. |
| 1: The receive error counter has reached the error passive level of 128. |

Bits 14:8 | REC[6:0]: Receive error counter |
| Actual state of the receive error counter, values between 0 and 127. |

Bits 7:0 | TEC[7:0]: Transmit error counter |
| Actual state of the transmit error counter, values between 0 and 255. When the ASM bit of the FDCAN_CCCR is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL[7:0] is still incremented. |
44.4.13  FDCAN protocol status register (FDCAN_PSR)

Address offset: 0x0044
Reset value: 0x0000 0707

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
</tr>
</tbody>
</table>

- **TDCV[6:0]:** Transmitter delay compensation value
  - Position of the secondary sample point, defined by the sum of the measured delay from FDCAN_TX to FDCAN_RX and TDCO[6:0] in FDCAN_TDCR. The SSP position is, in the data phase, the number of minimum time quanta (mtq) between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 × mtq.

- **Bit 15** Reserved, must be kept at reset value.

- **Bits 22:16** TDCV[6:0]: Transmitter delay compensation value
  - Position of the secondary sample point, defined by the sum of the measured delay from FDCAN_TX to FDCAN_RX and TDCO[6:0] in FDCAN_TDCR. The SSP position is, in the data phase, the number of minimum time quanta (mtq) between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 × mtq.

- **Bit 14** PXE: Protocol exception event
  - 0: No protocol exception event occurred since last read access
  - 1: Protocol exception event occurred

- **Bit 13** REDL: Received FDCAN message
  - This bit is set independent of acceptance filtering.
  - 0: Since this bit was cleared by the CPU, no FDCAN message has been received.
  - 1: Message in FDCAN format with EDL flag set has been received.
  - Access type is rc_r: cleared on read.

- **Bit 12** RBRS: BRS flag of last received FDCAN message
  - This bit is set together with REDL, independent of acceptance filtering.
  - 0: Last received FDCAN message did not have its BRS flag set.
  - 1: Last received FDCAN message had its BRS flag set.
  - Access type is rc_r: cleared on read.

- **Bit 11** RESI: ESI flag of last received FDCAN message
  - This bit is set together with REDL, independent of acceptance filtering.
  - 0: Last received FDCAN message did not have its ESI flag set.
  - 1: Last received FDCAN message had its ESI flag set.
  - Access type is rc_r: cleared on read.

- **Bits 10:8** DLEC[2:0]: Data last error code
  - Type of last error that occurred in the data phase of a FDCAN format frame with its BRS flag set. Coding is the same as for LEC[2:0]. This field is cleared when a FDCAN format frame with its BRS flag set has been transferred (reception or transmission) without error.
  - Access type is rs: set on read.

- **Bit 7** BO: Bus-off status
  - 0: The FDCAN is not in bus-off state.
  - 1: The FDCAN is in bus-off state.
Bit 6  **EW**: Warning status  
0: Both error counters are below the error-warning limit of 96.  
1: At least one of error counter has reached the error-warning limit of 96.

Bit 5  **EP**: Error passive  
0: The FDCAN is in the error-active state. It normally takes part in bus communication and sends an active error flag when an error has been detected.  
1: The FDCAN is in the error-passive state.

Bits 4:3  **ACT[1:0]**: Activity  
Monitors the module’s CAN communication state.  
00: Synchronizing: node is synchronizing on CAN communication.  
01: Idle: node is neither receiver nor transmitter.  
10: Receiver: node is operating as receiver.  
11: Transmitter: node is operating as transmitter.

Bits 2:0  **LEC[2:0]**: Last error code  
LEC[2:0] indicates the type of the last error to occur on the CAN bus. This bitfield is cleared when a message has been transferred (reception or transmission) without error.  
000: No error occurred since LEC[2:0] has been cleared by successful reception or transmission.  
001: Stuff error. More than five equal bits in a sequence have occurred in a part of a received message where this is not allowed.  
010: Form error. A fixed format part of a received frame has the wrong format.  
011: Ack error. The message transmitted by the FDCAN was not acknowledged by another node.  
100: Bit1 error. During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value 1), but the monitored bus value was dominant.  
101: Bit0 error. During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value 0), but the monitored bus value was recessive. During bus-off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).  
110: CRC error. The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.  
111: No change. Any read access to the protocol status register reinitializes LEC[2:0] to 7. When the LEC[2:0] shows the value 7, no CAN bus event was detected since the last CPU read access to the protocol status register.  
Access type is rs: set on read.

Note: When a frame in FDCAN format has reached the data phase with the BRS flag set, the next CAN event (error or valid frame) is shown in DLEC[2:0] instead of LEC[2:0]. An error in a fixed stuff bit of an FDCAN CRC sequence is shown as a form error, not as a stuff error.

The bus-off recovery sequence (see CAN Specification Rev. 2.0 or ISO11898-1) cannot be shortened by setting or clearing the INIT bit of the FDCAN_CCCR register. If the device enters bus-off, it sets the INIT bit of its own, stopping all bus activities. Once INIT has been cleared by the CPU, the device waits for 129 occurrences of bus-idle (129 × 11 consecutive recessive bits) before resuming normal operation. At the end of the bus-off recovery sequence, the error management counters are reset. During the waiting time after clearing INIT, each time a sequence of 11 recessive bits has been monitored, a bit0 error code is written to LEC[2:0] of FDCAN_PSR, enabling the CPU to check up whether the CAN bus is...
stuck at dominant or continuously disturbed, and to monitor the bus-off recovery sequence. The REC[6:0] bitfield of the FDCAN_ECR register is used to count these sequences.

44.4.14 FDCAN transmitter delay compensation register (FDCAN_TDCR)

Address offset: 0x0048
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:15 Reserved, must be kept at reset value.

Bits 14:8 TDCO[6:0]: Transmitter delay compensation offset
Offset value defining the distance between the measured delay from FDCAN_TX to FDCAN_RX and the secondary sample point. Valid values are 0 to 127 × mtq.
This bitfield is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bit 7 Reserved, must be kept at reset value.

Bits 6:0 TDCF[6:0]: Transmitter delay compensation filter window length
Defines the minimum value for the SSP position, dominant edges on FDCAN_RX that would result in an earlier SSP position are ignored for transmitter delay measurements.
This bitfield is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

44.4.15 FDCAN interrupt register (FDCAN_IR)

The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the host clears them. A flag is cleared by writing 1 to the corresponding bit position.

Writing 0 has no effect. A hard reset clears the register. The configuration of FDCAN_IE controls whether an interrupt is generated. The configuration of FDCAN_ILS controls on which interrupt line an interrupt is signaled.

Address offset: 0x0050
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:24 Reserved, must be kept at reset value.
Bit 23  **ARA**: Access to reserved address
0: No access to reserved address occurred
1: Access to reserved address occurred

Bit 22  **PED**: Protocol error in data phase (data bit time is used)
0: No protocol error in data phase
1: Protocol error in data phase detected (DLEC[2:0] different from 0 and 7 in FDCAN_PSR)

Bit 21  **PEA**: Protocol error in arbitration phase (nominal bit time is used)
0: No protocol error in arbitration phase
1: Protocol error in arbitration phase detected (LEC[2:0] different from 0 and 7 in FDCAN_PSR)

Bit 20  **WDI**: Watchdog interrupt
0: No message RAM watchdog event occurred
1: Message RAM watchdog event due to missing READY

Bit 19  **BO**: Bus-off status
0: Bus-off status unchanged
1: Bus-off status changed

Bit 18  **EW**: Warning status
0: Error-warning status unchanged
1: Error-warning status changed

Bit 17  **EP**: Error passive
0: Error-passive status unchanged
1: Error-passive status changed

Bit 16  **ELO**: Error logging overflow
0: CAN error logging counter did not overflow.
1: Overflow of CAN error logging counter occurred.

Bit 15  **TOO**: Timeout occurred
0: No timeout
1: Timeout reached

Bit 14  **MRAF**: Message RAM access failure
The flag is set when the Rx handler:
- has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx handler starts processing of the following message.
- was unable to write a message to the message RAM. In this case message storage is aborted.

In both cases the FIFO put index is not updated. The partly stored message is overwritten when the next message is stored to this location.

The flag is also set when the Tx handler was not able to read a message from the message RAM in time. In this case message transmission is aborted. In case of a Tx handler access failure, the FDCAN is switched into restricted operation mode (see *Restricted operation mode*). To leave restricted operation mode, the host CPU has to clear the ASM of the FDCAN_CCCR register.

0: No message RAM access failure occurred
1: Message RAM access failure occurred
Bit 13 **TSW**: Timestamp wraparound  
0: No timestamp counter wrap-around  
1: Timestamp counter wrapped around

Bit 12 **TEFL**: Tx event FIFO element lost  
0: No Tx event FIFO element lost  
1: Tx event FIFO element lost

Bit 11 **TEFF**: Tx event FIFO full  
0: Tx event FIFO Not full  
1: Tx event FIFO full

Bit 10 **TEFN**: Tx event FIFO new entry  
0: Tx event FIFO unchanged  
1: Tx handler wrote Tx event FIFO element.

Bit 9 **TFE**: Tx FIFO empty  
0: Tx FIFO non-empty  
1: Tx FIFO empty

Bit 8 **TCF**: Transmission cancellation finished  
0: No transmission cancellation finished  
1: Transmission cancellation finished

Bit 7 **TC**: Transmission completed  
0: No transmission completed  
1: Transmission completed

Bit 6 **HPM**: High-priority message  
0: No high-priority message received  
1: High-priority message received

Bit 5 **RF1L**: Rx FIFO 1 message lost  
0: No Rx FIFO 1 message lost  
1: Rx FIFO 1 message lost

Bit 4 **RF1F**: Rx FIFO 1 full  
0: Rx FIFO 1 not full  
1: Rx FIFO 1 full

Bit 3 **RF1N**: Rx FIFO 1 new message  
0: No new message written to Rx FIFO 1  
1: New message written to Rx FIFO 1

Bit 2 **RF0L**: Rx FIFO 0 message lost  
0: No Rx FIFO 0 message lost  
1: Rx FIFO 0 message lost

Bit 1 **RF0F**: Rx FIFO 0 full  
0: Rx FIFO 0 not full  
1: Rx FIFO 0 full

Bit 0 **RF0N**: Rx FIFO 0 new message  
0: No new message written to Rx FIFO 0  
1: New message written to Rx FIFO 0
### 44.4.16 FDCAN interrupt enable register (FDCAN_IE)

The settings in the interrupt enable register determine which status changes in the interrupt register are signaled on an interrupt line.

**Address offset:** 0x0054  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:24</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 23</td>
<td>ARAE: Access to reserved address enable</td>
</tr>
<tr>
<td>Bit 22</td>
<td>PEDE: Protocol error in data phase enable</td>
</tr>
<tr>
<td>Bit 21</td>
<td>PEAE: Protocol error in arbitration phase enable</td>
</tr>
</tbody>
</table>
| Bit 20    | WDIE: Watchdog interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 19    | BOE: Bus-off status  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 18    | EWE: Warning status interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 17    | EPE: Error passive interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 16    | ELOE: Error logging overflow interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 15    | TOOE: Timeout occurred interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 14    | MRAFE: Message RAM access failure interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 13    | TSWE: Timestamp wraparound interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
| Bit 12    | TEFLE: Tx event FIFO element lost interrupt enable  
| 0: Interrupt disabled  
| 1: Interrupt enabled |
Bit 11  **TEFFE**: Tx event FIFO full interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit 10  **TEFNE**: Tx event FIFO new entry interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  9  **TFEE**: Tx FIFO empty interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  8  **TCFE**: Transmission cancellation finished interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  7  **TCE**: Transmission completed interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  6  **HPME**: High-priority message interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  5  **RF1LE**: Rx FIFO 1 message lost interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  4  **RF1FE**: Rx FIFO 1 full interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  3  **RF1NE**: Rx FIFO 1 new message interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  2  **RF0LE**: Rx FIFO 0 message lost interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  1  **RF0FE**: Rx FIFO 0 full interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled

Bit  0  **RF0NE**: Rx FIFO 0 new message interrupt enable
       0: Interrupt disabled
       1: Interrupt enabled
### 44.4.17 FDCAN interrupt line select register (FDCAN_ILS)

This register assigns an interrupt generated by a specific group of interrupt flags from the interrupt register to one of the two module interrupt lines. For interrupt generation, the respective interrupt line has to be enabled via the EINT0 and EINT1 bit of the FDCAN_ILE register.

Address offset: 0x0058
Reset value: 0x0000 0000

| Bit 31-0 | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 | Bits 31:7 Reserved, must be kept at reset value.

<table>
<thead>
<tr>
<th>Bit 6</th>
<th>PERR: Protocol error grouping the following interruption</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ARAL: Access to reserved address line</td>
</tr>
<tr>
<td></td>
<td>PEDL: Protocol error in data phase line</td>
</tr>
<tr>
<td></td>
<td>PEAL: Protocol error in arbitration phase line</td>
</tr>
<tr>
<td></td>
<td>WDIL: Watchdog interrupt line</td>
</tr>
<tr>
<td></td>
<td>BOL: Bus-off status</td>
</tr>
<tr>
<td></td>
<td>EWL: Warning status interrupt line</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 5</th>
<th>BERR: Bit and line error grouping the following interruption</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EPL Error passive interrupt line</td>
</tr>
<tr>
<td></td>
<td>ELOL: Error logging overflow interrupt line</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 4</th>
<th>MISC: Interrupt regrouping the following interruption</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TOOL: Timeout occurred interrupt line</td>
</tr>
<tr>
<td></td>
<td>MRAFL: Message RAM access failure interrupt line</td>
</tr>
<tr>
<td></td>
<td>TSWL: Timestamp wraparound interrupt line</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 3</th>
<th>TFERR: Tx FIFO ERROR grouping the following interruption</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TEFLL: Tx event FIFO element lost interrupt line</td>
</tr>
<tr>
<td></td>
<td>TEFFL: Tx event FIFO full interrupt line</td>
</tr>
<tr>
<td></td>
<td>TEFNL: Tx event FIFO new entry interrupt line</td>
</tr>
<tr>
<td></td>
<td>TFEL: Tx FIFO empty interrupt line</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 2</th>
<th>SMSG: Status message bit grouping the following interruption</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TCFL: Transmission cancellation finished interrupt line</td>
</tr>
<tr>
<td></td>
<td>TCL: Transmission completed interrupt line</td>
</tr>
<tr>
<td></td>
<td>HPML: High-priority message interrupt line</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 1</th>
<th>RXFIFO1: RX FIFO bit grouping the following interruption</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RF1LL: Rx FIFO 1 message lost interrupt line</td>
</tr>
<tr>
<td></td>
<td>RF1FL: Rx FIFO 1 full interrupt line</td>
</tr>
<tr>
<td></td>
<td>RF1NL: Rx FIFO 1 new message interrupt line</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>PERR BERR MISC TFERR SMSG RXFIFO O1 RXFIFO O0</td>
</tr>
</tbody>
</table>
| 0x00 | rw rw rw rw rw rw rw
44.4.18 **FDCAN interrupt line enable register (FDCAN_ILE)**

Each of the two interrupt lines to the CPU can be enabled/disabled separately by programming the EINT0 and EINT1 bits.

Address offset: 0x005C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

EINT1 EINT0

**Bits 31:2 Reserved, must be kept at reset value.**

**Bit 1 EINT1: Enable interrupt line 1**
- 0: Interrupt line fdcan_intr0_it disabled
- 1: Interrupt line fdcan_intr0_it enabled

**Bit 0 EINT0: Enable interrupt line 0**
- 0: Interrupt line fdcan_intr1_it disabled
- 1: Interrupt line fdcan_intr1_it enabled

44.4.19 **FDCAN global filter configuration register (FDCAN_RXGFC)**

Global settings for message ID filtering. The global filter configuration controls the filter path for standard and extended messages as described in Figure 670 and Figure 671.

Address offset: 0x0080

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

**Bits 31:28 Reserved, must be kept at reset value.**
Bits 27:24 **LSE[3:0]**: Number of extended filter elements in the list
- 0: No extended message ID filter
- 1 to 8: Number of extended message ID filter elements
- > 8: Values greater than 8 are interpreted as 8.

This bitfield is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 23:21 **Reserved**, must be kept at reset value.

Bits 20:16 **LSS[4:0]**: Number of standard filter elements in the list
- 0: No standard message ID filter
- 1 to 28: Number of standard message ID filter elements
- > 28: Values greater than 28 are interpreted as 28.

This bitfield is write-protected (P), which means that write access by the bits is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 15:10 **Reserved**, must be kept at reset value.

Bit 9 **F0OM**: FIFO 0 operation mode (overwrite or blocking)
- This bit is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bit 8 **F1OM**: FIFO 1 operation mode (overwrite or blocking)
- This bit is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 7:6 **Reserved**, must be kept at reset value.

Bits 5:4 **ANFS[1:0]**: Accept Non-matching frames standard
- Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated.
  - 00: Accept in Rx FIFO 0
  - 01: Accept in Rx FIFO 1
  - 10: Reject
  - 11: Reject

This bitfield is write-protected (P), which means write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 3:2 **ANFE[1:0]**: Accept non-matching frames extended
- Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated.
  - 00: Accept in Rx FIFO 0
  - 01: Accept in Rx FIFO 1
  - 10: Reject
  - 11: Reject

This bitfield is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bit 1 **RRFS**: Reject remote frames standard
- 0: Filter remote frames with 11-bit standard IDs
- 1: Reject all remote frames with 11-bit standard IDs

This bit is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.
Bit 0 **RRFE**: Reject remote frames extended  
0: Filter remote frames with 29-bit standard IDs  
1: Reject all remote frames with 29-bit standard IDs  
This bit is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

### 44.4.20 FDCAN extended ID and mask register (FDCAN_XIDAM)

Address offset: 0x0084  
Reset value: 0x1FFF FFFF

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**EIDM[28:0]**  
For acceptance filtering of extended frames the extended ID AND mask is AND-ed with the message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set, the mask is not active.  
This bitfield is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 31:29 Reserved, must be kept at reset value.

Bits 28:0 **EIDM[28:0]**: Extended ID mask

### 44.4.21 FDCAN high-priority message status register (FDCAN_HPMS)

This register is updated every time a message ID filter element configured to generate a priority event match. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.

Address offset: 0x0088  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 30</th>
<th>Bit 29</th>
<th>Bit 28</th>
<th>Bit 27</th>
<th>Bit 26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>Bit 21</th>
<th>Bit 20</th>
<th>Bit 19</th>
<th>Bit 18</th>
<th>Bit 17</th>
<th>Bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**FLST**  
Indicates the filter list of the matching filter element:  
0: Standard filter list  
1: Extended filter list  
Bits 14:13 Reserved, must be kept at reset value.
Bits 12:8 **FIDX[4:0]**: Filter index
- Index of matching filter element.
- Range: 0 to LSS[4:0] - 1 or LSE[3:0] - 1 in FDCAN_RXGFC.

Bits 7:6 **MSI[1:0]**: Message storage indicator
- 00: No FIFO selected
- 01: FIFO overrun
- 10: Message stored in FIFO 0
- 11: Message stored in FIFO 1

Bits 5:3 Reserved, must be kept at reset value.

Bits 2:0 **BIDX[2:0]**: Buffer index
- Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = 1.

### 44.4.22 FDCAN Rx FIFO 0 status register (FDCAN_RXF0S)

**Address offset:** 0x0090
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:26</td>
<td>Reserved, must be kept at reset value</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td><strong>RF0L</strong>: Rx FIFO 0 message lost</td>
<td>0: No Rx FIFO 0 message lost, 1: Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size 0</td>
</tr>
<tr>
<td>24</td>
<td><strong>F0F</strong>: Rx FIFO 0 full</td>
<td>0: Rx FIFO 0 not full, 1: Rx FIFO 0 full</td>
</tr>
<tr>
<td>23:18</td>
<td>Reserved, must be kept at reset value</td>
<td></td>
</tr>
<tr>
<td>17:16</td>
<td><strong>F0PI[1:0]</strong>: Rx FIFO 0 put index</td>
<td>Rx FIFO 0 write index pointer, Range: 0 to 2</td>
</tr>
<tr>
<td>15:10</td>
<td>Reserved, must be kept at reset value</td>
<td></td>
</tr>
<tr>
<td>9:8</td>
<td><strong>F0GI[1:0]</strong>: Rx FIFO 0 get index</td>
<td>Rx FIFO 0 read index pointer, Range: 0 to 2</td>
</tr>
<tr>
<td>7:4</td>
<td>Reserved, must be kept at reset value</td>
<td></td>
</tr>
<tr>
<td>3:0</td>
<td><strong>F0FL[3:0]</strong>: Rx FIFO 0 fill level</td>
<td>Number of elements stored in Rx FIFO 0, Range: 0 to 3</td>
</tr>
</tbody>
</table>
44.4.23 CAN Rx FIFO 0 acknowledge register (FDCAN_RXF0A)

Address offset: 0x0094
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:3 Reserved, must be kept at reset value.

Bits 2:0 F0AI[2:0]: Rx FIFO 0 acknowledge index

After the host has read a message or a sequence of messages from Rx FIFO 0, it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI[2:0]. This sets the Rx FIFO 0 get index (F0GI[1:0] of FDCAN_RXF0S) to F0AI[2:0] + 1 and updates the FIFO 0 fill level (F0FL[3:0] FDCAN_RXF0S).

44.4.24 FDCAN Rx FIFO 1 status register (FDCAN_RXF1S)

Address offset: 0x0098
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F1PI[1:0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:26 Reserved, must be kept at reset value.

Bit 25 RF1L: Rx FIFO 1 message lost
This bit is a copy of the RF1L interrupt flag of the FDCAN_IR register. When RF1L is cleared, this bit is also cleared.
0: No Rx FIFO 1 message lost
1: Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size 0

Bit 24 F1F: Rx FIFO 1 full
0: Rx FIFO 1 not full
1: Rx FIFO 1 full

Bits 23:18 Reserved, must be kept at reset value.

Bits 17:16 F1PI[1:0]: Rx FIFO 1 put index
Rx FIFO 1 write index pointer.
Range: 0 to 2.

Bits 15:10 Reserved, must be kept at reset value.
44.4.25 FDCAN Rx FIFO 1 acknowledge register (FDCAN_RXF1A)

Address offset: 0x009C
Reset value: 0x0000 0000

Bits 9:8 **F1GI[1:0]**: Rx FIFO 1 get index
Rx FIFO 1 read index pointer.
Range: 0 to 2.

Bits 7:4 Reserved, must be kept at reset value.

Bits 3:0 **F1FL[3:0]**: Rx FIFO 1 fill level
Number of elements stored in Rx FIFO 1.
Range: 0 to 3.

After the host has read a message or a sequence of messages from Rx FIFO 1, it has to write the buffer index of the last element read from Rx FIFO 1 to **F1AI[2:0]**. This sets the Rx FIFO 1 get index (**F1GI[1:0]**) of FDCAN_RXF1S to **F1AI[2:0]** + 1 and updates the FIFO 1 fill level (**F1FL[3:0]** FDCAN_RXF1S).

**44.4.26 FDCAN Tx buffer configuration register (FDCAN_TXBC)**

Address offset: 0x00C0
Reset value: 0x0000 0000

Bit 24 **TFQM**: Tx FIFO/queue mode
0: Tx FIFO operation
1: Tx queue operation.
This bit is write-protected (P), which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

Bits 23:0 Reserved, must be kept at reset value.
### 44.4.27 FDCAN Tx FIFO/queue status register (FDCAN_TXFQS)

The Tx FIFO/queue status is related to the pending Tx requests listed in the FDCAN_TXBRP register. Therefore, the effect of add/cancellation requests can be delayed due to a running Tx scan (FDCAN_TXBRP not yet updated).

Address offset: 0x00C4
Reset value: 0x0000 0003

| Bit 31:22 Reserved, must be kept at reset value. |
| Bit 21 **TFQF**: Tx FIFO/queue full |
| 0: Tx FIFO/queue not full |
| 1: Tx FIFO/queue full |

Bits 20:18 Reserved, must be kept at reset value.

| Bits 17:16 **TFQPI[1:0]**: Tx FIFO/queue put index |
| Tx FIFO/queue write index pointer, range 0 to 3 |

Bits 15:10 Reserved, must be kept at reset value.

| Bits 9:8 **TFGI[1:0]**: Tx FIFO get index |
| Tx FIFO read index pointer, range 0 to 3. Read as 0 when Tx queue operation is configured (TFQM = 1 in FDCAN_TXBC) |

Bits 7:3 Reserved, must be kept at reset value.

| Bits 2:0 **TFFL[2:0]**: Tx FIFO free level |
| Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 3. Read as 0 when Tx queue operation is configured (TFQM = 1 in FDCAN_TXBC). |

### 44.4.28 FDCAN Tx buffer request pending register (FDCAN_TXBRP)

Address offset: 0x00C8
Reset value: 0x0000 0000

| Bit 31:3 Reserved, must be kept at reset value. |
| Bit 21 **TRP[2:0]**: |

Bits 20:16 Reserved, must be kept at reset value.
Bits 2:0 **TRP[2:0]**: Transmission request pending

Each Tx buffer has its own transmission request pending bit. The bits are set via the FDCAN_TXBAR register. The bits are cleared after a requested transmission has completed or has been canceled via the FDCAN_TXBCR register.

After the FDCAN_TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx buffer with lowest message ID).

A cancellation request resets the corresponding transmission request pending bit of the FDCAN_TXBRP register. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are directly cleared after the corresponding FDCAN_TXBRP bit has been cleared.

After a cancellation has been requested, a finished cancellation is signaled via the FDCAN_TXBCF in the following cases:

- after successful transmission together with the corresponding TXBTO bit
- when the transmission has not yet been started at the point of cancellation
- when the transmission has been aborted due to lost arbitration
- when an error occurred during frame transmission

In DAR mode, all transmissions are automatically canceled if they are not successful. The corresponding FDCAN_TXBCF bit is set for all unsuccessful transmissions.

0: No transmission request pending
1: Transmission request pending

**Note:** FDCAN_TXBRP bits set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx buffer, this add request is canceled immediately. The corresponding FDCAN_TXBRP bit is cleared.

### 44.4.29 FDCAN Tx buffer add request register (FDCAN_TXBAR)

Address offset: 0x00CC

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:3 Reserved, must be kept at reset value.

Bits 2:0 **AR[2:0]**: Add request

Each Tx buffer has its own add request bit. Writing a 1 sets the corresponding add request bit; writing a 0 has no impact. This enables the host to set transmission requests for multiple Tx buffers with one write to FDCAN_TXBAR. When no Tx scan is running, the bits are cleared immediately, else the bits remain set until the Tx scan process has completed.

0: No transmission request added
1: Transmission requested added.

**Note:** If an add request is applied for a Tx buffer with pending transmission request (corresponding FDCAN_TXBRP bit already set), the request is ignored.
44.4.30 FDCAN Tx buffer cancellation request register (FDCAN_TXBCR)

Address offset: 0x00D0
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:3 Reserved, must be kept at reset value.

Bits 2:0 CR[2:0]: Cancellation request

Each Tx buffer has its own cancellation request bit. Writing a 1 sets the corresponding CR bit; writing a 0 has no impact.

This enables the host to set cancellation requests for multiple Tx buffers with one write to FDCAN_TXBCR. The bits remain set until the corresponding FDCAN_TXBRP bit is cleared.

0: No cancellation pending
1: Cancellation pending

44.4.31 FDCAN Tx buffer transmission occurred register (FDCAN_TXBTO)

Address offset: 0x00D4
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:3 Reserved, must be kept at reset value.

Bits 2:0 TO[2:0]: Transmission occurred.

Each Tx buffer has its own TO bit. The bits are set when the corresponding FDCAN_TXBRP bit is cleared after a successful transmission. The bits are cleared when a new transmission is requested by writing a 1 to the corresponding bit of register FDCAN_TXBAR.

0: No transmission occurred
1: Transmission occurred
44.4.32 FDCAN Tx buffer cancellation finished register (FDCAN_TXBCF)

Address offset: 0x00D8
Reset value: 0x0000 0000

Bits 31:3 Reserved, must be kept at reset value.

Bits 2:0 **CF[2:0]**: Cancellation finished

Each Tx buffer has its own CF bit. The bits are set when the corresponding FDCAN_TXBRP bit is cleared after a cancellation was requested via FDCAN_TXBCR. In case the corresponding FDCAN_TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are cleared when a new transmission is requested by writing a 1 to the corresponding bit of the FDCAN_TXBAR register.

0: No transmit buffer cancellation
1: Transmit buffer cancellation finished

44.4.33 FDCAN Tx buffer transmission interrupt enable register (FDCAN_TXBTIE)

Address offset: 0x00DC
Reset value: 0x0000 0000

Bits 31:3 Reserved, must be kept at reset value.

Bits 2:0 **TIE[2:0]**: Transmission interrupt enable

Each Tx buffer has its own TIE bit.

0: Transmission interrupt disabled
1: Transmission interrupt enable
### 44.4.34 FDCAN Tx buffer cancellation finished interrupt enable register (FDCAN_TXBCIE)

Address offset: 0x00E0  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:3</th>
<th>Bit 2:0</th>
</tr>
</thead>
</table>
| Reserved, must be kept at reset value. | CFIE[2:0]: Cancellation finished interrupt enable.  
Each Tx buffer has its own CFIE bit.  
0: Cancellation finished interrupt disabled  
1: Cancellation finished interrupt enabled |

### 44.4.35 FDCAN Tx event FIFO status register (FDCAN_TXEFS)

Address offset: 0x00E4  
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>Bit 31:26</th>
<th>Bit 25</th>
<th>Bit 24</th>
<th>Bit 23:18</th>
<th>Bit 22:16</th>
<th>Bit 15:10</th>
</tr>
</thead>
</table>
| Reserved, must be kept at reset value. | TEFL: Tx event FIFO element lost  
This bit is a copy of the TEFL interrupt flag of the FDCAN_IR. When TEFL is cleared, this bit is also cleared.  
0 No Tx event FIFO element lost  
1 Tx event FIFO element lost, also set after write attempt to Tx event FIFO of size 0. | EFF: Event FIFO full  
0: Tx event FIFO not full  
1: Tx event FIFO full | Reserved, must be kept at reset value. | EFPI[1:0]: Event FIFO put index  
Tx event FIFO write index pointer.  
Range: 0 to 3. | Reserved, must be kept at reset value. |
**FD controller area network (FDCAN) RM0440**

**44.4.36 FDCAN Tx event FIFO acknowledge register (FDCAN_TXEFA)**

Address offset: 0x00E8
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:2 Reserved, must be kept at reset value.

Bits 1:0 **EFAI[1:0]**: Event FIFO acknowledge index

After the host has read an element or a sequence of elements from the Tx event FIFO, it has to write the index of the last element read from Tx event FIFO to EFAI[1:0]. This sets the Tx event FIFO get index (EFGI[1:0] of FDCAN_TXEFS) to EFAI[1:0] + 1 and updates the FIFO fill level (EFFL[2:0] of FDCAN_TXEFS).

**44.4.37 FDCAN CFG clock divider register (FDCAN_CKDIV)**

Address offset: 0x0100
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:4 Reserved, must be kept at reset value.
**44.4.38 FDCAN register map**

Table 415. FDCAN register map and reset values

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Bits 3:0 PDIV[3:0]: input clock divider</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0000</td>
<td>FDCAN_CREL</td>
<td>The CAN kernel clock can be divided prior to be used by the CAN subsystem. The rate must be computed using the divider output clock.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0000: Divide by 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0001: Divide by 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0010: Divide by 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0011: Divide by 6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0100: Divide by 8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0101: Divide by 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0110: Divide by 12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0111: Divide by 14</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1000: Divide by 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1001: Divide by 18</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1010: Divide by 20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1011: Divide by 22</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1100: Divide by 24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1101: Divide by 26</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1110: Divide by 28</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1111: Divide by 30</td>
</tr>
</tbody>
</table>

This bitfield is write-protected (P): which means that write access is possible only when the CCE and INIT bits of the FDCAN_CCCR register are both set.

**Note:** The clock divider is common to all FDCAN instances. Only FDCAN1 instance has FDCAN_CKDIV register, which changes clock divider for all instances.
| Offset | Register   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x001B | FDCAN_CCCR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x001C | FDCAN_NBTP | 0  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|        | NSJW[6:0]  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | NBRP[8:0]  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | NTSEG1[7:0]|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | NTSEG2[6:0]|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0020 | FDCAN_TSCC |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0024 | FDCAN_TSCV |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0028 | FDCAN_TOCC |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x002C | FDCAN_TOCV |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0030 | Reserved   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0033 | Reserved   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0040 | FDCAN_ECR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0044 | FDCAN_PSR  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x004B | FDCAN_TDCR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0050 | FDCAN_JR   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0054 | FDCAN_IE   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0058 | FDCAN_ILS  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
### Table 415. FDCAN register map and reset values (continued)

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x005C | FDCAN_ILE |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0060-0x007C | Reserved |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0080 | FDCAN_RXGFC |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0084 | FDCAN_XIDAM |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| 0x0088 | FDCAN_HPMS |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0090 | FDCAN_RXF0S |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0094 | FDCAN_RXF0A |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x0098 | FDCAN_RXF1S |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x009C | FDCAN_RXF1A |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x00A0-0x00BC | Reserved |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00C0 | FDCAN_TXBC |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x00C4 | FDCAN_TXFQS |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0x00C8 | FDCAN_TXBRP |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |          | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
Table 415. FDCAN register map and reset values (continued)

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00CC | FDCAN _TXBAR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00D0 | FDCAN _TXBCR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00D4 | FDCAN _TXBTO |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00D8 | FDCAN _TXBCF |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00DC | FDCAN _TXBTIE |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00E0 | FDCAN _TXBCIE |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00E4 | FDCAN _TXEFS |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x00E8 | FDCAN _TXEFA |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x0100 | FDCAN _CKDIV |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        | Reset value |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Refer to **Section 2.2 on page 81** for the register boundary addresses.
45 Universal serial bus full-speed device interface (USB)

45.1 Introduction
The USB peripheral implements an interface between a full-speed USB 2.0 bus and the APB1 bus.

USB suspend/resume are supported, which allows to stop the device clocks for low-power consumption.

45.2 USB main features

- USB specification version 2.0 full-speed compliant
- Configurable number of endpoints from 1 to 8
- Dedicated packet buffer memory (SRAM) of 1024 bytes
- Cyclic redundancy check (CRC) generation/checking, Non-return-to-zero Inverted (NRZI) encoding/decoding and bit-stuffing
- Isochronous transfers support
- Double-buffered bulk/isochronous endpoint support
- USB Suspend/Resume operations
- Frame locked clock pulse generation
- USB 2.0 Link Power Management support
- Battery Charging Specification Revision 1.2 support
- USB connect / disconnect capability (controllable embedded pull-up resistor on USB_DP line)

45.3 USB implementation

Table 416 describes the USB implementation in the devices.

<table>
<thead>
<tr>
<th>USB features(1)</th>
<th>USB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of endpoints</td>
<td>8</td>
</tr>
<tr>
<td>Size of dedicated packet buffer memory SRAM</td>
<td>1024 bytes</td>
</tr>
<tr>
<td>Dedicated packet buffer memory SRAM access scheme</td>
<td>2 x 16 bits / word</td>
</tr>
<tr>
<td>USB 2.0 Link Power Management (LPM) support</td>
<td>X</td>
</tr>
<tr>
<td>Battery Charging Detection (BCD) support</td>
<td>X</td>
</tr>
<tr>
<td>Embedded pull-up resistor on USB_DP line</td>
<td>X</td>
</tr>
</tbody>
</table>

1. X= supported
45.4 USB functional description

Figure 672 shows the block diagram of the USB peripheral.

The USB peripheral provides an USB-compliant connection between the host PC and the
function implemented by the microcontroller. Data transfer between the host PC and the
system memory occurs through a dedicated packet buffer memory accessed directly by the
USB peripheral. This dedicated memory size is 1024 bytes, and up to 16 mono-directional
or 8 bidirectional endpoints can be used. The USB peripheral interfaces with the USB host,
detecting token packets, handling data transmission/reception, and processing handshake
packets as required by the USB standard. Transaction formatting is performed by the
hardware, including CRC generation and checking.

Each endpoint is associated with a buffer description block indicating where the
endpoint-related memory area is located, how large it is or how many bytes must be
transmitted. When a token for a valid function/endpoint pair is recognized by the USB
peripheral, the related data transfer (if required and if the endpoint is configured) takes
place. The data buffered by the USB peripheral is loaded in an internal 16-bit register and memory access to the dedicated buffer is performed. When all the data has been transferred, if needed, the proper handshake packet over the USB is generated or expected according to the direction of the transfer.

At the end of the transaction, an endpoint-specific interrupt is generated, reading status registers and/or using different interrupt response routines. The microcontroller can determine:

- which endpoint has to be served,
- which type of transaction took place, if errors occurred (bit stuffing, format, CRC, protocol, missing ACK, over/underrun, etc.).

Special support is offered to isochronous transfers and high throughput bulk transfers, implementing a double buffer usage, which allows to always have an available buffer for the USB peripheral while the microcontroller uses the other one.

The unit can be placed in low-power mode (SUSPEND mode), by writing in the control register, whenever required. At this time, all static power dissipation is avoided, and the USB clock can be slowed down or stopped. The detection of activity at the USB inputs, while in low-power mode, wakes the device up asynchronously. A special interrupt source can be connected directly to a wake-up line to allow the system to immediately restart the normal clock generation and/or support direct clock start/stop.

### 45.4.1 Description of USB blocks

The USB peripheral implements all the features related to USB interfacing, which include the following blocks:

- **USB Physical Interface (USB PHY):** This block is maintaining the electrical interface to an external USB host. It contains the differential analog transceiver itself, controllable embedded pull-up resistor (connected to USB_DP line) and support for Battery Charging Detection (BCD), multiplexed on same USB_DP and USB_DM lines. The output enable control signal of the analog transceiver (active low) is provided externally on USB_NOE. It can be used to drive some activity LED or to provide information about the actual communication direction to some other circuitry.

- **Serial Interface Engine (SIE):** The functions of this block include: synchronization pattern recognition, bit-stuffing, CRC generation and checking, PID verification/generation, and handshake evaluation. It must interface with the USB transceivers and uses the virtual buffers provided by the packet buffer interface for local data storage. This unit also generates signals according to USB peripheral events, such as Start of Frame (SOF), USB_Reset, Data errors etc. and to Endpoint related events like end of transmission or correct reception of a packet; these signals are then used to generate interrupts.

- **Timer:** This block generates a start-of-frame locked clock pulse and detects a global suspend (from the host) when no traffic has been received for 3 ms.

- **Packet Buffer Interface:** This block manages the local memory implementing a set of buffers in a flexible way, both for transmission and reception. It can choose the proper buffer according to requests coming from the SIE and locate them in the memory addresses pointed by the Endpoint registers. It increments the address after each exchanged byte until the end of packet, keeping track of the number of exchanged bytes and preventing the buffer to overrun the maximum capacity.
• Endpoint-Related Registers: Each endpoint has an associated register containing the endpoint type and its current status. For mono-directional/single-buffer endpoints, a single register can be used to implement two distinct endpoints. The number of registers is 8, allowing up to 16 mono-directional/single-buffer or up to 7 double-buffer endpoints in any combination. For example the USB peripheral can be programmed to have 4 double buffer endpoints and 8 single-buffer/mono-directional endpoints.

• Control Registers: These are the registers containing information about the status of the whole USB peripheral and used to force some USB events, such as resume and power-down.

• Interrupt Registers: These contain the Interrupt masks and a record of the events. They can be used to inquire an interrupt reason, the interrupt status or to clear the status of a pending interrupt.

*Endpoint 0 is always used for control transfer in single-buffer mode.*

Note: The USB peripheral is connected to the APB1 bus through an APB1 interface, containing the following blocks:

• Packet Memory: This is the local memory that physically contains the Packet Buffers. It can be used by the Packet Buffer interface, which creates the data structure and can be accessed directly by the application software. The size of the Packet Memory is 1024 bytes, structured as 512 half-words of 16 bits.

• Arbiter: This block accepts memory requests coming from the APB1 bus and from the USB interface. It resolves the conflicts by giving priority to APB1 accesses, while always reserving half of the memory bandwidth to complete all USB transfers. This time-duplex scheme implements a virtual dual-port SRAM that allows memory access, while an USB transaction is happening. Multiword APB1 transfers of any length are also allowed by this scheme.

• Register Mapper: This block collects the various byte-wide and bit-wide registers of the USB peripheral in a structured 16-bit wide half-word set addressed by the APB1.

• APB1 Wrapper: This provides an interface to the APB1 for the memory and register. It also maps the whole USB peripheral in the APB1 address space.

• Interrupt Mapper: This block is used to select how the possible USB events can generate interrupts and map them to the NVIC.

45.5 Programming considerations

In the following sections, the expected interactions between the USB peripheral and the application program are described, in order to ease application software development.

45.5.1 Generic USB device programming

This part describes the main tasks required of the application software in order to obtain USB compliant behavior. The actions related to the most general USB events are taken into account and paragraphs are dedicated to the special cases of double-buffered endpoints and Isochronous transfers. Apart from system reset, action is always initiated by the USB peripheral, driven by one of the USB events described below.
45.5.2 System and power-on reset

Upon system and power-on reset, the first operation the application software should perform is to provide all required clock signals to the USB peripheral and subsequently de-assert its reset signal so to be able to access its registers. The whole initialization sequence is hereafter described.

As a first step application software needs to activate register macrocell clock and de-assert macrocell specific reset signal using related control bits provided by device clock management logic.

After that, the analog part of the device related to the USB transceiver must be switched on using the PDWN bit in CNTR register, which requires a special handling. This bit is intended to switch on the internal voltage references that supply the port transceiver. This circuit has a defined startup time (tSTARTUP specified in the datasheet) during which the behavior of the USB transceiver is not defined. It is thus necessary to wait this time, after setting the PDWN bit in the CNTR register, before removing the reset condition on the USB part (by clearing the FRES bit in the CNTR register). Clearing the ISTR register then removes any spurious pending interrupt before any other macrocell operation is enabled.

At system reset, the microcontroller must initialize all required registers and the packet buffer description table, to make the USB peripheral able to properly generate interrupts and data transfers. All registers not specific to any endpoint must be initialized according to the needs of application software (choice of enabled interrupts, chosen address of packet buffers, etc.). Then the process continues as for the USB reset case (see further paragraph).

USB reset (RESET interrupt)

When this event occurs, the USB peripheral is put in the same conditions it is left by the system reset after the initialization described in the previous paragraph: communication is disabled in all endpoint registers (the USB peripheral will not respond to any packet). As a response to the USB reset event, the USB function must be enabled, having as USB address 0, implementing only the default control endpoint (endpoint address is 0 too). This is accomplished by setting the Enable Function (EF) bit of the USB_DADDR register and initializing the EP0R register and its related packet buffers accordingly. During USB enumeration process, the host assigns a unique address to this device, which must be written in the ADD[6:0] bits of the USB_DADDR register, and configures any other necessary endpoint.

When a RESET interrupt is received, the application software is responsible to enable again the default endpoint of USB function 0 within 10 ms from the end of reset sequence which triggered the interrupt.

Structure and usage of packet buffers

Each bidirectional endpoint may receive or transmit data from/to the host. The received data is stored in a dedicated memory buffer reserved for that endpoint, while another memory buffer contains the data to be transmitted by the endpoint. Access to this memory is performed by the packet buffer interface block, which delivers a memory access request and waits for its acknowledgment. Since the packet buffer memory has to be accessed by the microcontroller also, an arbitration logic takes care of the access conflicts, using half APB1 cycle for microcontroller access and the remaining half for the USB peripheral access. In this way, both the agents can operate as if the packet memory is a dual-port SRAM, without being aware of any conflict even when the microcontroller is performing
back-to-back accesses. The USB peripheral logic uses a dedicated clock. The frequency of this dedicated clock is fixed by the requirements of the USB standard at 48 MHz, and this can be different from the clock used for the interface to the APB1 bus. Different clock configurations are possible where the APB1 clock frequency can be higher or lower than the USB peripheral one.

**Note:** For USB throughput and system performance reasons during USB active bus connection it is recommended to run APB1 clock no lower than 48 MHz.

Each endpoint is associated with two packet buffers (usually one for transmission and the other one for reception). Buffers can be placed anywhere inside the packet memory because their location and size is specified in a buffer description table, which is also located in the packet memory at the address indicated by the USB_BTABLE register. Each table entry is associated to an endpoint register and it is composed of four 16-bit half-words so that table start address must always be aligned to an 8-byte boundary (the lowest three bits of USB_BTABLE register are always “000”). Buffer descriptor table entries are described in the Section 45.6.2: Buffer descriptor table. If an endpoint is unidirectional and it is neither an Isochronous nor a double-buffered bulk, only one packet buffer is required (the one related to the supported transfer direction). Other table locations related to unsupported transfer directions or unused endpoints, are available to the user. Isochronous and double-buffered bulk endpoints have special handling of packet buffers (Refer to Section 45.5.4: Isochronous transfers and Section 45.5.3: Double-buffered endpoints respectively). The relationship between buffer description table entries and packet buffer areas is depicted in Figure 673.

**Figure 673. Packet buffer areas with examples of buffer description table locations**
Each packet buffer is used either during reception or transmission starting from the bottom. The USB peripheral will never change the contents of memory locations adjacent to the allocated memory buffers; if a packet bigger than the allocated buffer length is received (buffer overrun condition) the data are copied to the memory only up to the last available location.

**Endpoint initialization**

The first step to initialize an endpoint is to write appropriate values to the ADDRn_TX/ADDRn_RX registers so that the USB peripheral finds the data to be transmitted already available and the data to be received can be buffered. The EP_TYPE bits in the USB_EPnR register must be set according to the endpoint type, eventually using the EP_KIND bit to enable any special required feature. On the transmit side, the endpoint must be enabled using the STAT_TX bits in the USB_EPnR register and COUNTn_TX must be initialized. For reception, STAT_RX bits must be set to enable reception and COUNTn_RX must be written with the allocated buffer size using the BL_SIZE and NUM_BLOCK fields. Unidirectional endpoints, except Isochronous and double-buffered bulk endpoints, need to initialize only bits and registers related to the supported direction. Once the transmission and/or reception are enabled, register USB_EPnR and locations ADDRn_TX/ADDRn_RX, COUNTn_TX/COUNTn_RX (respectively), should not be modified by the application software, as the hardware can change their value on the fly. When the data transfer operation is completed, notified by a CTR interrupt event, they can be accessed again to re-enable a new operation.

**IN packets (data transmission)**

When receiving an IN token packet, if the received address matches a configured and valid endpoint, the USB peripheral accesses the contents of ADDRn_TX and COUNTn_TX locations inside the buffer descriptor table entry related to the addressed endpoint. The content of these locations is stored in its internal 16 bit registers ADDR and COUNT (not accessible by software). The packet memory is accessed again to read the first byte to be transmitted (Refer to *Structure and usage of packet buffers on page 2019*) and starts sending a DATA0 or DATA1 PID according to USB_EPnR bit DTOG_TX. When the PID is completed, the first byte, read from buffer memory, is loaded into the output shift register to be transmitted on the USB bus. After the last data byte is transmitted, the computed CRC is sent. If the addressed endpoint is not valid, a NAK or STALL handshake packet is sent instead of the data packet, according to STAT_TX bits in the USB_EPnR register.

The ADDR internal register is used as a pointer to the current buffer memory location while COUNT is used to count the number of remaining bytes to be transmitted. Each half-word read from the packet buffer memory is transmitted over the USB bus starting from the least significant byte. Transmission buffer memory is read starting from the address pointed by ADDRn_TX for COUNTn_TX/2 half-words. If a transmitted packet is composed of an odd number of bytes, only the lower half of the last half-word accessed is used.

On receiving the ACK receipt by the host, the USB_EPnR register is updated in the following way: DTOG_TX bit is toggled, the endpoint is made invalid by setting STAT_TX=10 (NAK) and bit CTR_TX is set. The application software must first identify the endpoint, which is requesting microcontroller attention by examining the EP_ID and DIR bits in the USB_ISTR register. Servicing of the CTR_TX event starts clearing the interrupt bit; the application software then prepares another buffer full of data to be sent, updates the COUNTn_TX table location with the number of byte to be transmitted during the next transfer, and finally sets STAT_TX to ‘11 (VALID) to re-enable transmissions. While the STAT_TX bits are equal to ‘10 (NAK), any IN request addressed to that endpoint is NAKed.
indicating a flow control condition: the USB host will retry the transaction until it succeeds. It is mandatory to execute the sequence of operations in the above mentioned order to avoid losing the notification of a second IN transaction addressed to the same endpoint immediately following the one which triggered the CTR interrupt.

**OUT and SETUP packets (data reception)**

These two tokens are handled by the USB peripheral more or less in the same way; the differences in the handling of SETUP packets are detailed in the following paragraph about control transfers. When receiving an OUT/SETUP PID, if the address matches a valid endpoint, the USB peripheral accesses the contents of the ADDRn_RX and COUNTn_RX locations inside the buffer descriptor table entry related to the addressed endpoint. The content of the ADDRn_RX is stored directly in its internal register ADDR. While COUNT is now reset and the values of BL_SIZE and NUM_BLOCK bit fields, which are read within COUNTn_RX content are used to initialize BUF_COUNT, an internal 16 bit counter, which is used to check the buffer overrun condition (all these internal registers are not accessible by software). Data bytes subsequently received by the USB peripheral are packed in half-words (the first byte received is stored as least significant byte) and then transferred to the packet buffer starting from the address contained in the internal ADDR register while BUF_COUNT is decremented and COUNT is incremented at each byte transfer. When the end of DATA packet is detected, the correctness of the received CRC is tested and only if no errors occurred during the reception, an ACK handshake packet is sent back to the transmitting host.

In case of wrong CRC or other kinds of errors (bit-stuff violations, frame errors, etc.), data bytes are still copied in the packet memory buffer, at least until the error detection point, but ACK packet is not sent and the ERR bit in USB_ISTR register is set. However, there is usually no software action required in this case: the USB peripheral recovers from reception errors and remains ready for the next transaction to come. If the addressed endpoint is not valid, a NAK or STALL handshake packet is sent instead of the ACK, according to bits STAT_RX in the USB_EPhR register and no data is written in the reception memory buffers.

Reception memory buffer locations are written starting from the address contained in the ADDRn_RX for a number of bytes corresponding to the received data packet length, CRC included (i.e. data payload length + 2), or up to the last allocated memory location, as defined by BL_SIZE and NUM_BLOCK, whichever comes first. In this way, the USB peripheral never writes beyond the end of the allocated reception memory buffer area. If the length of the data packet payload (actual number of bytes used by the application) is greater than the allocated buffer, the USB peripheral detects a buffer overrun condition. In this case, a STALL handshake is sent instead of the usual ACK to notify the problem to the host, no interrupt is generated and the transaction is considered failed.

When the transaction is completed correctly, by sending the ACK handshake packet, the internal COUNT register is copied back in the COUNTn_RX location inside the buffer description table entry, leaving unaffected BL_SIZE and NUM_BLOCK fields, which normally do not require to be re-written, and the USB_EPhR register is updated in the following way: DTOG_RX bit is toggled, the endpoint is made invalid by setting STAT_RX = ‘10 (NAK) and bit CTR_RX is set. If the transaction has failed due to errors or buffer overrun condition, none of the previously listed actions take place. The application software must first identify the endpoint, which is requesting microcontroller attention by examining the EP_ID and DIR bits in the USB_ISTR register. The CTR_RX event is serviced by first determining the transaction type (SETUP bit in the USB_EPhR register); the application software must clear the interrupt flag bit and get the number of received bytes reading the COUNTn_RX location inside the buffer description table entry related to the endpoint being
processed. After the received data is processed, the application software should set the STAT_RX bits to ‘11 (Valid) in the USB_EPnR, enabling further transactions. While the STAT_RX bits are equal to ‘10 (NAK), any OUT request addressed to that endpoint is NAKed, indicating a flow control condition: the USB host will retry the transaction until it succeeds. It is mandatory to execute the sequence of operations in the above mentioned order to avoid losing the notification of a second OUT transaction addressed to the same endpoint following immediately the one which triggered the CTR interrupt.

Control transfers

Control transfers are made of a SETUP transaction, followed by zero or more data stages, all of the same direction, followed by a status stage (a zero-byte transfer in the opposite direction). SETUP transactions are handled by control endpoints only and are very similar to OUT ones (data reception) except that the values of DTOG_TX and DTOG_RX bits of the addressed endpoint registers are set to 1 and 0 respectively, to initialize the control transfer, and both STAT_TX and STAT_RX are set to ‘10 (NAK) to let software decide if subsequent transactions must be IN or OUT depending on the SETUP contents. A control endpoint must check SETUP bit in the USB_EPnR register at each CTR_RX event to distinguish normal OUT transactions from SETUP ones. A USB device can determine the number and direction of data stages by interpreting the data transferred in the SETUP stage, and is required to STALL the transaction in the case of errors. To do so, at all data stages before the last, the unused direction should be set to STALL, so that, if the host reverses the transfer direction too soon, it gets a STALL as a status stage.

While enabling the last data stage, the opposite direction should be set to NAK, so that, if the host reverses the transfer direction (to perform the status stage) immediately, it is kept waiting for the completion of the control operation. If the control operation completes successfully, the software will change NAK to VALID, otherwise to STALL. At the same time, if the status stage is an OUT, the STATUS_OUT (EP_KIND in the USB_EPnR register) bit should be set, so that an error is generated if a status transaction is performed with not-zero data. When the status transaction is serviced, the application clears the STATUS_OUT bit and sets STAT_RX to VALID (to accept a new command) and STAT_TX to NAK (to delay a possible status stage immediately following the next setup).

Since the USB specification states that a SETUP packet cannot be answered with a handshake different from ACK, eventually aborting a previously issued command to start the new one, the USB logic doesn’t allow a control endpoint to answer with a NAK or STALL packet to a SETUP token received from the host.

When the STAT_RX bits are set to ‘01 (STALL) or ‘10 (NAK) and a SETUP token is received, the USB accepts the data, performing the required data transfers and sends back an ACK handshake. If that endpoint has a previously issued CTR_RX request not yet acknowledged by the application (i.e. CTR_RX bit is still set from a previously completed reception), the USB discards the SETUP transaction and does not answer with any handshake packet regardless of its state, simulating a reception error and forcing the host to send the SETUP token again. This is done to avoid losing the notification of a SETUP transaction addressed to the same endpoint immediately following the transaction, which triggered the CTR_RX interrupt.
45.5.3 Double-buffered endpoints

All different endpoint types defined by the USB standard represent different traffic models, and describe the typical requirements of different kind of data transfer operations. When large portions of data are to be transferred between the host PC and the USB function, the bulk endpoint type is the most suited model. This is because the host schedules bulk transactions so as to fill all the available bandwidth in the frame, maximizing the actual transfer rate as long as the USB function is ready to handle a bulk transaction addressed to it. If the USB function is still busy with the previous transaction when the next one arrives, it will answer with a NAK handshake and the host PC will issue the same transaction again until the USB function is ready to handle it, reducing the actual transfer rate due to the bandwidth occupied by re-transmissions. For this reason, a dedicated feature called ‘double-buffering’ can be used with bulk endpoints.

When ‘double-buffering’ is activated, data toggle sequencing is used to select, which buffer is to be used by the USB peripheral to perform the required data transfers, using both ‘transmission’ and ‘reception’ packet memory areas to manage buffer swapping on each successful transaction in order to always have a complete buffer to be used by the application, while the USB peripheral fills the other one. For example, during an OUT transaction directed to a ‘reception’ double-buffered bulk endpoint, while one buffer is being filled with new data coming from the USB host, the other one is available for the microcontroller software usage (the same would happen with a ‘transmission’ double-buffered bulk endpoint and an IN transaction).

Since the swapped buffer management requires the usage of all 4 buffer description table locations hosting the address pointer and the length of the allocated memory buffers, the USB_EPnR registers used to implement double-buffered bulk endpoints are forced to be used as unidirectional ones. Therefore, only one STAT bit pair must be set at a value different from '00 (Disabled): STAT_RX if the double-buffered bulk endpoint is enabled for reception, STAT_TX if the double-buffered bulk endpoint is enabled for transmission. In case it is required to have double-buffered bulk endpoints enabled both for reception and transmission, two USB_EPnR registers must be used.

To exploit the double-buffering feature and reach the highest possible transfer rate, the endpoint flow control structure, described in previous chapters, has to be modified, in order to switch the endpoint status to NAK only when a buffer conflict occurs between the USB peripheral and application software, instead of doing it at the end of each successful transaction. The memory buffer which is currently being used by the USB peripheral is defined by the DTOG bit related to the endpoint direction: DTOG_RX (bit 14 of USB_EPnR register) for ‘reception’ double-buffered bulk endpoints or DTOG_TX (bit 6 of USB_EPnR register) for ‘transmission’ double-buffered bulk endpoints. To implement the new flow control scheme, the USB peripheral should know which packet buffer is currently in use by the application software, so to be aware of any conflict. Since in the USB_EPnR register, there are two DTOG bits but only one is used by USB peripheral for data and buffer sequencing (due to the unidirectional constraint required by double-buffering feature) the other one can be used by the application software to show which buffer it is currently using. This new buffer flag is called SW_BUF. In the following table the correspondence between USB_EPnR register bits and DTOG/SW_BUF definition is explained, for the cases of ‘transmission’ and ‘reception’ double-buffered bulk endpoints.
The memory buffer which is currently being used by the USB peripheral is defined by DTOG buffer flag, while the buffer currently in use by application software is identified by SW_BUF buffer flag. The relationship between the buffer flag value and the used packet buffer is the same in both cases, and it is listed in the following table.

<table>
<thead>
<tr>
<th>Buffer flag</th>
<th>‘Transmission’ endpoint</th>
<th>‘Reception’ endpoint</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTOG</td>
<td>DTOG_TX (USB_EPnR bit 6)</td>
<td>DTOG_RX (USB_EPnR bit 14)</td>
</tr>
<tr>
<td>SW_BUF</td>
<td>USB_EPnR bit 14</td>
<td>USB_EPnR bit 6</td>
</tr>
</tbody>
</table>

Double-buffering feature for a bulk endpoint is activated by:

- Writing EP_TYPE bit field at ‘00 in its USB_EPnR register, to define the endpoint as a bulk, and
- Setting EP_KIND bit at ‘1 (DBL_BUF), in the same register.

The application software is responsible for DTOG and SW_BUF bits initialization according to the first buffer to be used; this has to be done considering the special toggle-only property that these two bits have. The end of the first transaction occurring after having set DBL_BUF, triggers the special flow control of double-buffered bulk endpoints, which is used for all other transactions addressed to this endpoint until DBL_BUF remain set. At the end of each transaction the CTR_RX or CTR_TX bit of the addressed endpoint USB_EPnR register is set, depending on the enabled direction. At the same time, the affected DTOG bit in the USB_EPnR register is hardware toggled making the USB peripheral buffer swapping completely software independent. Unlike common transactions, and the first one after
DBL_BUF setting, STAT bit pair is not affected by the transaction termination and its value remains ‘11 (Valid). However, as the token packet of a new transaction is received, the actual endpoint status is masked as ‘10 (NAK) when a buffer conflict between the USB peripheral and the application software is detected (this condition is identified by DTOG and SW_BUF having the same value, see Table 418 on page 2025). The application software responds to the CTR event notification by clearing the interrupt flag and starting any required handling of the completed transaction. When the application packet buffer usage is over, the software toggles the SW_BUF bit, writing ‘1 to it, to notify the USB peripheral about the availability of that buffer. In this way, the number of NAKed transactions is limited only by the application elaboration time of a transaction data: if the elaboration time is shorter than the time required to complete a transaction on the USB bus, no re-transmissions due to flow control will take place and the actual transfer rate is limited only by the host PC.

The application software can always override the special flow control implemented for double-buffered bulk endpoints, writing an explicit status different from ‘11 (Valid) into the STAT bit pair of the related USB_EPnR register. In this case, the USB peripheral will always use the programmed endpoint status, regardless of the buffer usage condition.

45.5.4 Isochronous transfers

The USB standard supports full speed peripherals requiring a fixed and accurate data production/consume frequency, defining this kind of traffic as ‘Isochronous’. Typical examples of this data are: audio samples, compressed video streams, and in general any sort of sampled data having strict requirements for the accuracy of delivered frequency. When an endpoint is defined to be ‘isochronous’ during the enumeration phase, the host allocates in the frame the required bandwidth and delivers exactly one IN or OUT packet each frame, depending on endpoint direction. To limit the bandwidth requirements, no re-transmission of failed transactions is possible for Isochronous traffic; this leads to the fact that an isochronous transaction does not have a handshake phase and no ACK packet is expected or sent after the data packet. For the same reason, Isochronous transfers do not support data toggle sequencing and always use DATA0 PID to start any data packet.

The Isochronous behavior for an endpoint is selected by setting the EP_TYPE bits at ‘10 in its USB_EPnR register; since there is no handshake phase the only legal values for the STAT_RX/STAT_TX bit pairs are ‘00 (Disabled) and ‘11 (Valid), any other value will produce results not compliant to USB standard. Isochronous endpoints implement double-buffering to ease application software development, using both ‘transmission’ and ‘reception’ packet memory areas to manage buffer swapping on each successful transaction in order to have always a complete buffer to be used by the application, while the USB peripheral fills the other.

The memory buffer which is currently used by the USB peripheral is defined by the DTOG bit related to the endpoint direction (DTOG_RX for ‘reception’ isochronous endpoints, DTOG_TX for ‘transmission’ isochronous endpoints, both in the related USB_EPnR register) according to Table 419.
As it happens with double-buffered bulk endpoints, the USB_EPnR registers used to implement Isochronous endpoints are forced to be used as unidirectional ones. In case it is required to have Isochronous endpoints enabled both for reception and transmission, two USB_EPnR registers must be used.

The application software is responsible for the DTOG bit initialization according to the first buffer to be used; this has to be done considering the special toggle-only property that these two bits have. At the end of each transaction, the CTR_RX or CTR_TX bit of the addressed endpoint USB_EPnR register is set, depending on the enabled direction. At the same time, the affected DTOG bit in the USB_EPnR register is hardware toggled making buffer swapping completely software independent. STAT bit pair is not affected by transaction completion; since no flow control is possible for Isochronous transfers due to the lack of handshake phase, the endpoint remains always ‘11 (Valid). CRC errors or buffer-overrun conditions occurring during Isochronous OUT transfers are anyway considered as correct transactions and they always trigger an CTR_RX event. However, CRC errors will anyway set the ERR bit in the USB_ISTR register to notify the software of the possible data corruption.

### 45.5.5 Suspend/Resume events

The USB standard defines a special peripheral state, called SUSPEND, in which the average current drawn from the USB bus must not be greater than 2.5 mA. This requirement is of fundamental importance for bus-powered devices, while self-powered devices are not required to comply to this strict power consumption constraint. In suspend mode, the host PC sends the notification by not sending any traffic on the USB bus for more than 3 ms: since a SOF packet must be sent every 1 ms during normal operations, the USB peripheral detects the lack of 3 consecutive SOF packets as a suspend request from the host PC and set the SUSP bit to ‘1 in USB_ISTR register, causing an interrupt if enabled. Once the device is suspended, its normal operation can be restored by a so called RESUME sequence, which can be started from the host PC or directly from the peripheral itself, but it is always terminated by the host PC. The suspended USB peripheral must be anyway able to detect a RESET sequence, reacting to this event as a normal USB reset event.
The actual procedure used to suspend the USB peripheral is device dependent since according to the device composition, different actions may be required to reduce the total consumption.

A brief description of a typical suspend procedure is provided below, focused on the USB-related aspects of the application software routine responding to the SUSP notification of the USB peripheral:

1. Set the FSUSP bit in the USB_CNTR register to 1. This action activates the suspend mode within the USB peripheral. As soon as the suspend mode is activated, the check on SOF reception is disabled to avoid any further SUSP interrupts being issued while the USB is suspended.
2. Remove or reduce any static power consumption in blocks different from the USB peripheral.
3. Set LP_MODE bit in USB_CNTR register to 1 to remove static power consumption in the analog USB transceivers but keeping them able to detect resume activity.
4. Optionally turn off external oscillator and device PLL to stop any activity inside the device.

When an USB event occurs while the device is in SUSPEND mode, the RESUME procedure must be invoked to restore nominal clocks and regain normal USB behavior. Particular care must be taken to insure that this process does not take more than 10 ms when the waking event is an USB reset sequence (See “Universal Serial Bus Specification” for more details). The start of a resume or reset sequence, while the USB peripheral is suspended, clears the LP_MODE bit in USB_CNTR register asynchronously. The resume procedure should be run just after the end of the suspend one, so its code is immediately executed as soon as the system clock restarts. It is therefore never necessary to handle a WKUP event as an interrupt. If multiple events could have caused the system resume (via EXTI) it is recommended to restart the USB 48 MHz clock as soon as possible.

The following is a list of actions a resume procedure should address:

1. Optionally turn on external oscillator and/or device PLL, and further wait for USB 48 MHz clock activation (this is required before making any USB register accesses).
2. Clear FSUSP bit of USB_CNTR register, and further wait for USB 48 MHz clock activation (this is required before making any USB register access).
3. If the resume triggering event has to be identified, bits RXDP and RXDM in the USB_FNR register can be used according to Table 420, which also lists the intended software action in all the cases. If required, the end of resume or reset sequence can be detected monitoring the status of the above mentioned bits by checking when they reach the “10” configuration, which represent the Idle bus state; moreover at the end of a reset sequence the RESET bit in USB_ISTR register is set to 1, issuing an interrupt if enabled, which should be handled as usual.

<table>
<thead>
<tr>
<th>[RXDP,RXDM] status</th>
<th>Wake-up event</th>
<th>Required resume software action</th>
</tr>
</thead>
<tbody>
<tr>
<td>“00”</td>
<td>Root reset</td>
<td>None</td>
</tr>
<tr>
<td>“10”</td>
<td>None (noise on bus)</td>
<td>Go back in Suspend mode</td>
</tr>
</tbody>
</table>
A device may require to exit from suspend mode as an answer to particular events not directly related to the USB protocol (e.g. a mouse movement wakes up the whole system). In this case, the resume sequence can be started by setting the RESUME bit in the USB_CNTR register to 1 and resetting it to 0 after an interval between 1 ms and 15 ms (this interval can be timed using ESOF interrupts, occurring with a 1 ms period when the system clock is running at nominal frequency). Once the RESUME bit is clear, the resume sequence is completed by the host PC and its end can be monitored again using the RXDP and RXDM bits in the USB_FNR register.

**Note:** The RESUME bit must be anyway used only after the USB peripheral has been put in suspend mode, setting the FSUSP bit in USB_CNTR register to 1.

If multiple events could have cause the system resume (via EXTI) it is recommended to re-start the USB 48 MHz clock as soon as possible. Once this clock is active it is possible to confirm if the event source was the USB resume (for instance WKUP bit).

<table>
<thead>
<tr>
<th>[RXDP,RXDM] status</th>
<th>Wake-up event</th>
<th>Required resume software action</th>
</tr>
</thead>
<tbody>
<tr>
<td>“01”</td>
<td>Root resume</td>
<td>None</td>
</tr>
<tr>
<td>“11”</td>
<td>Not allowed (noise on bus)</td>
<td>Go back in Suspend mode</td>
</tr>
</tbody>
</table>

Table 420. Resume event detection (continued)
45.6 USB and USB SRAM registers

The USB peripheral registers can be divided into the following groups:
- Common Registers: Interrupt and Control registers
- Endpoint Registers: Endpoint configuration and status

The USB SRAM registers cover:
- Buffer Descriptor Table: Location of packet memory used to locate data buffers (see Section 2.2: Memory organization to find USB SRAM base address).

All register addresses are expressed as offsets with respect to the USB peripheral registers base address, except the buffer descriptor table locations, which starts at the USB SRAM base address offset by the value specified in the USB_BTABLE register.

Refer to Section 1.2 on page 73 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

45.6.1 Common registers

These registers affect the general behavior of the USB peripheral defining operating mode, interrupt handling, device address and giving access to the current frame number updated by the host PC.

**USB control register (USB_CNTR)**

Address offset: 0x40
Reset value: 0x0003

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>CTRM: Correct transfer interrupt mask</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>0: Correct Transfer (CTR) Interrupt disabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: CTR Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>PMAOVRM: Packet memory area over / underrun interrupt mask</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>0: PMAOVR Interrupt disabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: PMAOVR Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>ERRM: Error interrupt mask</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>0: ERR Interrupt disabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: ERR Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>WKUPM: Wake-up interrupt mask</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td>0: WKUP Interrupt disabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1: WKUP Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.</td>
<td></td>
</tr>
</tbody>
</table>
Bit 11 **SUSPM**: Suspend mode interrupt mask
0: Suspend Mode Request (SUSP) Interrupt disabled.
1: SUSP Interrupt enabled, an interrupt request is generated when the corresponding bit in the USBISTR register is set.

Bit 10 **RESETM**: USB reset interrupt mask
0: RESET Interrupt disabled.
1: RESET Interrupt enabled, an interrupt request is generated when the corresponding bit in the USBISTR register is set.

Bit 9 **SOFM**: Start of frame interrupt mask
0: SOF Interrupt disabled.
1: SOF Interrupt enabled, an interrupt request is generated when the corresponding bit in the USBISTR register is set.

Bit 8 **ESOFM**: Expected start of frame interrupt mask
0: Expected Start of Frame (ESOF) Interrupt disabled.
1: ESOF Interrupt enabled, an interrupt request is generated when the corresponding bit in the USBISTR register is set.

Bit 7 **L1REQM**: LPM L1 state request interrupt mask
0: LPM L1 state request (L1REQ) Interrupt disabled.
1: L1REQ Interrupt enabled, an interrupt request is generated when the corresponding bit in the USBISTR register is set.

Bit 6 Reserved, must be kept at reset value.

Bit 5 **L1RESUME**: LPM L1 Resume request
The microcontroller can set this bit to send a LPM L1 Resume signal to the host. After the signaling ends, this bit is cleared by hardware.

Bit 4 **RESUME**: Resume request
The microcontroller can set this bit to send a Resume signal to the host. It must be activated, according to USB specifications, for no less than 1 ms and no more than 15 ms after which the Host PC is ready to drive the resume sequence up to its end.

Bit 3 **FSUSP**: Force suspend
Software must set this bit when the SUSP interrupt is received, which is issued when no traffic is received by the USB peripheral for 3 ms.
0: No effect.
1: Enter suspend mode. Clocks and static power dissipation in the analog transceiver are left unaffected. If suspend power consumption is a requirement (bus-powered device), the application software should set the LP_MODE bit after FSUSP as explained below.

Bit 2 **LP_MODE**: Low-power mode
This mode is used when the suspend-mode power constraints require that all static power dissipation is avoided, except the one required to supply the external pull-up resistor. This condition should be entered when the application is ready to stop all system clocks, or reduce their frequency in order to meet the power consumption requirements of the USB suspend condition. The USB activity during the suspend mode (WKUP event) asynchronously resets this bit (it can also be reset by software).
0: No Low-power mode.
1: Enter Low-power mode.
USB interrupt status register (USB_ISTR)

Address offset: 0x44
Reset value: 0x0000 0000

This register contains the status of all the interrupt sources allowing application software to determine, which events caused an interrupt request.

The upper part of this register contains single bits, each of them representing a specific event. These bits are set by the hardware when the related event occurs; if the corresponding bit in the USB_CNTR register is set, a generic interrupt request is generated. The interrupt routine, examining each bit, will perform all necessary actions, and finally it will clear the serviced bits. If any of them is not cleared, the interrupt is considered to be still pending, and the interrupt line is kept high again. If several bits are set simultaneously, only a single interrupt is generated.

Endpoint transaction completion can be handled in a different way to reduce interrupt response latency. The CTR bit is set by the hardware as soon as an endpoint successfully completes a transaction, generating a generic interrupt request if the corresponding bit in USB_CNTR is set. An endpoint dedicated interrupt condition is activated independently from the CTRM bit in the USB_CNTR register. Both interrupt conditions remain active until software clears the pending bit in the corresponding USB_EPnR register (the CTR bit is actually a read only bit). For endpoint-related interrupts, the software can use the Direction of Transaction (DIR) and EP_ID read-only bits to identify, which endpoint made the last interrupt request and called the corresponding interrupt service routine.

The user can choose the relative priority of simultaneously pending USB_ISTR events by specifying the order in which software checks USB_ISTR bits in an interrupt service routine. Only the bits related to events, which are serviced, are cleared. At the end of the service routine, another interrupt is requested, to service the remaining conditions.

To avoid spurious clearing of some bits, it is recommended to clear them with a load instruction where all bits which must not be altered are written with 1, and all bits to be cleared are written with ‘0 (these bits can only be cleared by software). Read-modify-write cycles should be avoided because between the read and the write operations another bit
could be set by the hardware and the next write will clear it before the microprocessor has the time to serve the event.

The following describes each bit in detail:

Bit 15 CTR: Correct transfer
This bit is set by the hardware to indicate that an endpoint has successfully completed a transaction; using DIR and EP_ID bits software can determine which endpoint requested the interrupt. This bit is read-only.

Bit 14 PMAOVR: Packet memory area over / underrun
This bit is set if the microcontroller has not been able to respond in time to an USB memory request. The USB peripheral handles this event in the following way: During reception an ACK handshake packet is not sent, during transmission a bit-stuff error is forced on the transmitted stream; in both cases the host will retry the transaction. The PMAOVR interrupt should never occur during normal operations. Since the failed transaction is retried by the host, the application software has the chance to speed-up device operations during this interrupt handling, to be ready for the next transaction retry; however this does not happen during Isochronous transfers (no Isochronous transaction is anyway retried) leading to a loss of data in this case. This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 13 ERR: Error
This flag is set whenever one of the errors listed below has occurred:
NANS: No ANSwer. The timeout for a host response has expired.
CRC: Cyclic Redundancy Check error. One of the received CRCs, either in the token or in the data, was wrong.
BST: Bit Stuffing error. A bit stuffing error was detected anywhere in the PID, data, and/or CRC.
FVIO: Framing format Violation. A non-standard frame was received (EOP not in the right place, wrong token sequence, etc.).
The USB software can usually ignore errors, since the USB peripheral and the PC host manage retransmission in case of errors in a fully transparent way. This interrupt can be useful during the software development phase, or to monitor the quality of transmission over the USB bus, to flag possible problems to the user (e.g. loose connector, too noisy environment, broken conductor in the USB cable and so on). This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 12 WKUP: Wake-up
This bit is set to 1 by the hardware when, during suspend mode, activity is detected that wakes up the USB peripheral. This event asynchronously clears the LP_MODE bit in the CTRLR register and activates the USB_WAKEUP line, which can be used to notify the rest of the device (e.g. wake-up unit) about the start of the resume process. This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 11 SUSP: Suspend mode request
This bit is set by the hardware when no traffic has been received for 3 ms, indicating a suspend mode request from the USB bus. The suspend condition check is enabled immediately after any USB reset and it is disabled by the hardware when the suspend mode is active (FSUSP=1) until the end of resume sequence. This bit is read/write but only '0 can be written and writing '1 has no effect.
Bit 10  **RESET:** USB reset request
Set when the USB peripheral detects an active USB RESET signal at its inputs. The USB peripheral, in response to a RESET, just resets its internal protocol state machine, generating an interrupt if RESETM enable bit in the USB_CNTR register is set. Reception and transmission are disabled until the RESET bit is cleared. All configuration registers do not reset: the microcontroller must explicitly clear these registers (this is to ensure that the RESET interrupt can be safely delivered, and any transaction immediately followed by a RESET can be completed). The function address and endpoint registers are reset by an USB reset event.
This bit is read/write but only '0' can be written and writing '1' has no effect.

Bit 9  **SOF:** Start of frame
This bit signals the beginning of a new USB frame and it is set when a SOF packet arrives through the USB bus. The interrupt service routine may monitor the SOF events to have a 1 ms synchronization event to the USB host and to safely read the USB_FNR register which is updated at the SOF packet reception (this could be useful for isochronous applications).
This bit is read/write but only '0' can be written and writing '1' has no effect.

Bit 8  **ESOF:** Expected start of frame
This bit is set by the hardware when an SOF packet is expected but not received. The host sends an SOF packet each 1 ms, but if the device does not receive it properly, the Suspend Timer issues this interrupt. If three consecutive ESOF interrupts are generated (i.e. three SOF packets are lost) without any traffic occurring in between, a SUSP interrupt is generated. This bit is set even when the missing SOF packets occur while the Suspend Timer is not yet locked. This bit is read/write but only '0' can be written and writing '1' has no effect.

Bit 7  **L1REQ:** LPM L1 state request
This bit is set by the hardware when LPM command to enter the L1 state is successfully received and acknowledged. This bit is read/write but only '0' can be written and writing '1' has no effect.

Bits 6:5 Reserved, must be kept at reset value.

Bit 4  **DIR:** Direction of transaction
This bit is written by the hardware according to the direction of the successful transaction, which generated the interrupt request.
If DIR bit=0, CTR_TX bit is set in the USB_EPnR register related to the interrupting endpoint. The interrupting transaction is of IN type (data transmitted by the USB peripheral to the host PC).
If DIR bit=1, CTR_RX bit or both CTR_TX/CTR_RX are set in the USB_EPnR register related to the interrupting endpoint. The interrupting transaction is of OUT type (data received by the USB peripheral from the host PC) or two pending transactions are waiting to be processed.
This information can be used by the application software to access the USB_EPnR bits related to the triggering transaction since it represents the direction having the interrupt pending. This bit is read-only.
Bits 3:0  **EP_ID[3:0]: Endpoint Identifier**

These bits are written by the hardware according to the endpoint number, which generated the interrupt request. If several endpoint transactions are pending, the hardware writes the endpoint identifier related to the endpoint having the highest priority defined in the following way: Two endpoint sets are defined, in order of priority: Isochronous and double-buffered bulk endpoints are considered first and then the other endpoints are examined. If more than one endpoint from the same set is requesting an interrupt, the EP_ID bits in USBISTR register are assigned according to the lowest requesting endpoint register, EP0R having the highest priority followed by EP1R and so on. The application software can assign a register to each endpoint according to this priority scheme, so as to order the concurring endpoint requests in a suitable way. These bits are read only.

**USB frame number register (USB_FNR)**

Address offset: 0x48

Reset value: 0x0XXX where X is undefined

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>RXDP: Receive data + line status</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit can be used to observe the status of received data plus upstream port data line. It can be used during end-of-suspend routines to help determining the wake-up event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 14</th>
<th>RXDM: Receive data - line status</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit can be used to observe the status of received data minus upstream port data line. It can be used during end-of-suspend routines to help determining the wake-up event.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 13</th>
<th>LCK: Locked</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>This bit is set by the hardware when at least two consecutive SOF packets have been received after the end of an USB reset condition or after the end of an USB resume sequence. Once locked, the frame timer remains in this state until an USB reset or USB suspend event occurs.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 12:11</th>
<th>LSOF[1:0]: Lost SOF</th>
</tr>
</thead>
<tbody>
<tr>
<td>These bits are written by the hardware when an ESOF interrupt is generated, counting the number of consecutive SOF packets lost. At the reception of an SOF packet, these bits are cleared.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 10:0</th>
<th>FN[10:0]: Frame number</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit field contains the 11-bits frame number contained in the last received SOF packet. The frame number is incremented for every frame sent by the host and it is useful for Isochronous transfers. This bit field is updated on the generation of an SOF interrupt.</td>
<td></td>
</tr>
</tbody>
</table>

**USB device address (USB_DADDR)**

Address offset: 0x4C

Reset value: 0x0000
Universal serial bus full-speed device interface (USB)

Buffer table address (USB_BTABLE)

Address offset: 0x50
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:8  Reserved

Bit 7  EF: Enable function

This bit is set by the software to enable the USB device. The address of this device is contained in the following ADD[6:0] bits. If this bit is at '0' no transactions are handled, irrespective of the settings of USB_EPnR registers.

Bits 6:0  ADD[6:0]: Device address

These bits contain the USB function address assigned by the host PC during the enumeration process. Both this field and the Endpoint Address (EA) field in the associated USB_EPnR register must match with the information contained in a USB token in order to handle a transaction to the required endpoint.

LPM control and status register (USB_LPMCSR)

Address offset: 0x54
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:3  BTABLE[15:3]: Buffer table

These bits contain the start address of the buffer allocation table inside the dedicated packet memory. This table describes each endpoint buffer location and size and it must be aligned to an 8 byte boundary (the 3 least significant bits are always '0'). At the beginning of every transaction addressed to this device, the USB peripheral reads the element of this table related to the addressed endpoint, to get its buffer start location and the buffer size (Refer to Structure and usage of packet buffers on page 2019).

Bits 2:0  Reserved, forced by hardware to 0.
Battery charging detector (USB_BCDR)

Address offset: 0x58
Reset value: 0x0000

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:4 **BESL[3:0]**: BESL value
These bits contain the BESL value received with last ACKed LPM Token

Bit 3 **REMWAKE**: bRemoteWake value
This bit contains the bRemoteWake value received with last ACKed LPM Token

Bit 2 Reserved

Bit 1 **LPMACK**: LPM Token acknowledge enable
- 0: the valid LPM Token is NYET.
- 1: the valid LPM Token is ACK.
The NYET/ACK is returned only on a successful LPM transaction:
No errors in both the EXT token and the LPM token (else ERROR)
A valid bLinkState = 0001B (L1) is received (else STALL)

Bit 0 **LPMEN**: LPM support enable
This bit is set by the software to enable the LPM support within the USB device. If this bit is at '0' no LPM transactions are handled.

### Battery charging detector (USB_BCDR)

**Address offset:** 0x58

**Reset value:** 0x0000

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Read/Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td><strong>DPPU</strong>: DP pull-up control</td>
<td>rw</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>7</td>
<td><strong>PS2DET</strong>: DM pull-up detection status</td>
<td>rw</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>r</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>rw</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>rw</td>
</tr>
</tbody>
</table>

**Bit 15** **DPPU**: DP pull-up control
This bit is set by software to enable the embedded pull-up on the DP line. Clearing it to ‘0’ can be used to signalize disconnect to the host when needed by the user software.

**Bits 14:8** Reserved, must be kept at reset value.

**Bit 7** **PS2DET**: DM pull-up detection status
This bit is active only during PD and gives the result of comparison between DM voltage level and VLGc threshold. In normal situation, the DM level should be below this threshold. If it is above, it means that the DM is externally pulled high. This can be caused by connection to a PS2 port (which pulls-up both DP and DM lines) or to some proprietary charger not following the BCD specification.
- 0: Normal port detected (connected to SDP, ACA, CDP or DCP).
- 1: PS2 port or proprietary charger detected.

**Bit 6** **SDET**: Secondary detection (SD) status
This bit gives the result of SD.
- 0: CDP detected.
- 1: DCP detected.

**Bit 5** **PDET**: Primary detection (PD) status
This bit gives the result of PD.
- 0: no BCD support detected (connected to SDP or proprietary device).
- 1: BCD support detected (connected to ACA, CDP or DCP).
Bit 4  **DCDET**: Data contact detection (DCD) status  
This bit gives the result of DCD.  
  0: data lines contact not detected.  
  1: data lines contact detected.  

Bit 3  **SDEN**: Secondary detection (SD) mode enable  
This bit is set by the software to put the BCD into SD mode. Only one detection mode (DCD, PD, SD or OFF) should be selected to work correctly.  

Bit 2  **PDEN**: Primary detection (PD) mode enable  
This bit is set by the software to put the BCD into PD mode. Only one detection mode (DCD, PD, SD or OFF) should be selected to work correctly.  

Bit 1  **DCDEN**: Data contact detection (DCD) mode enable  
This bit is set by the software to put the BCD into DCD mode. Only one detection mode (DCD, PD, SD or OFF) should be selected to work correctly.  

Bit 0  **BCDEN**: Battery charging detector (BCD) enable  
This bit is set by the software to enable the BCD support within the USB device. When enabled, the USB PHY is fully controlled by BCD and cannot be used for normal communication. Once the BCD discovery is finished, the BCD should be placed in OFF mode by clearing this bit to ‘0’ in order to allow the normal USB operation.

**Endpoint-specific registers**

The number of these registers varies according to the number of endpoints that the USB peripheral is designed to handle. The USB peripheral supports up to 8 bidirectional endpoints. Each USB device must support a control endpoint whose address (EA bits) must be set to 0. The USB peripheral behaves in an undefined way if multiple endpoints are enabled having the same endpoint number value. For each endpoint, an USB_EPnR register is available to store the endpoint specific information.

**USB endpoint n register (USB_EPnR), n=[0..7]**

Address offset: 0x000 to 0x1C  
Reset value: 0x0000

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rc_w0</td>
<td>l</td>
<td>l</td>
<td>l</td>
<td>r</td>
<td>nw</td>
<td>nw</td>
<td>rc_w0</td>
<td>t</td>
<td>t</td>
<td>t</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
<td>nw</td>
</tr>
</tbody>
</table>

They are also reset when an USB reset is received from the USB bus or forced through bit FRES in the CTLR register, except the CTR_RX and CTR_TX bits, which are kept unchanged to avoid missing a correct packet notification immediately followed by an USB reset event. Each endpoint has its USB_EPnR register where \( n \) is the endpoint identifier.

Read-modify-write cycles on these registers should be avoided because between the read and the write operations some bits could be set by the hardware and the next write would modify them before the CPU has the time to detect the change. For this purpose, all bits affected by this problem have an ‘invariant’ value that must be used whenever their modification is not required. It is recommended to modify these registers with a load instruction where all the bits, which can be modified only by the hardware, are written with their ‘invariant’ value.
Bit 15 **CTR_RX**: Correct transfer for reception  
This bit is set by the hardware when an OUT/SETUP transaction is successfully completed on this endpoint; the software can only clear this bit. If the CTRM bit in USB_CNTR register is set accordingly, a generic interrupt condition is generated together with the endpoint related interrupt condition, which is always activated. The type of occurred transaction, OUT or SETUP, can be determined from the SETUP bit described below. A transaction ended with a NAK or STALL handshake does not set this bit, since no data is actually transferred, as in the case of protocol errors or data toggle mismatches. This bit is read/write but only ‘0’ can be written, writing 1 has no effect.

Bit 14 **DTOG_RX**: Data toggle, for reception transfers  
If the endpoint is not Isochronous, this bit contains the expected value of the data toggle bit (0=DATA0, 1=DATA1) for the next data packet to be received. Hardware toggles this bit, when the ACK handshake is sent to the USB host, following a data packet reception having a matching data PID value; if the endpoint is defined as a control one, hardware clears this bit at the reception of a SETUP PID addressed to this endpoint. If the endpoint is using the double-buffering feature this bit is used to support packet buffer swapping too (Refer to Section 45.5.3: Double-buffered endpoints). If the endpoint is Isochronous, this bit is used only to support packet buffer swapping since no data toggling is used for this sort of endpoints and only DATA0 packet are transmitted (Refer to Section 45.5.4: Isochronous transfers). Hardware toggles this bit just after the end of data packet reception, since no handshake is used for isochronous transfers. This bit can also be toggled by the software to initialize its value (mandatory when the endpoint is not a control one) or to force specific data toggle/packet buffer usage. When the application software writes ‘0’, the value of DTOG_RX remains unchanged, while writing ‘1’ makes the bit value toggle. This bit is read/write but it can be only toggled by writing 1.

Bits 13:12 **STAT_RX [1:0]**: Status bits, for reception transfers  
These bits contain information about the endpoint status, which are listed in Table 421: Reception status encoding on page 2041. These bits can be toggled by software to initialize their value. When the application software writes ‘0’, the value remains unchanged, while writing ‘1’ makes the bit value toggle. Hardware sets the STAT_RX bits to NAK when a correct transfer has occurred (CTR_RX=1) corresponding to a OUT or SETUP (control only) transaction addressed to this endpoint, so the software has the time to elaborate the received data before it acknowledge a new transaction. Double-buffered bulk endpoints implement a special transaction flow control, which control the status based upon buffer availability condition (Refer to Section 45.5.3: Double-buffered endpoints). If the endpoint is defined as Isochronous, its status can be only "VALID" or "DISABLED", so that the hardware cannot change the status of the endpoint after a successful transaction. If the software sets the STAT_RX bits to ‘STALL’ or ‘NAK’ for an Isochronous endpoint, the USB peripheral behavior is not defined. These bits are read/write but they can be only toggled by writing ‘1’.

Bit 11 **SETUP**: Setup transaction completed  
This bit is read-only and it is set by the hardware when the last completed transaction is a SETUP. This bit changes its value only for control endpoints. It must be examined, in the case of a successful receive transaction (CTR_RX event), to determine the type of transaction occurred. To protect the interrupt service routine from the changes in SETUP bits due to next incoming tokens, this bit is kept frozen while CTR_RX bit is at 1; its state changes when CTR_RX is at 0. This bit is read-only.
Bits 10:9 **EP_TYPE[1:0]: Endpoint type**

These bits configure the behavior of this endpoint as described in Table 422: Endpoint type encoding on page 2041. Endpoint 0 must always be a control endpoint and each USB function must have at least one control endpoint which has address 0, but there may be other control endpoints if required. Only control endpoints handle SETUP transactions, which are ignored by endpoints of other kinds. SETUP transactions cannot be answered with NAK or STALL. If a control endpoint is defined as NAK, the USB peripheral will not answer, simulating a receive error, in the receive direction when a SETUP transaction is received. If the control endpoint is defined as STALL in the receive direction, then the SETUP packet is accepted anyway, transferring data and issuing the CTR interrupt. The reception of OUT transactions is handled in the normal way, even if the endpoint is a control one.

Bulk and interrupt endpoints have very similar behavior and they differ only in the special feature available using the EP_KIND configuration bit.

The usage of Isochronous endpoints is explained in Section 45.5.4: Isochronous transfers.

Bit 8 **EP_KIND: Endpoint kind**

The meaning of this bit depends on the endpoint type configured by the EP_TYPE bits. Table 423 summarizes the different meanings.

DBL_BUF: This bit is set by the software to enable the double-buffering feature for this bulk endpoint. The usage of double-buffered bulk endpoints is explained in Section 45.5.3: Double-buffered endpoints.

STATUS_OUT: This bit is set by the software to indicate that a status out transaction is expected: in this case all OUT transactions containing more than zero data bytes are answered ‘STALL’ instead of ‘ACK’. This bit may be used to improve the robustness of the application to protocol errors during control transfers and its usage is intended for control endpoints only. When STATUS_OUT is reset, OUT transactions can have any number of bytes, as required.

Bit 7 **CTR_TX: Correct Transfer for transmission**

This bit is set by the hardware when an IN transaction is successfully completed on this endpoint; the software can only clear this bit. If the CTRM bit in the USB_CNTR register is set accordingly, a generic interrupt condition is generated together with the endpoint related interrupt condition, which is always activated.

A transaction ended with a NAK or STALL handshake does not set this bit, since no data is actually transferred, as in the case of protocol errors or data toggle mismatches.

This bit is read/write but only ‘0’ can be written.

Bit 6 **DTOG_TX: Data Toggle, for transmission transfers**

- If the endpoint is non-isochronous, this bit contains the required value of the data toggle bit (0=DATA0, 1=DATA1) for the next data packet to be transmitted. Hardware toggles this bit when the ACK handshake is received from the USB host, following a data packet transmission. If the endpoint is defined as a control one, hardware sets this bit to 1 at the reception of a SETUP PID addressed to this endpoint.
- If the endpoint is using the double buffer feature, this bit is used to support packet buffer swapping too (Refer to Section 45.5.3: Double-buffered endpoints).
- If the endpoint is Isochronous, this bit is used to support packet buffer swapping since no data toggling is used for this sort of endpoints and only DATA0 packet are transmitted (Refer to Section 45.5.4: Isochronous transfers). Hardware toggles this bit just after the end of data packet transmission, since no handshake is used for Isochronous transfers.
- This bit can also be toggled by the software to initialize its value (mandatory when the endpoint is not a control one) or to force a specific data toggle/packet buffer usage. When the application software writes ‘0’, the value of DTOG_TX remains unchanged, while writing ‘1’ makes the bit value toggle. This bit is read/write but it can only be toggled by writing 1.
Bits 5:4 **STAT_TX [1:0]:** Status bits, for transmission transfers

These bits contain the information about the endpoint status, listed in Table 424. These bits can be toggled by the software to initialize their value. When the application software writes ‘0’, the value remains unchanged, while writing ‘1’ makes the bit value toggle. Hardware sets the STAT_TX bits to NAK, when a correct transfer has occurred (CTR_TX=1) corresponding to an IN or SETUP (control only) transaction addressed to this endpoint. It then waits for the software to prepare the next set of data to be transmitted.

Double-buffered bulk endpoints implement a special transaction flow control, which controls the status based on buffer availability condition (Refer to Section 45.5.3: Double-buffered endpoints).

If the endpoint is defined as Isochronous, its status can only be “VALID” or “DISABLED”. Therefore, the hardware cannot change the status of the endpoint after a successful transaction. If the software sets the STAT_TX bits to ‘STALL’ or ‘NAK’ for an Isochronous endpoint, the USB peripheral behavior is not defined. These bits are read/write but they can be only toggled by writing ‘1’.

Bits 3:0 **EA[3:0]:** Endpoint address

Software must write in this field the 4-bit address used to identify the transactions directed to this endpoint. A value must be written before enabling the corresponding endpoint.

<table>
<thead>
<tr>
<th>STAT_RX[1:0]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>DISABLED: all reception requests addressed to this endpoint are ignored.</td>
</tr>
<tr>
<td>01</td>
<td>STALL: the endpoint is stalled and all reception requests result in a STALL handshake.</td>
</tr>
<tr>
<td>10</td>
<td>NAK: the endpoint is naked and all reception requests result in a NAK handshake.</td>
</tr>
<tr>
<td>11</td>
<td>VALID: this endpoint is enabled for reception.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>EP_TYPE[1:0]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>BULK</td>
</tr>
<tr>
<td>01</td>
<td>CONTROL</td>
</tr>
<tr>
<td>10</td>
<td>ISO</td>
</tr>
<tr>
<td>11</td>
<td>INTERRUPT</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>DBL_BUF</td>
</tr>
<tr>
<td>01</td>
<td>STATUS_OUT</td>
</tr>
<tr>
<td>10</td>
<td>Not used</td>
</tr>
<tr>
<td>11</td>
<td>Not used</td>
</tr>
</tbody>
</table>
### Table 424. Transmission status encoding

<table>
<thead>
<tr>
<th>STAT_TX[1:0]</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td><strong>DISABLED</strong>: all transmission requests addressed to this endpoint are ignored.</td>
</tr>
<tr>
<td>01</td>
<td><strong>STALL</strong>: the endpoint is stalled and all transmission requests result in a STALL handshake.</td>
</tr>
<tr>
<td>10</td>
<td><strong>NAK</strong>: the endpoint is naked and all transmission requests result in a NAK handshake.</td>
</tr>
<tr>
<td>11</td>
<td><strong>VALID</strong>: this endpoint is enabled for transmission.</td>
</tr>
</tbody>
</table>
45.6.2 Buffer descriptor table

**Note:**
The buffer descriptor table is located inside the packet buffer memory in the separate "USB SRAM" address space.

Although the buffer descriptor table is located inside the packet buffer memory ("USB SRAM" area), its entries can be considered as additional registers used to configure the location and size of the packet buffers used to exchange data between the USB macro cell and the device.

The first packet memory location is located at USB SRAM base address. The buffer descriptor table entry associated with the USB_EPnR registers is described below. The packet memory should be accessed only by byte (8-bit) or half-word (16-bit) accesses. Word (32-bit) accesses are not allowed.

A thorough explanation of packet buffers and the buffer descriptor table usage can be found in *Structure and usage of packet buffers on page 2019.*

Transmission buffer address n (USB_ADDRn_TX)

Address offset: [USB_BTABLE] + n*8

**Note:**
*In case of double-buffered or isochronous endpoints in the IN direction, this address location is referred to as USB_ADDRn_TX_0.*

*In case of double-buffered or isochronous endpoints in the OUT direction, this address location is used for USB_ADDRn_RX_0.*

<table>
<thead>
<tr>
<th>Bits 15:1</th>
<th>ADDRn_TX[15:1]</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
</tr>
</thead>
</table>

Bits 15:1 **ADDRn_TX[15:1]:** Transmission buffer address

These bits point to the starting address of the packet buffer containing data to be transmitted by the endpoint associated with the USB_EPnR register at the next IN token addressed to it.

Bit 0 Must always be written as '0 since packet memory is half-word wide and all packet buffers must be half-word aligned.

Transmission byte count n (USB_COUNTn_TX)

Address offset: [USB_BTABLE] + n*8 + 2

**Note:**
*In case of double-buffered or isochronous endpoints in the IN direction, this address location is referred to as USB_COUNTn_TX_0.*

*In case of double-buffered or isochronous endpoints in the OUT direction, this address location is used for USB_COUNTn_RX_0.*

<table>
<thead>
<tr>
<th>Bits 15:0</th>
<th>COUNTn_TX[15:0]</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
</tr>
</thead>
</table>

Transmission buffer address n (USB_ADDRn_TX)

Address offset: [USB_BTABLE] + n*8

**Note:**
*In case of double-buffered or isochronous endpoints in the IN direction, this address location is referred to as USB_ADDRn_TX_0.*

*In case of double-buffered or isochronous endpoints in the OUT direction, this address location is used for USB_ADDRn_RX_0.*

<table>
<thead>
<tr>
<th>Bits 15:1</th>
<th>ADDRn_TX[15:1]</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
<th>rw</th>
</tr>
</thead>
</table>

Bits 15:1 **ADDRn_TX[15:1]:** Transmission buffer address

These bits point to the starting address of the packet buffer containing data to be transmitted by the endpoint associated with the USB_EPnR register at the next IN token addressed to it.

Bit 0 Must always be written as '0 since packet memory is half-word wide and all packet buffers must be half-word aligned.
Bits 15:10  These bits are not used since packet size is limited by USB specifications to 1023 bytes. Their value is not considered by the USB peripheral.

Bits 9:0  COUNTn_TX[9:0]: Transmission byte count
These bits contain the number of bytes to be transmitted by the endpoint associated with the USB_EPnR register at the next IN token addressed to it.

Reception buffer address n (USB_ADDRn_RX)
Address offset: [USB_BTABLE] + n*8 + 4

Note:  In case of double-buffered or isochronous endpoints in the OUT direction, this address location is referred to as USB_ADDRn_RX_1.
In case of double-buffered or isochronous endpoints in the IN direction, this address location is used for USB_ADDRn_TX_1.

<table>
<thead>
<tr>
<th>ADDRn_RX[15:1]</th>
<th>-</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 15:1  ADDRn_RX[15:1]: Reception buffer address
These bits point to the starting address of the packet buffer, which will contain the data received by the endpoint associated with the USB_EPnR register at the next OUT/SETUP token addressed to it.

Bit 0  This bit must always be written as '0 since packet memory is half-word wide and all packet buffers must be half-word aligned.

Reception byte count n (USB_COUNTn_RX)
Address offset: [USB_BTABLE] + n*8 + 6

Note:  In case of double-buffered or isochronous endpoints in the OUT direction, this address location is referred to as USB_COUNTn_RX_1.
In case of double-buffered or isochronous endpoints in the IN direction, this address location is used for USB_COUNTn_TX_1.

<table>
<thead>
<tr>
<th>BLSIZE</th>
<th>NUM_BLOCK[4:0]</th>
<th>COUNTn_RX[9:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

This table location is used to store two different values, both required during packet reception. The most significant bits contains the definition of allocated buffer size, to allow buffer overflow detection, while the least significant part of this location is written back by the USB peripheral at the end of reception to give the actual number of received bytes. Due to the restrictions on the number of available bits, buffer size is represented using the number of allocated memory blocks, where block size can be selected to choose the trade-off between fine-granularity/small-buffer and coarse-granularity/large-buffer. The size of allocated buffer is a part of the endpoint descriptor and it is normally defined during the
enumeration process according to its maxPacketSize parameter value (See “Universal Serial Bus Specification”).

Bit 15 **BL_SIZE**: Block size

This bit selects the size of memory block used to define the allocated buffer area.

- If BL_SIZE=0, the memory block is 2-byte large, which is the minimum block allowed in a half-word wide memory. With this block size the allocated buffer size ranges from 2 to 62 bytes.
- If BL_SIZE=1, the memory block is 32-byte large, which allows to reach the maximum packet length defined by USB specifications. With this block size the allocated buffer size theoretically ranges from 32 to 1024 bytes, which is the longest packet size allowed by USB standard specifications. However, the applicable size is limited by the available buffer memory.

Bits 14:10 **NUM_BLOCK[4:0]**: Number of blocks

These bits define the number of memory blocks allocated to this packet buffer. The actual amount of allocated memory depends on the BL_SIZE value as illustrated in Table 425.

Bits 9:0 **COUNTn_RX[9:0]**: Reception byte count

These bits contain the number of bytes received by the endpoint associated with the USB_EPnR register during the last OUT/SETUP transaction addressed to it.

### Table 425. Definition of allocated buffer memory

<table>
<thead>
<tr>
<th>Value of NUM_BLOCK[4:0]</th>
<th>Memory allocated when BL_SIZE=0</th>
<th>Memory allocated when BL_SIZE=1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 ('00000)</td>
<td>Not allowed</td>
<td>32 bytes</td>
</tr>
<tr>
<td>1 ('00001)</td>
<td>2 bytes</td>
<td>64 bytes</td>
</tr>
<tr>
<td>2 ('00010)</td>
<td>4 bytes</td>
<td>96 bytes</td>
</tr>
<tr>
<td>3 ('00011)</td>
<td>6 bytes</td>
<td>128 bytes</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>14 ('01110)</td>
<td>28 bytes</td>
<td>480 bytes</td>
</tr>
<tr>
<td>15 ('01111)</td>
<td>30 bytes</td>
<td></td>
</tr>
<tr>
<td>16 ('10000)</td>
<td>32 bytes</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>29 ('11101)</td>
<td>58 bytes</td>
<td></td>
</tr>
<tr>
<td>30 ('11110)</td>
<td>60 bytes</td>
<td></td>
</tr>
<tr>
<td>31 ('11111)</td>
<td>62 bytes</td>
<td>N/A</td>
</tr>
</tbody>
</table>
### 45.6.3 USB register map

The table below provides the USB register map and reset values.

#### Table 426. USB register map and reset values

| Offset | Register     | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x00   | USB_EP0R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x04   | USB_EP1R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x08   | USB_EP2R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x0C   | USB_EP3R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x10   | USB_EP4R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x14   | USB_EP5R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x18   | USB_EP6R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x1C   | USB_EP7R    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x20-  | USB_CNTR    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 0x40   |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x44   | USBISTR     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x48   | USBFNR      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0x4C   | USB_DADDR   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |             | U |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

The reset values for each register are provided in the table. Each register is described in detail in the accompanying text, including offset values and their respective bits for various control and status functions.
Refer to *Section 2.2 on page 81* for the register boundary addresses.
46 USB Type-C®/USB Power Delivery interface (UCPD)

46.1 Introduction

The USB Type-C/USB Power Delivery interface complies with:

- Universal Serial Bus Type-C Cable and Connector Specification: release 2.2, Oct 2022
- Universal Serial Bus Power Delivery specifications:
  - revision 2.0, version 1.3, January 12, 2017
  - revision 3.1, version 1.6, October 2022

It integrates the physical layer of the Power Delivery (PD) specification, with CC signaling method (no VBUS), for operation with Type-C cables.

46.2 UCPD main features

- Compliance with USB Type-C specification release 2.2
- Compliance with USB Power Delivery specifications revision 2.0 and 3.1
  - Enabling advanced applications such as PPS (programmable power supply)
- Stop mode low-power operation support
- Built-in analog PHY
  - USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
  - “Dead battery” Rd support
  - USB Power Delivery message transmission and reception
  - FRS (fast role swap) Rx support
- Digital controller
  - BMC (bi-phase mark coding) encode and decode
  - 4b5b encode and decode
  - USB Type-C level detection with de-bounce, generating interrupts
  - FRS signaling
  - FRS detection, generating an interrupt
  - DMA-compatible byte-level interface for USB Power Delivery payload, generating interrupts
  - USB Power Delivery clock pre-scaler / dividers
  - CRC generation/checking
  - Support of ordered sets, with a programmable ordered set mask at receive
  - Clock recovery from incoming Rx stream

46.3 UCPD implementation

The devices have one UCPD controller to support one USB Type-C port.
### 46.4 UCPD functional description

The UCPD peripheral provides hardware support for the USB Power Delivery control interface specification, using I/Os specifically designed for that purpose.

The built-in PHY directly detects Type-C voltage levels, supports Power Delivery BIST carrier mode 2 (Tx only), BIST test data (Tx and Rx), and Power Delivery Rx FRS signaling.

For Power Delivery FRS Tx signaling, the device can be configured to control, through UCPD_FRSTX pin (alternate function), external NMOS transistors that ensure low-resistance pull-down on CC lines.

The UCPD transmitter BMC (bi-phase mark) encodes and transmits data: preamble, SOP, payload data from protocol layer (after 4b5b-encoding), CRC, and EOP on the Type-C connector CC lines. It automatically inserts inter-frame gap and executes “Hard Reset”.

The UCPD receiver detects SOP, BMC-decodes the incoming stream, recovers the preamble, 4b5b-decodes payload data, detects EOP, and checks CRC. It automatically detects five K-code SOP and two Reset ordered sets, plus two software-defined patterns (allows for only three out of four K-codes being correctly received, as defined by the standard).

In Stop mode, the peripheral maintains the ability to detect incoming USB Power Delivery messages and FRS signaling, which allows low-power operation.
46.4.1 UCPD block diagram

Figure 674. UCPD block diagram

The following table lists external signals (alternate or additional I/O functions).

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCPDx_FRSTX</td>
<td>Output</td>
<td>USB Type-C fast role swap (FRS) signaling control, applicable to DRPs only.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The signal (active high) drives an external NMOS transistor that pulls down</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the active CC line. A typical application has two such transistors (one per</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CC line) and reserves a separate I/O to drive either NMOS. Initially, the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>I/Os are configured as low-driving GPIOs. Upon detecting, through the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Type-C state machine, the orientation of the cable attached, which</td>
</tr>
<tr>
<td></td>
<td></td>
<td>determines the active CC line, the I/O of the active CC line must be set</td>
</tr>
<tr>
<td></td>
<td></td>
<td>to its UCPDx_FRSTX alternate function and the I/O of the inactive CC line</td>
</tr>
<tr>
<td></td>
<td></td>
<td>as low-driving GPIO.</td>
</tr>
<tr>
<td>UCPDx_CC1</td>
<td>Input/output</td>
<td>USB Type-C configuration control line 1, to be routed to the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>USB Type-C connector CC1 terminal.</td>
</tr>
<tr>
<td>UCPDx_CC2</td>
<td>Input/output</td>
<td>USB Type-C configuration control line 2, to be routed to the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>USB Type-C connector CC2 terminal.</td>
</tr>
<tr>
<td>UCPDx_DBCC1</td>
<td>Input</td>
<td>USB Type-C configuration control line 1 dead battery signal, to be routed</td>
</tr>
<tr>
<td></td>
<td></td>
<td>to the USB Type-C connector CC1 terminal if dead battery support is required.</td>
</tr>
<tr>
<td>UCPDx_DBCC2</td>
<td>Input</td>
<td>USB Type-C configuration control line 2 dead battery signal, to be routed</td>
</tr>
<tr>
<td></td>
<td></td>
<td>to the USB Type-C connector CC2 terminal if dead battery support is required.</td>
</tr>
</tbody>
</table>
The following table lists key internal signals.

<table>
<thead>
<tr>
<th>Internal signal name</th>
<th>Signal type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ucpd_pclk</td>
<td>Input</td>
<td>APB clock for registers</td>
</tr>
<tr>
<td>ucpd_ker_ck</td>
<td>Input</td>
<td>Kernel clock</td>
</tr>
<tr>
<td>ucpd_tx_dma</td>
<td>Input/Output</td>
<td>Rx DMA acknowledge / request</td>
</tr>
<tr>
<td>ucpd_rx_dma</td>
<td>Input/Output</td>
<td>Tx DMA acknowledge / request</td>
</tr>
<tr>
<td>ucpd_it</td>
<td>Output</td>
<td>Interrupt request (all interrupts OR-ed) connected to NVIC</td>
</tr>
<tr>
<td>ucpd_wkup</td>
<td>Output</td>
<td>Wake-up request connected to EXTI</td>
</tr>
<tr>
<td>clk_rq</td>
<td>Output</td>
<td>Clock request connected to RCC</td>
</tr>
</tbody>
</table>

46.4.2 UCPD reset and clocks

The peripheral has a single reset signal (APB bus reset).

The register section is clocked with the APB clock (ucpd_pclk).

The main functional part of the transmitter is clocked with ucpd_clk clock, pre-scaled from the ucpd_ker_ck clock according to the PSC_UCPDCLK[2:0] bitfield of the UCPD_CFGR1 register. The main functional part of the receiver is clocked with the ucpd_rx_clk recovered from the incoming bitstream.

The receiver is designed to work in the clock frequency range from 6 to 18 MHz. However, the optimum performance is ensured in the range from 6 to 12 MHz.

The following diagram shows the clocking and timing elements of the UCPD peripheral.

Refer to the USB PD specification in order to set appropriate delays. For \( t_{TransitionWindow} \) and especially for \( t_{InterFrameGap} \), the clock frequency uncertainty must be taken into account so as to respect specified timings in all cases.
46.4.3 Physical layer protocol

The physical layer covers the signaling underlying the USB Power Delivery specification. On the transmitter side its main function is to form packets according to the defined packet format including generally:
- preamble
- start of packet (SOP, ordered set)
- payload header
- payload data
- cyclic redundancy check (CRC) information
- end of packet (EOP)

Before going on the CC line, the data stream is BMC-encoded, respecting specified timing restrictions.

On the receive side, the principle task is to:
- extract start of packet (SOP, ordered set) information
- extract payload header
- extract payload data
- receive and check CRC
- receive end of packet (EOP)

The receive is basically a reverse of the transmit process, thus starting with BMC data stream decoding.

Symbol encoding

Apart from the preamble all symbols are encoded with a 4b5b scheme according to the specification shown in the following table.

<table>
<thead>
<tr>
<th>Name</th>
<th>4b</th>
<th>5b</th>
<th>Symbol description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>11110</td>
<td>hex data 0</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
<td>01001</td>
<td>hex data 1</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
<td>10100</td>
<td>hex data 2</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
<td>10101</td>
<td>hex data 3</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
<td>01010</td>
<td>hex data 4</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
<td>01011</td>
<td>hex data 5</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>01110</td>
<td>hex data 6</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
<td>01111</td>
<td>hex data 7</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
<td>10010</td>
<td>hex data 8</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>10011</td>
<td>hex data 9</td>
</tr>
<tr>
<td>A</td>
<td>1010</td>
<td>10110</td>
<td>hex data A</td>
</tr>
<tr>
<td>B</td>
<td>1011</td>
<td>10111</td>
<td>hex data B</td>
</tr>
<tr>
<td>C</td>
<td>1100</td>
<td>11010</td>
<td>hex data C</td>
</tr>
<tr>
<td>Name</td>
<td>4b</td>
<td>5b</td>
<td>Symbol description</td>
</tr>
<tr>
<td>--------</td>
<td>-----</td>
<td>------</td>
<td>----------------------------</td>
</tr>
<tr>
<td>D</td>
<td>1101</td>
<td>11011</td>
<td>hex data D</td>
</tr>
<tr>
<td>E</td>
<td>1110</td>
<td>11100</td>
<td>hex data E</td>
</tr>
<tr>
<td>F</td>
<td>1111</td>
<td>11101</td>
<td>hex data F</td>
</tr>
<tr>
<td>Sync-1</td>
<td>K-code</td>
<td>11000</td>
<td>Startsynch #1</td>
</tr>
<tr>
<td>Sync-2</td>
<td>K-code</td>
<td>10001</td>
<td>Startsynch #2</td>
</tr>
<tr>
<td>RST-1</td>
<td>K-code</td>
<td>00111</td>
<td>Hard Reset #1</td>
</tr>
<tr>
<td>RST-2</td>
<td>K-code</td>
<td>11001</td>
<td>Hard Reset #2</td>
</tr>
<tr>
<td>EOP</td>
<td>K-code</td>
<td>01101</td>
<td>EOP</td>
</tr>
<tr>
<td>Reserved Error</td>
<td>00000</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>00001</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>00010</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>00011</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>00100</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>00101</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Sync-3</td>
<td>K-code</td>
<td>00110</td>
<td>Startsynch #3</td>
</tr>
<tr>
<td>Reserved Error</td>
<td>01000</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>01100</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>10000</td>
<td>Do Not Use</td>
<td></td>
</tr>
<tr>
<td>Reserved Error</td>
<td>11111</td>
<td>Do Not Use</td>
<td></td>
</tr>
</tbody>
</table>
Ordered sets

An ordered set consists of four K-codes as shown in the following figure.

![Figure 676. K-code transmission](image)

The following table lists the defined ordered sets, including all possible SOP* sequences. At the physical layer, the Hard Reset has higher priority than the other ordered sets so it can interrupt an ongoing Tx message.

<table>
<thead>
<tr>
<th>Ordered set name</th>
<th>K-code #1</th>
<th>K-code #2</th>
<th>K-code #3</th>
<th>K-code #4</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOP</td>
<td>Sync-1</td>
<td>Sync-1</td>
<td>Sync-1</td>
<td>Sync-2</td>
</tr>
<tr>
<td>SOP'</td>
<td>Sync-1</td>
<td>Sync-1</td>
<td>Sync-3</td>
<td>Sync-3</td>
</tr>
<tr>
<td>SOP''</td>
<td>Sync-1</td>
<td>Sync-3</td>
<td>Sync-1</td>
<td>Sync-3</td>
</tr>
<tr>
<td>Hard Reset</td>
<td>RST-1</td>
<td>RST-1</td>
<td>RST-1</td>
<td>RST-2</td>
</tr>
<tr>
<td>Cable Reset</td>
<td>RST-1</td>
<td>Sync-1</td>
<td>RST-1</td>
<td>Sync-3</td>
</tr>
<tr>
<td>SOP'_Debug</td>
<td>Sync-1</td>
<td>RST-2</td>
<td>RST-2</td>
<td>Sync-3</td>
</tr>
<tr>
<td>SOP''_Debug</td>
<td>Sync-1</td>
<td>RST-2</td>
<td>Sync-3</td>
<td>Sync-2</td>
</tr>
</tbody>
</table>

On reception, the physical layer must accept ordered sets with any combination of three correct K-codes out of four, as shown in the following table:

<table>
<thead>
<tr>
<th>Status</th>
<th>1st code</th>
<th>2nd code</th>
<th>3rd code</th>
<th>4th code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Valid</td>
<td>Corrupt</td>
<td>K-code</td>
<td>K-code</td>
<td>K-code</td>
</tr>
<tr>
<td>Valid</td>
<td>K-code</td>
<td>Corrupt</td>
<td>K-code</td>
<td>K-code</td>
</tr>
</tbody>
</table>
Table 432. Validation of ordered sets (continued)

<table>
<thead>
<tr>
<th>Status</th>
<th>1st code</th>
<th>2nd code</th>
<th>3rd code</th>
<th>4th code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Valid</td>
<td>K-code</td>
<td>K-code</td>
<td>Corrupt</td>
<td>K-code</td>
</tr>
<tr>
<td>Valid</td>
<td>K-code</td>
<td>K-code</td>
<td>K-code</td>
<td>Corrupt</td>
</tr>
<tr>
<td>Valid (perfect)</td>
<td>K-code</td>
<td>K-code</td>
<td>K-code</td>
<td>Corrupt</td>
</tr>
<tr>
<td>Not valid (example)</td>
<td>K-code</td>
<td>Corrupt</td>
<td>K-code</td>
<td>Corrupt</td>
</tr>
</tbody>
</table>

Bit ordering at transmission

Allowed transmission data units / data sizes are in the following table.

Table 433. Data size

<table>
<thead>
<tr>
<th>Data unit</th>
<th>Non-encoded</th>
<th>Encoded</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte</td>
<td>8-bits</td>
<td>10-bits</td>
</tr>
<tr>
<td>Word</td>
<td>16-bits</td>
<td>20-bits</td>
</tr>
<tr>
<td>DWord</td>
<td>32-bits</td>
<td>40-bits</td>
</tr>
</tbody>
</table>

The bit transmission order is shown in the following figure.

Figure 677. Transmit order for various sizes of data
Packet format

Messages other than Hard Reset and Cable Reset

The packet format is shown in the following figure, with information on 4b5b encode and data source.

**Figure 678. Packet format**

![Packet format diagram]

**Hard Reset**

The physical layer handles the Hard Reset signaling differently than the other types of message as it has higher priority to be able to interrupt an ongoing transfer. The physical layer specification implies the following sequence in the case of an ongoing Tx message:

1. Terminate the message by sending an EOP K-code and discard the rest of the message.
2. Wait for \( t_{InterFrameGap} \) time.
3. If the CC line is not idle, wait until it goes idle.
4. Send the preamble followed by the four K-codes of Hard Reset signaling.
5. Disable the CC channel (stop sending and receiving), reset the physical layer and inform the protocol layer that the physical layer is reset.
6. Re-enable the channel when requested by the protocol layer.

**Figure 679. Line format of Hard Reset**

![Hard Reset line format diagram]
Cable Reset

Cable Reset shown in the following figure is similar in format to Hard Reset, but unlike Hard Reset it does not require a specific high-priority treatment.

Figure 680. Line format of Cable Reset

Collision avoidance

The physical layer respects the $t_{InterFrameGap}$ delay between end of last-transmitted bit of a Tx message, and the first bit of a following message.

It also checks the idle state of the CC line before starting transmission. The CC line is considered idle if it shows less than three ($n_{TransitionCount}$) transitions within $t_{TransitionWindow}$ (12 to 20 $\mu$s). The Power Delivery specification revision 3.1 also requires to manage the Rp value (source) and monitor Type-C voltage level for these Rp modifications (at the sink).

Physical layer signaling schemes

The bit are signaled with bi-phase mark coding (BMC).

BIST

Depending on the BIST action required by the protocol layer, either of the following can be run:

- a Tx BIST pattern test, achieved by writing TXMODE and TXSEND
- an Rx BIST pattern test, achieved by writing RXMODE to the correct value for RXBIST.

The two possible patterns supported in UCPD (corresponding to "BMC" mode) are:

- BIST Test Data (192 bit pattern), applies to Tx and Rx. In the case of Rx, the message is received (but discarded rather than passing to the protocol layer, which must nevertheless still generate a GoodCRC Tx message in acknowledgment).
- BIST Carrier Mode 2 (single pattern, infinite length message), applies to Tx only. As opposed to Tx, the receiver in this mode simply ignores the CC line during this state.

BIST test data pattern

The test data pattern is not viewed as a special case in UCPD.
The BIST test data packet frame format is shown in the following figure.

**Figure 681. BIST test data frame**

<table>
<thead>
<tr>
<th>Preamble (training for receiver)</th>
<th>SOP* (start of packet)</th>
<th>Header Data objects = 7</th>
<th>BIST Test Data BDO</th>
<th>BIST test data (192 bits)</th>
<th>...</th>
</tr>
</thead>
<tbody>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>

Legend:
- Provided by the physical layer, not 4b5b-encoded
- Provided by the physical layer, 4b5b-encoded
- Provided by the protocol layer, 4b5b-encoded

This is a fixed length test data pattern. In reality the only aspect that marks its difference from the general packet format already shown in *Figure 678: Packet format* is the contents of the Header. As UCPD receives the Tx Header contents via programming (it is simply viewed as part of the payload), it is only this programming (and not the block’s behavior) that differentiates the general packet from the BIST Test Data packet.

**BIST Carrier Mode 2**

When required, this BIST test mode sends an alternating pattern of 1010 that is continually repeated. As this mode is intended for signal analysis it is stable condition with (in V1.0 of the USB PD specification) no defined length. Starting from V1.1 of the USB PD specification, the protocol layer defines a counter that indicates when to exit this mode.

The way to quit the infinite 1010 sequence (according to requirements of the USB PD specification) is to disable the UCPD peripheral via the UCPDEN bit.

**Figure 682. BIST Carrier Mode 2 frame**

<table>
<thead>
<tr>
<th>Preamble (training for receiver)</th>
<th>SOP* (start of packet)</th>
<th>10101010101010101010...... (repeated until UCPD is disabled)</th>
</tr>
</thead>
</table>

Legend:
- Provided by the physical layer, not 4b5b-encoded
- Provided by the physical layer, 4b5b-encoded

**46.4.4 UCPD BMC transmitter**

The BMC transmitter comprises 4b5b encoding, CRC generation, and BMC encode, as shown in the following figure. Its output goes to the analog PHY through a channel switch.
**BMC encoder**


The half-bit clock hbit_clk is derived from ucpd_clk through a simple divider controlled by the HBITCLKDIV[5:0] bitfield of the UCPD_CFGR1 register. This ensures the same duration of high and low half-bit periods (if neglecting a small difference due to different rising and falling edge duration and due to jitter), and the same bit duration (if neglecting jitter).

**Transmitter timing and collision avoidance**

Hardware support of collision avoidance is made as a function of the half bit time for the transmitter. Two counters are implemented:

- \( t_{InterFrameGap} \): via IFRGAP (pre-defined value, can be altered)
- \( t_{TransitionWindow} \): via TRANSWIN (pre-defined value, can be altered)

These two counters once set correctly generates the interframe gap.

**Hard Reset in transmitter**

In order to facilitate generation of a Hard Reset, a special code of TXMODE field is used. No other fields need to be written.

On writing the correct code, the hardware forces Hard Reset Tx under the correct (optimal) timings with respect to an ongoing Tx message, which (if still in progress) is cleanly terminated by truncating the current message and directly appending an EOP K-code sequence. No specific interrupt is generated relating to this truncation event.

**Transmitter behavior in the case of errors**

The under-run condition (TXUND interrupt) may happen by accident and in this case, the UCPD is starved of (the correct) Tx payload and is not able to complete the Tx message correctly. This is a serious error (for this to happen the software fails to respond in time). As a result the hardware ensures the CRC is incorrect at the end of the message, thus guaranteeing the message to be discarded at the receiver.
46.4.5 UCPD BMC receiver

The UCPD BMC receiver performs:

- Clock recovery
- Preamble detection / timing derivation
- BMC decoding
- 4b5b decoding
- K-code ordered set recognition
- CRC checking
- SOP detection
- EOP detection

The receiver is activated as soon as the UCPD peripheral is enabled (via UCPDEN), but it waits for an idle CC line state before attempting to receive a message.

The following figure shows the UCPD BMC receiver high-level architecture.

CRC checker

The received bits are fed into a CRC checker which evolves a 32-bit state during the received the payload bitstream. At the end the 32 bits of the CRC also fed into the logic.

The EOP detection (5 bits) halts the process and a check is performed for the fixed residual state which confirms correct reception of the payload (in fact the residual is 0xC704DD78).

At this point the UCPD raises interrupt RXMSGEND. If the CRC was not correct then RXERR is set true and the receive data must be discarded.

Under normal operation, this interrupt would previously have been acknowledged and thus cleared. If this is not the case, a different interrupt RXOVR is generated in place of RXMSGEND.
Ordered set detection

This function detects the different ordered sets each consisting of four 5-bit K-codes.

Once we are in the preamble we open a sliding window detection of the ordered set (4 words of 5 bits).

The ordered sets detected include all SOP* codes (SOP, SOP’, and SOP’’), but also Hard Reset, Cable Reset, SOP’_Debug, SOP’’_Debug, and two extensions defined by registers UCPD_RX_ORDEXT1 and UCPD_RX_ORDEXT2.

EOP detection and Hard Reset exception handling

EOP is a fixed 5-bit K-code marking the end of a message.

The way in which a transmitter is required to send a Hard Reset (if a previous message transmit is still in progress) is that this previous message is truncated early with an EOP.

If Hard Reset were ignored, then the EOP detection can be done only at the expected time. However, due to the Hard Reset issue, the EOP detector must be active while an Rx message is arriving. When an “early EOP” is detected, the truncated Rx message is immediately discarded.

Truncated or corrupted message exception

Once the ordered set has been detected, depending on the message, there may be data bytes to be received which is completed with a CRC and EOP. If at any point during these phases an error condition happens:

- the line becomes static for a time significantly longer than one “UI” period (the exact threshold for this condition is not critical but the exception must occur before three UIs),
- or

- the message goes to the end but it is not recognized (for example EOP is corrupted).

In both cases, the receiver quits the current message, raising RXMSGEND and RXERR flags.

Short preamble or incomplete ordered set exception

In the exceptional case of the receiver seeing less than half of the expected preamble, the frequency estimation allowing correct BMC-decode becomes impossible. Even if the full preamble is seen, allowing frequency estimation, but the ordered set is not fully received before the line becomes static, the receiver state machine does not start.

In both of these cases, the clock-recovery/BMC decoder re-starts, checking initially for an IDLE condition, followed by a preamble, and then estimating frequency.

46.4.6 UCPD Type-C pull-ups (Rp) and pull-downs (Rd)

UCPD offers simple control of these resistors via ANAMODE and ANASUBMODE[1:0]. In case only one of the CC lines is to be used, it is possible to optimize power consumption by disabling control on the other line, through the CCENABLE[1:0] bitfield.

When the MCU is unpowered, it still presents the “dead battery” Rd, provided that UCPDx_DBCC1 and UCPDx_DBCC2 pins are each connected to UCPDx_CC1 and UCPDx_CC2 pins, respectively.

If dead battery behavior is not required (for example for source only products), then UCPDx_DBCC1 and UCPDx_DBCC2 pins must both be tied to ground.
After power arrives and the MCU boots, the desired behavior (for example source) must be programmed into ANAMODE and ANASUBMODE[1:0] before setting the UCPD1_DBDIS bit of the PWR_CR3 register to remove dead battery pull-down resistor and allow the values just programmed to take effect.

Use of Standby low-power mode is possible for sinks in the unattached state.

### 46.4.7 UCPD Type-C voltage monitoring and de-bouncing

For correct operation of the Type-C state machine and for detecting the cable orientation, the CC1/2 lines must be monitored for voltage level, while ignoring fast events such as peaks.

Thresholds between voltage levels on the CC1/2 lines are determined through PHY threshold detector settings.

The TYPEC_VSTATE_CC1/2[1:0] bitfields reflect the CC1/2 line levels processed with a hardware de-bouncing filter that suppresses high-speed line events such as peaks. The PHYCCSEL bit selects the line, CC1 or CC2, to be used for Power Delivery signaling.

For minimizing the power consumption, it is recommended to use the polling method, with the Type-C detectors only turned on for the instant of polling, rather than keeping the Type-C detectors permanently on and wake the device up from Stop mode upon CC1/2 line events.

### 46.4.8 UCPD fast role swap (FRS)

**FRS signaling**

The FRS condition (a pulse of a specific length), is generated upon setting the FRSTX bit.

For the duration of FRS condition, the I/O configured as UCPD_FRSTX (alternate function) controls, with high level, the gate of an external NMOS transistor that pulls the active CC line down.

**FRS detection**

FRS monitoring is enabled by setting the bit FRSRXEN, after writing PHYCCSEL that selects the active CC line depending on the cable orientation detected.

### 46.4.9 UCPD DMA Interface

DMA is implemented in the UCPD and when it is enabled the byte-level interrupts to handle UCPD1_TXDR and UCPD1_RXDR registers (Tx and Rx data register, each one byte) are no longer needed.

By enabling bits TXDMAEN and/or RXDMAEN, DMA can be activated independently for Tx and/or Rx functionality.

### 46.4.10 Wake-up from Stop mode

For power consumption optimization, it is useful to use Stop mode and wait for events on CC lines to wake the MCU up.

In order for this to work, it must be first enabled by writing a 1 to WUPEN.
The events causing the wake-up can be:
- Events on the BMC receiver (RXORDDET, RXHRSTDET), hardware enable PHYRXEN
- Event on the FRS detector (FRSEVT), hardware enable FRSRXEN
- Events on the Type-C detectors (TYPECEVT1, TYPECEVT2), hardware enables CC1TCDIS, CC2TCDIS

46.5 UCPD programming sequences

The normal sequence of use of the UCPD unit is:
1. Configure UCPD.
2. Enable UCPD.
3. Concurrently:
   - On demand from protocol layer, send Tx message
   - Intercept (poll or wait for interrupt) relevant Rx messages and recover detail to hand off to protocol layer

Repeat the last point infinitely.

46.5.1 Initialization phase

Use the following sequence for a clean startup:
1. Prepare all initial clock divider values, by writing the UCPD_CFG register.
2. Enable the unit, by setting the UCPDEN bit.

46.5.2 Type-C state machine handling

For the general application cases of source, sink, or dual-role port (the last alternating the source and the sink), the software must implement a corresponding USB Type-C state machine. The basic coding is in the following table.

<table>
<thead>
<tr>
<th>ANAMODE</th>
<th>ANASUBMODE[1:0]</th>
<th>Notes</th>
<th>TYPEC_VSTATE_CCx[1:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>00: Disabled</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0: Source</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>01: Default USB Rp</td>
<td>-</td>
<td>vRa[Def] vRd[Def] vOPEN[Def]</td>
</tr>
<tr>
<td></td>
<td>10: 1.5A Rp</td>
<td>-</td>
<td>vRa[1.5] vRd[1.5] vOPEN[1.5]</td>
</tr>
<tr>
<td>1: Sink</td>
<td>xx</td>
<td>-</td>
<td>vRa vRd-USB vRd-1.5 vRd-3.0</td>
</tr>
</tbody>
</table>

The CCENABLE[1:0] bitfield can disable pull-up/pull-downs on one of the CC lines.

Note: The Type-C state machine depends not only on CC line levels, but also on VBUS presence detection (sink mode) and, when in source mode, determines VCONN generation and VBUS state (ON/OFF/+voltage level; discharge). UCPD does not directly control VBUS generation circuitry nor VCONN load switch (enabling VCONN supply generator to be
connected to the CC line), but the application needs these inputs and controls, to function correctly.

General programming sequence (with UCPD configured then enabled)

1. Set ANAMODE and ANASUBMODE[1:0] based on the current position in USB Type-C state machine (and also the current advertisement in the case of a source). This turns on the appropriate pull-ups/pull-downs on the CC lines, and defines the voltage levels that the TYPEC_VSTATE fields represent. Note that before programming, the PHY is effectively off.

2. Read TYPEC_VSTATE_CC1/2 to determine the initial Type-C state (for example whether the local source is connected to a remote sink).

3. In the case of no connection, wait for a connection event.

4. Assuming a connection is detected and assuming a local Power Delivery functionality is implemented, start sending/receiving Power Delivery messages.

5. When a new interrupt/event occurs on PHYEVT1/2 indicating a change in stable voltage, re-evaluate the implications and give this input to the Type-C state machine.

Case of a source that needs to change between one of the three possible Rp values (Default-USB / 1.5A / 3.0A) and the sink connected to it:

- [Source] Simply reprogram ANASUBMODE[1:0]
- [Sink behavior from that time] PHYEVT1/2 occurs and the TYPEC_VSTATE1/2 changes accordingly

Programming for a dual-role port (DRP) toggling from source to sink:

- Simply re-program ANAMODE and ANASUBMODE[1:0] to start the new behavior
46.5.3 USB PD transmit

On reception of a message from the protocol layer (that is, to be sent), prepare Tx message contents by writing the UCPD_TX_ORDSET and UCPD_TX_PAYSZ registers.

The message transmission is triggered by setting the TXSEND bit, with an appropriate value of the TXMODE bitfield.

When the data byte is transmitted, the TXIS flag is raised to request a new data write to the UCPD_TXDR register.

This re-iterates until the entire payload of data is transmitted.
Upon sending the CRC packet, the TXMSGSENT flag is set to indicate the completion of the message transmission.

**Hard Reset transmission**

As soon as it is known that a Hard Reset needs to be transmitted, setting the TXHRST bit of the UCPD_CR register forces the internal state machine to generate the correct sequence. The value of UCPD_TX_ORDSET does not require update in this precise case (the correct code for Hard Reset is sent by UCPD).

The USB Power Delivery specification requires that in the case of an ongoing message transmission, the Hard Reset takes precedence. In this case, for example, UCPD truncates the payload of the current message, appending EOP to the end. No notification is available via the registers (for example through the TXMSGSEND flag). This is justified by the fact that the Hard Reset takes precedence over any previous activity (for which it is therefore no longer important to know if it is completed).

**Use of DMA for transmission**

DMA (Direct Memory Access) can be enabled for transmission by setting the TXDMAEN bit in the UCPD_CR register.

For each message:
- Prepare the whole message in memory (starting with two header bytes)
- Program the DMA operation with a length corresponding to the two header bytes plus a number of data bytes corresponding to the number of data words multiplied by four
- Write TXSEND to initiate the message transfer
- If TXMSGDISC then go back to previous line (TXSEND)
- Wait for DMA transfer complete interrupt (that is, when last Tx byte written to UCPD)
- Double-check subsequent TXMSGSENT interrupt appears

**46.5.4 USB PD receive**

Notification of start of the receive message sequence is triggered by an interrupt on UCPD_SR (bit RXORDDET).

The information is recovered by reading:
- UCPD_RX_SOP (on interrupt RXORDDET)
- UCPD_RXDR (on interrupt RXNE, repeats for each byte)
- UCPD_RXPAYSZ (on interrupt RXMSGEND)

The data previously read from UCPD_RXDR above must be discarded at this point if the RXERR flag is set.

If the CRC is valid, the received data is transferred to the protocol layer.

For debug purposes, it may be desirable to track statistics of the number of incorrect K-codes received (this is done only when 3/4 K-codes were valid as defined in the specification). This is facilitated through:
- RXSOP3OF4 bit indicating the presence of at least one invalid K-code
- RXSOPKINVALID bitfield identifying the order of invalid K-code in the ordered set
Use of DMA for reception

DMA (Direct Memory Access) can be enabled for reception by setting the RXDMAEN bit in the UCPD_CR register.

Whenever a Rx message is expected:
- Program a DMA receive operation (and spare buffer) a little longer than the maximum possible message (length depends on extended message support).
- After receiving RXORDDET, DMA operation starts working in the background.
- On reception of RXMSGEND interrupt, read RXPAYSZ.
- Double-check RXPAYSZ vs. the number of DMA Rx bytes (must correspond but DMA read of RXDR is slightly after RXDR gets last byte).
- Process the DMA Rx buffer.
- Prepare next Rx DMA buffer as soon as possible in order to be ready.

46.6 UCPD low-power modes

A summary of low-power modes is shown below in Table 436: Effect of low power modes on the UCPD.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>No effect</td>
</tr>
<tr>
<td>Stop</td>
<td>Detection of events (Type-C, BMC Rx, FRS detection) remains operational and</td>
</tr>
<tr>
<td></td>
<td>can wake up the MCU.</td>
</tr>
<tr>
<td>Standby</td>
<td>UCPD is not operating, and cannot wake up the MCU. Pull-downs remain active</td>
</tr>
<tr>
<td></td>
<td>if configured.</td>
</tr>
<tr>
<td>Unpowered</td>
<td>Dead battery pull-downs remain active.</td>
</tr>
</tbody>
</table>

The UCPD is able to wake up the MCU from Stop mode when it recognizes a relevant event, either:
- Type-C event relating to a change in the voltage range seen on either of the CC lines, visible in TYPEC_VSTATE_CCx
- Power delivery receive message with an ordered set matching those filtered according to RXORDSETEN[8:0], visible by reading RXORDSET

Wake-up from Stop mode is enabled by setting the WUPEN bit in the UCPD_CFG2 register.

At UCPD level three types of event requiring kernel clock activity may occur during Stop mode:
- Activity on the analog PHY voltage threshold detectors which can later be confirmed to be a stable change between voltage ranges defined in the Type-C specification
- Activity on Power Delivery BMC receiver (coming from the selected CC line) which can potentially generate an Rx message event (that is, RXORDSET) later
- Activity on Power Delivery FRS detector which can potentially generate an FRS signaling detection event (that is, FRSEVT) later
It order to function correctly with the RCC, the clock request signal is activated (conditional on WUPEN) when there is asynchronous activity on:

- Type-C voltage threshold detectors (coming from either CC line)
- Power Delivery receiver signal (from the selected CC line)
- FRS detection signal (from the selected CC line)

### 46.7 UCPD interrupts

The table below lists the UCPD event flags, with the associated flag clear bits and interrupt enable bits.

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Event flag</th>
<th>Event flag/Interrupt clearing method</th>
<th>Interrupt enable control bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>FRS detection</td>
<td>FRSEVT</td>
<td>Set FRSEVTCF</td>
<td>FRSEVTIE</td>
</tr>
<tr>
<td>Type C voltage level change on CC2</td>
<td>TYPECEVT2</td>
<td>Set TYPECEVT2CF</td>
<td>TYPECEVT2IE</td>
</tr>
<tr>
<td>Type C voltage level change on CC1</td>
<td>TYPECEVT1</td>
<td>Set TYPECEVT1CF</td>
<td>TYPECEVT1IE</td>
</tr>
<tr>
<td>Rx message received</td>
<td>RXMSGEND</td>
<td>Set RXMSGENDCF</td>
<td>RXMSGENDIE</td>
</tr>
<tr>
<td>Rx data overflow</td>
<td>RXOVR</td>
<td>Set RXOVRCF</td>
<td>RXOVR</td>
</tr>
<tr>
<td>Rx Hard Reset detected</td>
<td>RXHRSTDET</td>
<td>Set RXHRSTDETCF</td>
<td>RXHRSTDETIE</td>
</tr>
<tr>
<td>Rx ordered set (4 K-codes) detected</td>
<td>RXORDDET</td>
<td>Set RXORDDETCF</td>
<td>RXORDDETIE</td>
</tr>
<tr>
<td>Receive data register not empty</td>
<td>RXNE</td>
<td>Read data in UCPD_RXDR</td>
<td>RXNEIE</td>
</tr>
<tr>
<td>Tx data underrun</td>
<td>TXUND</td>
<td>Set TXUNDCF</td>
<td>TXUNDIE</td>
</tr>
<tr>
<td>Hard Reset sent</td>
<td>HRSTSENT</td>
<td>Set HRSTSENTCF</td>
<td>HRSTSENTIE</td>
</tr>
<tr>
<td>Hard Reset discarded</td>
<td>HRSTDISC</td>
<td>Set HRSTDISCCF</td>
<td>HRSTDISCIE</td>
</tr>
<tr>
<td>Transmit message aborted</td>
<td>TXMSGABT</td>
<td>Set TXMSGABTCF</td>
<td>TXMSGABTIE</td>
</tr>
<tr>
<td>Transmit message sent</td>
<td>TXMSGSENT</td>
<td>Set TXMSGSENTCF</td>
<td>TXMSGSENTIE</td>
</tr>
<tr>
<td>Transmit message discarded</td>
<td>TXMSGDISC</td>
<td>Set TXMSGDISCCF</td>
<td>TXMSGDISCIE</td>
</tr>
<tr>
<td>Transmit data required</td>
<td>TXIS</td>
<td>Write data to the UCPD_TXDR register</td>
<td>TXISIE</td>
</tr>
</tbody>
</table>

When an interrupt from the UCPD is received, then the software has to check what is the source of the interrupt by reading the UCPD_SR register.

Depending on which bit is at 1, the ISR must handle that condition and clear the bit by a write to the appropriate bit of the UCPD_ICR register.
46.8 UCPD registers

46.8.1 UCPD configuration register 1 (UCPD_CFRG1)

Address offset: 0x000
Reset value: 0x0000 0000

General configuration of the peripheral. Writing to this register is only effective when UCPD is disabled (UCPDEN = 0).

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>UCPDEN</th>
<th>General enable of the UCPD peripheral. 0: Disable 1: Enable Upon disabling, the peripheral instantly quits any ongoing activity and all control bits and bitfields default to their reset values. They must be set to their desired values each time the peripheral transits from disabled to enabled state.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 30</td>
<td>RXDMAEN</td>
<td>Reception DMA mode enable 0: Disable 1: Enable When set, the bit enables DMA mode for reception.</td>
</tr>
<tr>
<td>Bit 29</td>
<td>TXDMAEN</td>
<td>Transmission DMA mode enable 0: Disable 1: Enable When set, the bit enables DMA mode for transmission.</td>
</tr>
<tr>
<td>Bits 28:20</td>
<td>RXORDSETEN[8:0]</td>
<td>Receiver ordered set enable The bitfield determines the types of ordered sets that the receiver must detect. When set/cleared, each bit enables/disables a specific function: 0bXXXXXXXX1: SOP detect enabled 0bXXXXXXX1X: SOP' detect enabled 0bXXXXX1XX: SOP'' detect enabled 0bXXXX1XXX: Hard Reset detect enabled 0bXXX1XXXX: Cable Detect reset enabled 0bXX1XXXXX: SOP'_Debug enabled 0bX1XXXXXX: SOP''_Debug enabled 0b1XXXXXXX: SOP extension#1 enabled 0b1XXXXXXX: SOP extension#2 enabled</td>
</tr>
</tbody>
</table>
Bits 19:17 **PSC\_UCPDCLK[2:0]**: Pre-scaler division ratio for generating ucpd\_clk

The bitfield determines the division ratio of a kernel clock pre-scaler producing UCPD peripheral clock (ucpd\_clk).

- 0x0: 1 (bypass)
- 0x1: 2
- 0x2: 4
- 0x3: 8
- 0x4: 16

It is recommended to use the pre-scaler so as to set the ucpd\_clk frequency in the range from 6 to 9 MHz.

Bit 16 Reserved, must be kept at reset value.

Bits 15:11 **TRANSWIN[4:0]**: Transition window duration

The bitfield determines the division ratio (the bitfield value minus one) of a hbit\_clk divider producing \( t\_\text{TransitionWindow} \) interval.

- 0x00: Not supported
- 0x01: 2
- 0x09: 10 (recommended)
- 0x1F: 32

Set a value that produces an interval of 12 to 20 us, taking into account the ucpd\_clk frequency and the HBITCLKDIV[5:0] bitfield setting.

Bits 10:6 **IFRGAP[4:0]**: Division ratio for producing inter-frame gap timer clock

The bitfield determines the division ratio (the bitfield value minus one) of a ucpd\_clk divider producing inter-frame gap timer clock (\( t\_\text{InterFrameGap} \)).

- 0x00: Not supported
- 0x01: 2
- 0x0D: 14
- 0x0E: 15
- 0x0F: 16
- 0x1F: 32

The division ratio 15 is to apply for Tx clock at the USB PD 2.0 specification nominal value. The division ratios below 15 are to apply for Tx clock below nominal, and the division ratios above 15 for Tx clock above nominal.

Bits 5:0 **HBITCLKDIV[5:0]**: Division ratio for producing half-bit clock

The bitfield determines the division ratio (the bitfield value plus one) of a ucpd\_clk divider producing half-bit clock (hbit\_clk).

- 0x00: 1 (bypass)
- 0x1A: 27
- 0x3F: 64
46.8.2 UCPD configuration register 2 (UCPD_CFGR2)

Address offset: 0x004

Reset value: 0x0000 0000

Configuration of the UCPD Rx signal filtering. Writing to this register is only effective when UCPD is disabled (UCPDEN = 0).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>WUPEN</td>
<td>FORCECLK</td>
<td>RXFILT2N3</td>
<td>RXFILTDIS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:4 Reserved, must be kept at reset value.

Bit 3 **WUPEN**: Wake-up from Stop mode enable

Setting the bit enables the UCPD_ASYNC_INT signal.
0: Disable
1: Enable

Bit 2 **FORCECLK**: Force ClkReq clock request

0: Do not force clock request
1: Force clock request

Bit 1 **RXFILT2N3**: BMC decoder Rx pre-filter sampling method

Number of consistent consecutive samples before confirming a new value.
0: 3 samples
1: 2 samples

Bit 0 **RXFILTDIS**: BMC decoder Rx pre-filter enable

0: Enable
1: Disable

The sampling clock is that of the receiver (that is, after pre-scaler).
46.8.3 UCPD control register (UCPD_CR)

Address offset: 0x00C
Reset value: 0x0000 0000

Writing to this register is only effective when the peripheral is enabled (UCPDEN = 1).

<table>
<thead>
<tr>
<th>Bit 31:22</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
</table>

Bit 21 **CC2TCDIS**: CC2 Type-C detector disable
The bit disables the Type-C detector on the CC2 line.
0: Enable
1: Disable
When enabled, the Type-C detector for CC2 is configured through ANAMODE and ANASUBMODE[1:0].

Bit 20 **CC1TCDIS**: CC1 Type-C detector disable
The bit disables the Type-C detector on the CC1 line.
0: Enable
1: Disable
When enabled, the Type-C detector for CC1 is configured through ANAMODE and ANASUBMODE[1:0].

Bit 19 Reserved, must be kept at reset value.

Bit 18 **RDCH**: Rdch condition drive
The bit drives Rdch condition on the CC line selected through the PHYCCSEL bit (thus associated with VCONN), by remaining set during the source-only UnattachedWait.SRC state, to respect the Type-C state. Refer to "USB Type-C ECN for Source VCONN Discharge". The CCENABLE[1:0] bitfield must be set accordingly, too.
0: No effect
1: Rdch condition drive

Bit 17 **FRSTX**: FRS Tx signaling enable.
Setting the bit enables FRS Tx signaling.
0: No effect
1: Enable
The bit is cleared by hardware after a delay respecting the USB Power Delivery specification Revision 3.1.
Bit 16 **FRSRXEN**: FRS event detection enable

Setting the bit enables FRS Rx event (FRSEVT) detection on the CC line selected through the PHYCCSEL bit.

- 0: Disable
- 1: Enable

Clear the bit when the device is attached to an FRS- incapable source/sink.

Bit 15 Reserved, must be kept at reset value.

Bit 14 Reserved, must be kept at reset value.

Bit 13 Reserved, must be kept at reset value.

Bit 12 Reserved, must be kept at reset value.

Bits 11:10 **CCENABLE[1:0]**: CC line enable

- This bitfield enables CC1 and CC2 line analog PHYs (pull-ups and pull-downs) according to ANAMODE and ANASUBMODE[1:0] setting.
- 0x0: Disable both PHYs
- 0x1: Enable CC1 PHY
- 0x2: Enable CC2 PHY
- 0x3: Enable CC1 and CC2 PHY

A single line PHY can be enabled when, for example, the other line is driven by VCONN via an external VCONN switch. Enabling both PHYs is the normal usage for sink/source.

Bit 9 **ANAMODE**: Analog PHY operating mode

- 0: Source
- 1: Sink

The use of CC1 and CC2 depends on CCENABLE. Refer to Table 434: Coding for ANAMODE, ANASUBMODE and link with TYPEC_VSTATE_CCx for the effect of this bitfield in conjunction with ANASUBMODE[1:0].

Bits 8:7 **ANASUBMODE[1:0]**: Analog PHY sub-mode

Refer to Table 434: Coding for ANAMODE, ANASUBMODE and link with TYPEC_VSTATE_CCx for the effect of this bitfield.

Bit 6 **PHYCCSEL**: CC1/CC2 line selector for USB Power Delivery signaling

- 0: Use CC1 IO for Power Delivery communication
- 1: Use CC2 IO for Power Delivery communication

The selection depends on the cable orientation as discovered at attach.

Bit 5 **PHYRXEN**: USB Power Delivery receiver enable

- 0: Disable
- 1: Enable

Both CC1 and CC2 receivers are disabled when the bit is cleared. Only the CC receiver selected via the PHYCCSEL bit is enabled when the bit is set.

Bit 4 **RXMODE**: Receiver mode

- Determines the mode of the receiver.
- 0: Normal receive mode
- 1: BIST receive mode (BIST test data mode)

When the bit is set, RXORDSET behaves normally, RXDR no longer receives bytes yet the CRC checking still proceeds as for a normal message. As this mode prevents reception of the header (containing MessageID), software has to auto-increment a received MessageID counter for inclusion in the GoodCRC acknowledge that must still be transmitted during this test.
46.8.4 UCPD interrupt mask register (UCPD_IMR)

Address offset: 0x010

Reset value: 0x0000 0000

Writing to this register is only effective when the peripheral is enabled (UCPDEN = 1).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>TYPECEVT2IE</td>
<td>TYPECEVT1IE</td>
<td>RXUSGENIE</td>
<td>RXOVRIE</td>
<td>RXHRSTDETIE</td>
<td>RRODDDETIE</td>
<td>RXNEIE</td>
<td>Res.</td>
<td>TXUNDE</td>
<td>HrstSentIE</td>
<td>HrstDiscIE</td>
<td>TXMSGBIE</td>
<td>TXMSGBDIE</td>
<td>TXMSGDISCIE</td>
<td>TXSIE</td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:21 Reserved, must be kept at reset value.

Bit 20 FRSEVTIE: FRSEVT interrupt enable
0: Disable
1: Enable

Bits 19:16 Reserved, must be kept at reset value.

Bit 15 TYPECEVT2IE: TYPECEVT2 interrupt enable
0: Disable
1: Enable

Bit 14 TYPECEVT1IE: TYPECEVT1 interrupt enable

Bit 13 Reserved, must be kept at reset value.
Bit 12 **RXMSGENDIE**: RXMSGEND interrupt enable
0: Disable
1: Enable

Bit 11 **RXOVRIE**: RXOVR interrupt enable
0: Disable
1: Enable

Bit 10 **RXHRSTDETIE**: RXHRSTDET interrupt enable
0: Disable
1: Enable

Bit 9 **RXORDDETIE**: RXORDDET interrupt enable
0: Disable
1: Enable

Bit 8 **RXNEIE**: RXNE interrupt enable
0: Disable
1: Enable

Bit 7 Reserved, must be kept at reset value.

Bit 6 **TXUNDIE**: TXUND interrupt enable
0: Disable
1: Enable

Bit 5 **HRSTSENTIE**: HRSTSENT interrupt enable
0: Disable
1: Enable

Bit 4 **HRSTDISCIE**: HRSTDISC interrupt enable
0: Disable
1: Enable

Bit 3 **TXMSGABTIE**: TXMSGABT interrupt enable
0: Disable
1: Enable

Bit 2 **TXMSGSENTIE**: TXMSGSENT interrupt enable
0: Disable
1: Enable

Bit 1 **TXMSGDSCIE**: TXMSGDISC interrupt enable
0: Disable
1: Enable

Bit 0 **TXISIE**: TXIS interrupt enable
0: Disable
1: Enable
46.8.5 UCPD status register (UCPD_SR)

Address offset: 0x014
Reset value: 0x0000 0000

The flags (single-bit status bitfields) are associated with interrupt request. Interrupt is generated if enabled by the corresponding bit of the UCPD_IMR register.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:21 Reserved, must be kept at reset value.

Bit 20 **FRSEVT**: FRS detection event
The flag is cleared by setting the FRSEVT_CF bit.
0: No new event
1: New FRS receive event occurred

Bits 19:18 **TYPEC_VSTATE_CC2[1:0]**: CC2 line voltage level
The status bitfield indicates the voltage level on the CC2 line in its steady state.
0x0: Lowest
0x1: Low
0x2: High
0x3: Highest
The voltage variation on the CC2 line during USB PD messages due to the BMC PHY modulation does not impact the bitfield value.

Bits 17:16 **TYPEC_VSTATE_CC1[1:0]**:
The status bitfield indicates the voltage level on the CC1 line in its steady state.
0x0: Lowest
0x1: Low
0x2: High
0x3: Highest
The voltage variation on the CC1 line during USB PD messages due to the BMC PHY modulation does not impact the bitfield value.

Bit 15 **TYPECEVT2**: Type-C voltage level event on CC2 line
The flag indicates a change of the **TYPEC_VSTATE_CC2[1:0]** bitfield value, which corresponds to a new Type-C event. It is cleared by setting the TYPECEVT2_CF bit.
0: No new event
1: A new Type-C event
Bit 14 **TYPECVEVT1**: Type-C voltage level event on CC1 line

The flag indicates a change of the TYPEC_VSTATE_CC1[1:0] bitfield value, which corresponds to a new Type-C event. It is cleared by setting the TYPECVEVT2CF bit.

0: No new event
1: A new Type-C event

Bit 13 **RXERR**: Receive message error

The flag indicates errors of the last Rx message declared (via RXMSGEND), such as incorrect CRC or truncated message (a line becoming static before EOP is met). It is asserted whenever the RXMSGEND flag is set.

0: No error detected
1: Error(s) detected

Bit 12 **RXMSGEND**: Rx message received

The flag indicates whether a message (except Hard Reset message) has been received, regardless the CRC value. The flag is cleared by setting the RXMSGENDCF bit.

0: No new Rx message received
1: A new Rx message received

The RXERR flag set when the RXMSGEND flag goes high indicates errors in the last-received message.

Bit 11 **RXOVR**: Rx data overflow detection

The flag indicates Rx data buffer overflow. It is cleared by setting the RXOVRCF bit.

0: No overflow
1: Overflow

The buffer overflow can occur if the received data are not read fast enough.

Bit 10 **RXHRSTDET**: Rx Hard Reset receipt detection

The flag indicates the receipt of valid Hard Reset message. It is cleared by setting the RXHRSTDETCF bit.

0: Hard Reset not received
1: Hard Reset received

Bit 9 **RXORDDET**: Rx ordered set (4 K-codes) detection

The flag indicates the detection of an ordered set. The relevant information is stored in the RXORDSET[2:0] bitfield of the UCPD_RX_ORDSET register. It is cleared by setting the RXORDDETCF bit.

0: No ordered set detected
1: A new ordered set detected

Bit 8 **RXNE**: Receive data register not empty detection

The flag indicates that the UCPD_RXDR register is not empty. It is automatically cleared upon reading UCPD_RXDR.

0: Rx data register empty
1: Rx data register not empty

Bit 7 Reserved, must be kept at reset value.

Bit 6 **TXUND**: Tx data underrun detection

The flag indicates that the Tx data register (UCPD_TXDR) was not written in time for a transmit message to execute normally. It is cleared by setting the TXUNDCF bit.

0: No Tx data underrun detected
1: Tx data underrun detected
Bit 5  **HRSTSENT**: Hard Reset message sent
The flag indicates that the Hard Reset message is sent. The flag is cleared by setting the HRSTSENTCF bit.
0: No Hard Reset message sent
1: Hard Reset message sent

Bit 4  **HRSTDISC**: Hard Reset discarded
The flag indicates that the Hard Reset message is discarded. The flag is cleared by setting the HRSTDISCCF bit.
0: No Hard Reset discarded
1: Hard Reset discarded

Bit 3  **TXMSGABT**: Transmit message abort
The flag indicates that a Tx message is aborted due to a subsequent Hard Reset message send request taking priority during transmit. It is cleared by setting the TXMSGABTCF bit.
0: No transmit message abort
1: Transmit message abort

Bit 2  **TXMSGSENT**: Message transmission completed
The flag indicates the completion of packet transmission. It is cleared by setting the TXMSGSENTCF bit.
0: No Tx message completed
1: Tx message completed
In the event of a message transmission interrupted by a Hard Reset, the flag is not raised.

Bit 1  **TXMSGDISC**: Message transmission discarded
The flag indicates that a message transmission was dropped. The flag is cleared by setting the TXMSGDISCCF bit.
0: No Tx message discarded
1: Tx message discarded
Transmission of a message can be dropped if there is a concurrent receive in progress or at excessive noise on the line. After a Tx message is discarded, the flag is only raised when the CC line becomes idle.

Bit 0  **TXIS**: Transmit interrupt status
The flag indicates that the UCPD_TXDR register is empty and new data write is required (as the amount of data sent has not reached the payload size defined in the TXPAYSZ bitfield). The flag is cleared with the data write into the UCPD_TXDR register.
0: New Tx data write not required
1: New Tx data write required
### 46.8.6 UCPD interrupt clear register (UCPD_ICR)

Address offset: 0x018

Reset value: 0x0000 0000

Writing to this register is only effective when the peripheral is enabled (UCPDEN = 1).

<table>
<thead>
<tr>
<th>Bit 31:21</th>
<th>Reserved, must be kept at reset value.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 20</td>
<td>FRSEVTCF: FRS event flag (FRSEVT) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the FRSEVT flag in the UCPD_SR register.</td>
</tr>
<tr>
<td>Bit 19:16</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 15</td>
<td>TYPECEVT2CF: Type-C CC2 line event flag (TYPECEVT2) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the TYPECEVT2 flag in the UCPD_SR register</td>
</tr>
<tr>
<td>Bit 14</td>
<td>TYPECEVT1CF: Type-C CC1 event flag (TYPECEVT1) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the TYPECEVT1 flag in the UCPD_SR register</td>
</tr>
<tr>
<td>Bit 13</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 12</td>
<td>RXMSGENDCF: Rx message received flag (RXMSGEND) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the RXMSGEND flag in the UCPD_SR register</td>
</tr>
<tr>
<td>Bit 11</td>
<td>RXOVRDCF: Rx overflow flag (RXOVR) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the RXOVR flag in the UCPD_SR register.</td>
</tr>
<tr>
<td>Bit 10</td>
<td>RXHRSTDETCF: Rx Hard Reset detect flag (RXHRSTDET) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the RXHRSTDET flag in the UCPD_SR register.</td>
</tr>
<tr>
<td>Bit 9</td>
<td>RXORDDETCF: Rx ordered set detect flag (RXORDDET) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the RXORDDET flag in the UCPD_SR register.</td>
</tr>
<tr>
<td>Bit 8:7</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>Bit 6</td>
<td>TXUNDCF: Tx underflow flag (TXUND) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the TXUND flag in the UCPD_SR register.</td>
</tr>
<tr>
<td>Bit 5</td>
<td>HRSTSENCF: Hard reset send flag (HRSTSENT) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the HRSTSENT flag in the UCPD_SR register.</td>
</tr>
<tr>
<td>Bit 4</td>
<td>HRSTDISCCF: Hard reset discard flag (HRSTDISC) clear</td>
</tr>
<tr>
<td></td>
<td>Setting the bit clears the HRSTDISC flag in the UCPD_SR register.</td>
</tr>
</tbody>
</table>
Bit 3 **TXMSGABTCF**: Tx message abort flag (TXMSGABT) clear
Setting the bit clears the TXMSGABT flag in the UCPD_SR register.

Bit 2 **TXMSGSENTCF**: Tx message send flag (TXMSGSENT) clear
Setting the bit clears the TXMSGSENT flag in the UCPD_SR register.

Bit 1 **TXMSGDISCCF**: Tx message discard flag (TXMSGDISC) clear
Setting the bit clears the TXMSGDISC flag in the UCPD_SR register.

Bit 0 Reserved, must be kept at reset value.

### 46.8.7 UCPD Tx ordered set type register (UCPD_TX_ORDSETR)

Address offset: 0x01C
Reset value: 0x0000 0000

Writing to this register is only effective when the peripheral is enabled (UCPDEN = 1) and no packet transmission is in progress (TXSEND and TXHRST bits are both low).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:0 **TXORDSET[19:0]**: Ordered set to transmit
The bitfield determines a full 20-bit sequence to transmit, consisting of four K-codes, each of five bits, defining the packet to transmit. The bit 0 (bit 0 of K-code1) is the first, the bit 19 (bit 4 of K-code4) the last.

### 46.8.8 UCPD Tx payload size register (UCPD_TX_PAYSZR)

Address offset: 0x020
Reset value: 0x0000 0000

Writing to this register is only effective when the peripheral is enabled (UCPDEN = 1).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:10 Reserved, must be kept at reset value.
Bits 9:0 **TXPAYSZ[9:0]**: Payload size yet to transmit

The bitfield is modified by software and by hardware. It contains the number of bytes of a payload (including header but excluding CRC) yet to transmit: each time a data byte is written into the UCPD_TXDR register, the bitfield value decrements and the TXIS bit is set, except when the bitfield value reaches zero. The enumerated values are standard payload sizes before the start of transmission.

- 0x2: 2 bytes - the size of Control message from the protocol layer
- 0x6: 6 bytes - the shortest Data message allowed from the protocol layer
- 0x1E: 30 bytes - the longest non-extended Data message allowed from the protocol layer
- 0x106: 262 bytes - the longest possible extended message
- 0x3FF: 1024 bytes - the longest possible payload (for future expansion)

### 46.8.9 UCPD Tx data register (UCPD_TXDR)

**Address offset:** 0x024  
**Reset value:** 0x0000 0000

Writing to this register is only effective when the peripheral is enabled (UCPDEN = 1).

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Value</th>
<th>Bits 31:8</th>
<th>Bits 7:0</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TXDATA[7:0]</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
</tbody>
</table>

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 **TXDATA[7:0]**: Data byte to transmit

### 46.8.10 UCPD Rx ordered set register (UCPD_RX_ORDSETR)

**Address offset:** 0x028  
**Reset value:** 0x0000 0000

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
<th>Value</th>
<th>Bits 31:7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RXSOPKINVALID[2:0]</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td></td>
<td>RXISOP[3:0]</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td></td>
<td>RXORDSET[2:0]</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:7 Reserved, must be kept at reset value.
### 46.8.11 UCPD Rx payload size register (UCPD_RX_PAYSZR)

Address offset: 0x02C

Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

Bits 31:10 Reserved, must be kept at reset value.

**Bits 9:0 RXPAYSZ[9:0]: Rx payload size received**

This bitfield contains the number of bytes of a payload (including header but excluding CRC) received: each time a new data byte is received in the UCPD_RXDR register, the bitfield value increments and the RXMSGEND flag is set (and an interrupt generated if enabled).

- 0x2: 2 bytes - the size of Control message from the protocol layer
- 0x6: 6 bytes - the shortest Data message allowed from the protocol layer
- 0x1E: 30 bytes - the longest non-extended Data message allowed from the protocol layer
- 0x106: 262 bytes - the longest possible extended message
- 0x3FF: 1024 bytes - the longest possible payload (for future expansion)

The bitfield may return a spurious value when a byte reception is ongoing (the RXMSGEND flag is low).
46.8.12 UCPD receive data register (UCPD_RXDR)

Address offset: 0x030
Reset value: 0x0000 0000

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 RXDATA[7:0]: Data byte received

46.8.13 UCPD Rx ordered set extension register 1 (UCPD_RX_ORDEREXTR1)

Address offset: 0x034
Reset value: 0x0000 0000

Writing to this register is only effective when the peripheral is disabled (UCPDEN = 0).

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:0 RXSOPX[19:0]: Ordered set 1 received

The bitfield contains a full 20-bit sequence received, consisting of four K-codes, each of five bits. The bit 0 (bit 0 of K-code1) is receive first, the bit 19 (bit 4 of K-code4) last.
46.8.14 **UCPD Rx ordered set extension register 2 (UCPD_RX_ORDEXTR2)**

Address offset: 0x038  
Reset value: 0x0000 0000  
Writing to this register is only effective when the peripheral is disabled (UCPDEN = 0).

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>UCPD_CFGR1</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RXPDEN YXEN RXORDSETEN[8:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PSC_UCPDCLK[2:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TRANSWIN[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>IFRGAP[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>WUPEN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RXDMAEN TXDMAEN</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RXORDSETEN[8:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 438. UCPD register map and reset values**

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register name</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x004</td>
<td>UCPD_CFGR2</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x008</td>
<td>Reserved</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00C</td>
<td>UCPD_CR</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:20 Reserved, must be kept at reset value.  
Bits 19:0 **RXSOPX2[19:0]: Ordered set 2 received**  
The bitfield contains a full 20-bit sequence received, consisting of four K-codes, each of five bits. The bit 0 (bit 0 of K-code1) is receive first, the bit 19 (bit 4 of K-code4) last.

46.8.15 **UCPD register map**
Table 438. UCPD register map and reset values (continued)

| Offset | Register name | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0x010  | UCPD_IMR      | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x014  | UCPD_SR       | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x018  | UCPD_ICR      | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  | RS  |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x01C  | UCPD_TX_ORDSETR |        | TXORDSET[19:0] | |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x020  | UCPD_TX_PAYSZR | TXPAYSZ[9:0] | |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x024  | UCPD_TXDR     | TXDATA[7:0] | |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x028  | UCPD_RX_ORDSETR |        | RXSOPX1[19:0] | |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x02C  | UCPD_RX_PAYSZR | RXPAYSZ[9:0] | |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x030  | UCPD_RXDR     | RXDATA[7:0] | |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 0x034  | UCPD_RX_ORDEXTR1 |    | RXSOPX1[19:0] | |
|        | Reset value   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
Refer to Section 2.2 on page 81 for the register boundary addresses.
47 Debug support (DBG)

47.1 Overview

The STM32G4 series devices are built around a Cortex®-M4 with FPU core which contains hardware extensions for advanced debugging features. The debug extensions allow the core to be stopped either on a given instruction fetch (breakpoint) or data access (watchpoint). When stopped, the core’s internal state and the system's external state may be examined. Once examination is complete, the core and the system may be restored and program execution resumed.

The debug features are used by the debugger host when connecting to and debugging the STM32G4 series MCUs.

Two interfaces for debug are available:
- Serial wire
- JTAG debug port

![Figure 685. Block diagram of STM32 MCU and Cortex®-M4 with FPU-level debug support](image)

**Note:** The debug features embedded in the Cortex®-M4 with FPU core are a subset of the Arm® CoreSight Design Kit.
The Arm® Cortex®-M4 with FPU core provides integrated on-chip debug support. It is comprised of:
- SWJ-DP: Serial wire / JTAG debug port
- AHP-AP: AHB access port
- ITM: Instrumentation trace macrocell
- FPB: Flash patch breakpoint
- DWT: Data watchdog trigger
- TPU: Trace port unit interface (available on larger packages, where the corresponding pins are mapped)
- ETM: Embedded Trace Macrocell (available only on STM32G4 series devices larger packages, where the corresponding pins are mapped)

It also includes debug features dedicated to the STM32G4 series:
- Flexible debug pinout assignment
- MCU debug box (support for low-power modes, control over peripheral clocks, etc.)

**Note:** For further information on debug functionality supported by the Arm® Cortex®-M4 with FPU core, refer to the Cortex®-M4 with FPU r0p1 Technical Reference Manual and to the CoreSight Design Kit r0p1 TRM (see Section 47.2: Reference Arm® documentation).

### 47.2 Reference Arm® documentation
- Arm® Debug Interface V5
- Arm® CoreSight Design Kit revision r0p1 Technical Reference Manual

### 47.3 SWJ debug port (serial wire and JTAG)

The STM32G4 series core integrates the Serial Wire / JTAG Debug Port (SWJ-DP). It is an Arm® standard CoreSight debug port that combines a JTAG-DP (5-pin) interface and a SW-DP (2-pin) interface.
- The JTAG Debug Port (JTAG-DP) provides a 5-pin standard JTAG interface to the AHP-AP port.
- The Serial Wire Debug Port (SW-DP) provides a 2-pin (clock + data) interface to the AHP-AP port.

In the SWJ-DP, the two JTAG pins of the SW-DP are multiplexed with some of the five JTAG pins of the JTAG-DP.
47.3.1 **Mechanism to select the JTAG-DP or the SW-DP**

By default, the JTAG-Debug Port is active.

If the debugger host wants to switch to the SW-DP, it must provide a dedicated JTAG sequence on TMS/TCK (respectively mapped to SWDIO and SWCLK) which disables the JTAG-DP and enables the SW-DP. This way it is possible to activate the SWDP using only the SWCLK and SWDIO pins.

This sequence is:

1. Send more than 50 TCK cycles with TMS (SWDIO) = 1
2. Send the 16-bit sequence on TMS (SWDIO) = 0111100111100111 (MSB transmitted first)
3. Send more than 50 TCK cycles with TMS (SWDIO) = 1

47.4 **Pinout and debug port pins**

The STM32G4 series MCUs are available in various packages with different numbers of available pins. As a result, some functionalities (ETM) related to pin availability may differ between packages.
47.4.1 SWJ debug port pins

Five pins are used as outputs from the STM32G4 series for the SWJ-DP as alternate functions of general-purpose I/Os. These pins are available on all packages.

<table>
<thead>
<tr>
<th>Table 439. SWJ debug port pins</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SWJ-DP pin name</strong></td>
</tr>
<tr>
<td>----------------------</td>
</tr>
<tr>
<td>JTMS/SWDIO</td>
</tr>
<tr>
<td>JTCK/SWCLK</td>
</tr>
<tr>
<td>JTDI</td>
</tr>
<tr>
<td>JTDI/TRACE SWO</td>
</tr>
<tr>
<td>NJTRST</td>
</tr>
</tbody>
</table>

47.4.2 Flexible SWJ-DP pin assignment

After RESET (SYSRESETn or PORESETn), all five pins used for the SWJ-DP are assigned as dedicated pins immediately usable by the debugger host (note that the trace outputs are not assigned except if explicitly programmed by the debugger host).

However, the STM32G4 series MCUs offer the possibility of disabling some or all of the SWJ-DP ports, and therefore the possibility of releasing (in gray in the table below) the associated pins for general-purpose I/O (GPIO) usage, except for NJTRST that can be left disconnected but cannot be used as general purpose GPIO without losing debugger connection. For more details on how to disable SWJ-DP port pins, please refer to Section 9.3.2: I/O pin alternate function multiplexer and mapping.

<table>
<thead>
<tr>
<th>Table 440. Flexible SWJ-DP pin assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Available debug ports</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Full SWJ (JTAG-DP + SW-DP) - Reset State</td>
</tr>
<tr>
<td>Full SWJ (JTAG-DP + SW-DP) but without NJTRST</td>
</tr>
<tr>
<td>JTAG-DP disabled and SW-DP enabled</td>
</tr>
<tr>
<td>JTAG-DP disabled and SW-DP disabled</td>
</tr>
</tbody>
</table>
47.4.3 Internal pull-up and pull-down on JTAG pins

It is necessary to ensure that the JTAG input pins are not floating since they are directly connected to flip-flops to control the debug mode features. Special care must be taken with the SWCLK/TCK pin which is directly connected to the clock of some of these flip-flops.

To avoid any uncontrolled IO levels, the device embeds internal pull-ups and pull-downs on the JTAG input pins:

- NJTRST: internal pull-up
- JTDI: internal pull-up
- JTMS/SWDIO: internal pull-up
- TCK/SWCLK: internal pull-down

Once a JTAG IO is released by the user software, the GPIO controller takes control again. The reset states of the GPIO control registers put the I/Os in the equivalent state:

- NJTRST: input pull-up
- JTDI: input pull-up
- JTMS/SWDIO: input pull-up
- JTCK/SWCLK: input pull-down
- JTDO: input floating

The software can then use these I/Os as standard GPIOs.

Note: The JTAG IEEE standard recommends to add pull-ups on TDI, TMS and nTRST but there is no special recommendation for TCK. However, for JTCK, the device needs an integrated pull-down.

Having embedded pull-ups and pull-downs removes the need to add external resistors.

The NJTRST (PB4) pin has also UCPD_CC2 functionality which implements internal UCPD pull-down resistor (5.1 KΩ) which is controlled by voltage on UCPD_DBCC2 pin (PA10). In order to use the JTAG, the pull down effect on the CC lines must be removed by using the UCPD1_DBDIS bit (USB Type-C and power delivery dead battery disable) in the PWR_CR3 register (see Section 46.4.6: UCPD Type-C pull-ups (Rp) and pull-downs (Rd)).
47.4.4 Using serial wire and releasing the unused debug pins as GPIOs

To use the serial wire DP to release some GPIOs, the user software must change the GPIO (PA15, PB3 and PB4) configuration mode in the GPIO_MODER register. This releases PA15, PB3 and PB4 which now become available as GPIOs.

When debugging, the host performs the following actions:

- Under system reset, all SWJ pins are assigned (JTAG-DP + SW-DP).
- Under system reset, the debugger host sends the JTAG sequence to switch from the JTAG-DP to the SW-DP.
- Still under system reset, the debugger sets a breakpoint on vector reset.
- The system reset is released and the Core halts.
- All the debug communications from this point are done using the SW-DP. The other JTAG pins can then be reassigned as GPIOs by the user software.

Note: For user software designs, note that:

To release the debug pins, remember that they are first configured either in input-pull-up (nTRST, TMS, TDI) or pull-down (TCK) or output tristate (TDO) for a certain duration after reset until the instant when the user software releases the pins.

When debug pins (JTAG or SW or TRACE) are mapped, changing the corresponding IO pin configuration in the IOPORT controller has no effect.

47.5 STM32G4 series JTAG TAP connection

The STM32G4 series MCUs integrate two serially connected JTAG TAPs, the boundary scan TAP (IR is 5-bit wide) and the Cortex®-M4 with FPU TAP (IR is 4-bit wide).

To access the TAP of the Cortex®-M4 with FPU for debug purposes:

1. First, it is necessary to shift the BYPASS instruction of the boundary scan TAP.
2. Then, for each IR shift, the scan chain contains 9 bits (=5+4) and the unused TAP instruction must be shifted by using the BYPASS instruction.
3. For each data shift, the unused TAP, which is in BYPASS mode, adds 1 extra data bit in the data scan chain.

Note: Important: Once Serial-Wire is selected using the dedicated Arm® JTAG sequence, the boundary scan TAP is automatically disabled (JTMS forced high).
47.6 ID codes and locking mechanism

There are several ID codes inside the STM32G4 series MCUs. ST strongly recommends tools designers to lock their debuggers using the MCU DEVICE ID code located in the external PPB memory map at address 0xE0042000.
### 47.6.1 MCU device ID code

The STM32G4 series MCUs integrate an MCU ID code. This ID identifies the ST MCU part-number and the die revision. It is part of the DBG_MCU component and is mapped on the external PPB bus (see Section 47.16 on page 2106). This code is accessible using the JTAG debug port (4 to 5 pins) or the SW debug port (two pins) or by the user software. It is even accessible while the MCU is under system reset.

Only the DEV_ID(11:0) should be used for identification by the debugger/programmer tools.

**DBGMCU_IDCODE**

Address: 0xE004 2000

Only 32-bits access supported. Read-only

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
</tbody>
</table>

#### REV_ID[15:0]

This field indicates the revision of the device.

- 0x1000: Revision A
- 0x1001: Revision Z (Category 4 devices only)
- 0x2000: Revision B
- 0x2001: Revision Z
- 0x2002: Revision Y
- 0x2003: Revision X

Bits 15:12 Reserved, must be kept at reset value.

#### DEV_ID[11:0]

The device ID is:

- 0x468: Category 2 devices (See Table 1: STM32G4 series memory density)
- 0x469: Category 3 devices (See Table 1: STM32G4 series memory density)
- 0x479: Category 4 devices (See Table 1: STM32G4 series memory density)

### 47.6.2 Boundary scan TAP

#### JTAG ID code

The TAP of the STM32G4 series BSC (boundary scan) integrates a JTAG ID code equal to 16469041 (category 3 devices), 16468041 (category 2 devices), 16479041 (category 4 devices).

### 47.6.3 Cortex®-M4 with FPU TAP

#### JTAG ID code

The TAP of the Arm® Cortex®-M4 with FPU integrates a JTAG ID code. This ID code is the Arm® default one and has not been modified. This code is only accessible by the JTAG Debug Port.
This code is \texttt{0x4BA00477} (corresponds to Cortex®-M4 with FPU r0p1, see \textit{Section 47.2: Reference Arm® documentation}).

\subsection*{47.6.4 Cortex®-M4 with FPU JEDEC-106 ID code}

The Arm® Cortex®-M4 with FPU integrates a JEDEC-106 ID code. It is located in the 4KB ROM table mapped on the internal PPB bus at address 0xE00FF000_0xE00FFFFF.

This code is accessible by the JTAG Debug Port (4 to 5 pins) or by the SW Debug Port (two pins) or by the user software.

\subsection*{47.7 JTAG debug port}

A standard JTAG state machine is implemented with a 4-bit instruction register (IR) and five data registers (for full details, refer to the Cortex®-M4 with FPU with FPU r0p1 Technical Reference Manual (TRM), for references, please see \textit{Section 47.2: Reference Arm® documentation}).

<table>
<thead>
<tr>
<th>IR(3:0)</th>
<th>Data register</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>BYPASS</td>
<td>[1 bit]</td>
</tr>
<tr>
<td>1110</td>
<td>IDCODE</td>
<td>[32 bits]</td>
</tr>
</tbody>
</table>

- \texttt{ID CODE}\ (Arm® Cortex®-M4 with FPU r0p1-01rel0 ID Code)

<table>
<thead>
<tr>
<th>IR(3:0)</th>
<th>Data register</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>1010</td>
<td>DPACC</td>
<td>[35 bits]</td>
</tr>
</tbody>
</table>

- Debug port access register
  - This initiates a debug port and allows access to a debug port register.
  - When transferring data IN:
    - Bits 34:3 = DATA[31:0] = 32-bit data to transfer for a write request
    - Bit 0 = RnW = Read request (1) or write request (0).
  - When transferring data OUT:
    - Bits 34:3 = DATA[31:0] = 32-bit data which is read following a read request
    - Bits 2:0 = ACK[2:0] = 3-bit Acknowledge:
      - 010 = OK/FAULT
      - 001 = WAIT
      - OTHER = reserved
  - Refer to \textit{Table 442} for a description of the A(3:2) bits
### Access port access register

Initiates an access port and allows access to an access port register.

- **When transferring data IN:**
  - Bits 34:3 = DATA[31:0] = 32-bit data to shift in for a write request
  - Bits 2:1 = A[3:2] = 2-bit address (sub-address AP registers).
  - Bit 0 = RnW= Read request (1) or write request (0).

- **When transferring data OUT:**
  - Bits 34:3 = DATA[31:0] = 32-bit data which is read following a read request
  - Bits 2:0 = ACK[2:0] = 3-bit Acknowledge:
    - 010 = OK/FAULT
    - 001 = WAIT
    - OTHER = reserved

There are many AP Registers (see AHB-AP) addressed as the combination of:

- The shifted value A[3:2]
- The current value of the DP SELECT register

### Abort register

- Bits 31:1 = Reserved
- Bit 0 = DAPABORT: write 1 to generate a DAP abort.

### Table 441. JTAG debug port data registers (continued)

<table>
<thead>
<tr>
<th>IR(3:0)</th>
<th>Data register</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>1011</td>
<td>APACC</td>
<td>[35 bits] Access port access register&lt;br&gt;Initiates an access port and allows access to an access port register.&lt;br&gt;– When transferring data IN:&lt;br&gt;  - Bits 34:3 = DATA[31:0] = 32-bit data to shift in for a write request&lt;br&gt;  - Bits 2:1 = A[3:2] = 2-bit address (sub-address AP registers).&lt;br&gt;  - Bit 0 = RnW= Read request (1) or write request (0).&lt;br&gt;– When transferring data OUT:&lt;br&gt;  - Bits 34:3 = DATA[31:0] = 32-bit data which is read following a read request&lt;br&gt;  - Bits 2:0 = ACK[2:0] = 3-bit Acknowledge:&lt;br&gt;    - 010 = OK/FAULT&lt;br&gt;    - 001 = WAIT&lt;br&gt;    - OTHER = reserved&lt;br&gt;There are many AP Registers (see AHB-AP) addressed as the combination of:&lt;br&gt;  - The shifted value A[3:2]&lt;br&gt;  - The current value of the DP SELECT register</td>
</tr>
</tbody>
</table>

| 1000    | ABORT         | [35 bits] Abort register<br>– Bits 31:1 = Reserved<br>– Bit 0 = DAPABORT: write 1 to generate a DAP abort. |

### Table 442. 32-bit debug port registers addressed through the shifted value A[3:2]

<table>
<thead>
<tr>
<th>Address</th>
<th>A(3:2) value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>00</td>
<td>Reserved, must be kept at reset value.</td>
</tr>
<tr>
<td>0x4</td>
<td>01</td>
<td>DP CTRL/STAT register. Used to:&lt;br&gt;  - Request a system or debug power-up&lt;br&gt;  - Configure the transfer operation for AP accesses&lt;br&gt;  - Control the pushed compare and pushed verify operations&lt;br&gt;  - Read some status flags (overrun, power-up acknowledges)</td>
</tr>
<tr>
<td>0x8</td>
<td>10</td>
<td>DP SELECT register. Used to select the current access port and the active 4-words register window.&lt;br&gt;  - Bits 31:24: APSEL: select the current AP&lt;br&gt;  - Bits 23:8: reserved&lt;br&gt;  - Bits 7:4: APBANKSEL: select the active 4-words register window on the current AP&lt;br&gt;  - Bits 3:0: reserved</td>
</tr>
<tr>
<td>0xC</td>
<td>11</td>
<td>DP RDBUFF register: Used to allow the debugger to get the final result after a sequence of operations (without requesting new JTAG-DP operation)</td>
</tr>
</tbody>
</table>
47.8 SW debug port

47.8.1 SW protocol introduction

This synchronous serial protocol uses two pins:
- SWCLK: clock from host to target
- SWDIO: bidirectional

The protocol allows two banks of registers (DPACC registers and APACC registers) to be read and written to.

Bits are transferred LSB-first on the wire.

For SWDIO bidirectional management, the line must be pulled-up on the board (100 kΩ recommended by Arm®).

Each time the direction of SWDIO changes in the protocol, a turnaround time is inserted where the line is not driven by the host nor the target. By default, this turnaround time is one bit time, however this can be adjusted by configuring the SWCLK frequency.

47.8.2 SW protocol sequence

Each sequence consist of three phases:
1. Packet request (8 bits) transmitted by the host
2. Acknowledge response (3 bits) transmitted by the target
3. Data transfer phase (33 bits) transmitted by the host or the target

Refer to the Cortex®-M4 with FPU r0p1 TRM for a detailed description of DPACC and APACC registers.

The packet request is always followed by the turnaround time (default 1 bit) where neither the host nor target drive the line.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Start</td>
<td>Must be “1”</td>
</tr>
<tr>
<td>1</td>
<td>APnDP</td>
<td>0: DP Access</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: AP Access</td>
</tr>
<tr>
<td>2</td>
<td>RnW</td>
<td>0: Write Request</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Read Request</td>
</tr>
<tr>
<td>4:3</td>
<td>A(3:2)</td>
<td>Address field of the DP or AP registers (refer to Table 442)</td>
</tr>
<tr>
<td>5</td>
<td>Parity</td>
<td>Single bit parity of preceding bits</td>
</tr>
<tr>
<td>6</td>
<td>Stop</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>Park</td>
<td>Not driven by the host. Must be read as “1” by the target because of the pull-up</td>
</tr>
</tbody>
</table>
The ACK Response must be followed by a turnaround time only if it is a READ transaction or if a WAIT or FAULT acknowledge has been received.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0..2| ACK     | 001: FAULT  
|     |         | 010: WAIT  
|     |         | 100: OK       |

The DATA transfer must be followed by a turnaround time only if it is a READ transaction.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0..31</td>
<td>WDATA or RDATA</td>
<td>Write or Read data</td>
</tr>
<tr>
<td>32</td>
<td>Parity</td>
<td>Single parity of the 32 data bits</td>
</tr>
</tbody>
</table>

47.8.3 SW-DP state machine (reset, idle states, ID code)

The State Machine of the SW-DP has an internal ID code which identifies the SW-DP. It follows the JEP-106 standard. This ID code is the default Arm® one and is set to 0x2BA01477 (corresponding to Cortex®-M4 with FPU r0p1).

Note: Note that the SW-DP state machine is in active until the target reads this ID code.

- The SW-DP state machine is in RESET STATE either after power-on reset, or after the DP has switched from JTAG to SWD or after the line is high for more than 50 cycles.
- The SW-DP state machine is in IDLE STATE if the line is low for at least two cycles after RESET state.
- After RESET state, it is mandatory to first enter into an IDLE state AND to perform a READ access of the DP-SW ID CODE register. Otherwise, the target issues a FAULT acknowledge response on another transactions.

Further details of the SW-DP state machine can be found in the Cortex®-M4 with FPU r0p1 TRM and the CoreSight Design Kit r0p1 TRM.

47.8.4 DP and AP read/write accesses

- Read accesses to the DP are not posted: the target response can be immediate (if ACK=OK) or can be delayed (if ACK=WAIT).
- Read accesses to the AP are posted. This means that the result of the access is returned on the next transfer. If the next access to be done is NOT an AP access, then the DP-RDBUFF register must be read to obtain the result. The READOK flag of the DP-CTRL/STAT register is updated on every AP read access or RDBUFF read request to know if the AP read access was successful.
- The SW-DP implements a write buffer (for both DP or AP writes), that enables it to accept a write operation even when other transactions are still outstanding. If the write buffer is full, the target acknowledge response is “WAIT”. With the exception of
IDCODE read or CTRL/STAT read or ABORT write which are accepted even if the write buffer is full.

- Because of the asynchronous clock domains SWCLK and HCLK, two extra SWCLK cycles are needed after a write transaction (after the parity bit) to make the write effective internally. These cycles should be applied while driving the line low (IDLE state).
  This is particularly important when writing the CTRL/STAT for a power-up request. If the next transaction (requiring a power-up) occurs immediately, it fails.

### 47.8.5 SW-DP registers

Access to these registers are initiated when APnDP=0

<table>
<thead>
<tr>
<th>A(3:2)</th>
<th>R/W</th>
<th>CTRLSEL bit of SELECT register</th>
<th>Register</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Read</td>
<td>-</td>
<td>IDCODE</td>
<td>The manufacturer code is not set to ST code 0x2BA01477 (identifies the SW-DP)</td>
</tr>
<tr>
<td>00</td>
<td>Write</td>
<td>-</td>
<td>ABORT</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>Read/Write</td>
<td>0</td>
<td>DP-, CTRL/STAT</td>
<td>Purpose is to:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- request a system or debug power-up</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- configure the transfer operation for AP accesses</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- control the pushed compare and pushed verify operations.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- read some status flags (overflow, power-up acknowledges)</td>
</tr>
<tr>
<td>01</td>
<td>Read/Write</td>
<td>1</td>
<td>WIRE CONTROL</td>
<td>Purpose is to configure the physical serial port protocol (like the duration of the turnaround time)</td>
</tr>
<tr>
<td>10</td>
<td>Read</td>
<td>-</td>
<td>READ RESEND</td>
<td>Enables recovery of the read data from a corrupted debugger transfer, without repeating the original AP transfer.</td>
</tr>
<tr>
<td>10</td>
<td>Write</td>
<td>-</td>
<td>SELECT</td>
<td>The purpose is to select the current access port and the active 4-words register window</td>
</tr>
<tr>
<td>11</td>
<td>Read/Write</td>
<td>-</td>
<td>READ BUFFER</td>
<td>This read buffer is useful because AP accesses are posted (the result of a read AP request is available on the next AP transaction). This read buffer captures data from the AP, presented as the result of a previous read, without initiating a new transaction</td>
</tr>
</tbody>
</table>
47.8.6 **SW-AP registers**

Access to these registers are initiated when APnDP=1.

There are many AP Registers (see AHB-AP) addressed as the combination of:

- The shifted value A[3:2]
- The current value of the DP SELECT register

47.9 **AHB-AP (AHB access port) - valid for both JTAG-DP and SW-DP**

**Features:**

- System access is independent of the processor status.
- Either SW-DP or JTAG-DP accesses AHB-AP.
- The AHB-AP is an AHB master into the Bus Matrix. Consequently, it can access all the data buses (Dcode Bus, System Bus, internal and external PPB bus) but the ICode bus.
- Bitband transactions are supported.
- AHB-AP transactions bypass the FPB.

The address of the 32-bits AHP-AP resisters are 6-bits wide (up to 64 words or 256 bytes) and consists of:

- Bits [3:2] = the 2 address bits of A(3:2) of the 35-bit packet request for SW-DP.

The AHB-AP of the Cortex®-M4 with FPU includes 9 x 32-bits registers:

<table>
<thead>
<tr>
<th>Address offset</th>
<th>Register name</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>AHB-AP Control and Status Word</td>
<td>Configures and controls transfers through the AHB interface (size, hprot, status on current transfer, address increment type</td>
</tr>
<tr>
<td>0x04</td>
<td>AHB-AP Transfer Address</td>
<td>-</td>
</tr>
<tr>
<td>0x0C</td>
<td>AHB-AP Data Read/Write</td>
<td>-</td>
</tr>
<tr>
<td>0x10</td>
<td>AHB-AP Banked Data 0</td>
<td></td>
</tr>
<tr>
<td>0x14</td>
<td>AHB-AP Banked Data 1</td>
<td>Directly maps the 4 aligned data words without rewriting the Transfer Address Register.</td>
</tr>
<tr>
<td>0x18</td>
<td>AHB-AP Banked Data 2</td>
<td></td>
</tr>
<tr>
<td>0x1C</td>
<td>AHB-AP Banked Data 3</td>
<td></td>
</tr>
<tr>
<td>0xF8</td>
<td>AHB-AP Debug ROM Address</td>
<td>Base Address of the debug interface</td>
</tr>
<tr>
<td>0xFC</td>
<td>AHB-AP ID Register</td>
<td>-</td>
</tr>
</tbody>
</table>

Refer to the *Cortex®-M4 with FPU r0p1 TRM* for further details.
47.10 Core debug

Core debug is accessed through the core debug registers. Debug access to these registers is by means of the Advanced High-performance Bus (AHB-AP) port. The processor can access these registers directly over the internal Private Peripheral Bus (PPB).

It consists of 4 registers:

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DHCSR</td>
<td>The 32-bit Debug Halting Control and Status Register:</td>
</tr>
<tr>
<td></td>
<td>This provides status information about the state of the processor enable core debug halt and step the processor.</td>
</tr>
<tr>
<td>DCRSR</td>
<td>The 17-bit Debug Core Register Selector Register:</td>
</tr>
<tr>
<td></td>
<td>This selects the processor register to transfer data to or from.</td>
</tr>
<tr>
<td>DCRDR</td>
<td>The 32-bit Debug Core Register Data Register:</td>
</tr>
<tr>
<td></td>
<td>This holds data for reading and writing registers to and from the processor selected by the DCRSR (Selector) register.</td>
</tr>
<tr>
<td>DEMCR</td>
<td>The 32-bit Debug Exception and Monitor Control Register:</td>
</tr>
<tr>
<td></td>
<td>This provides Vector Catching and Debug Monitor Control. This register contains a bit named TRCENA which enable the use of a TRACE.</td>
</tr>
</tbody>
</table>

Note: Important: these registers are not reset by a system reset. They are only reset by a power-on reset.

Refer to the Cortex®-M4 with FPU r0p1 TRM for further details.

To Halt on reset, it is necessary to:
- enable the bit0 (VC_CORRESET) of the Debug and Exception Monitor Control Register
- enable the bit0 (C_DEBUGEN) of the Debug Halting Control and Status Register.

47.11 Capability of the debugger host to connect under system reset

The STM32G4 series MCUs' reset system comprises the following reset sources:
- POR (power-on reset) which asserts a RESET at each power-up
- Internal watchdog reset
- Software reset
- External reset.

The Cortex®-M4 with FPU differentiates the reset of the debug part (generally PORRESEItn) and the other one (SYSRESEItn).

This way, it is possible for the debugger to connect under System Reset, programming the Core Debug Registers to halt the core when fetching the reset vector. Then the host can release the system reset and the core immediately halts without having executed any instructions. In addition, it is possible to program any debug features under System Reset.
Note:  It is highly recommended for the debugger host to connect (set a breakpoint in the reset vector) under system reset.

47.12 FPB (Flash patch breakpoint)

The FPB unit:
• implements hardware breakpoints
• patches code and data from code space to system space. This feature gives the possibility to correct software bugs located in the Code Memory Space.

The use of a Software Patch or a Hardware Breakpoint is exclusive.

The FPB consists of:
• 2 literal comparators for matching against literal loads from Code Space and remapping to a corresponding area in the System Space
• 6 instruction comparators for matching against instruction fetches from Code Space. They can be used either to remap to a corresponding area in the System Space or to generate a Breakpoint Instruction to the core.

47.13 DWT (data watchpoint trigger)

The DWT unit consists of four comparators. They are configurable as:
• a hardware watchpoint or
• a trigger to an ETM or
• a PC sampler or
• a data address sampler

The DWT also provides some means to give some profiling informations. For this, some counters are accessible to give the number of:
• Clock cycle
• Folded instructions
• Load store unit (LSU) operations
• Sleep cycles
• CPI (clock per instructions)
• Interrupt overhead
47.14 ITM (instrumentation trace macrocell)

47.14.1 General description

The ITM is an application-driven trace source that supports printf style debugging to trace Operating System (OS) and application events, and emits diagnostic system information. The ITM emits trace information as packets which can be generated as:

- **Software trace.** Software can write directly to the ITM stimulus registers to emit packets.
- ** Hardware trace.** The DWT generates these packets, and the ITM emits them.
- **Time stamping.** Timestamps are emitted relative to packets. The ITM contains a 21-bit counter to generate the timestamp. The Cortex®-M4 with FPU clock or the bit clock rate of the Serial Wire Viewer (SWV) output clocks the counter.

The packets emitted by the ITM are output to the TPIU (Trace Port Interface Unit). The formatter of the TPIU adds some extra packets (refer to TPIU) and then output the complete packets sequence to the debugger host.

The bit TRCEN of the Debug Exception and Monitor Control Register must be enabled before you program or use the ITM.

47.14.2 Time stamp packets, synchronization and overflow packets

Time stamp packets encode time stamp information, generic control and synchronization. It uses a 21-bit timestamp counter (with possible prescalers) which is reset at each time stamp packet emission. This counter can be either clocked by the CPU clock or the SWV clock.

A synchronization packet consists of 6 bytes equal to 0x80_00_00_00_00_00 which is emitted to the TPIU as 00 00 00 00 00 80 (LSB emitted first).

A synchronization packet is a timestamp packet control. It is emitted at each DWT trigger.

For this, the DWT must be configured to trigger the ITM: the bit CYCCNTENA (bit0) of the DWT Control Register must be set. In addition, the bit2 (SYNCENA) of the ITM Trace Control Register must be set.

*Note:* If the SYNENA bit is not set, the DWT generates Synchronization triggers to the TPIU which sends only TPIU synchronization packets and not ITM synchronization packets.

An overflow packet consists is a special timestamp packets which indicates that data has been written but the FIFO was full.
Example of configuration

To output a simple value to the TPIU:

- Configure the TPIU and assign TRACE I/Os by configuring the DBGMCU_CR (refer to Section 47.17.2: TRACE pin assignment and Section 47.16.3: Debug MCU configuration register (DBGMCU_CR))
- Write 0xC5ACCE55 to the ITM Lock Access Register to unlock the write access to the ITM registers
- Write 0x00010005 to the ITM Trace Control Register to enable the ITM with Synchronous enabled and an ATB ID different from 0x00
- Write 0x1 to the ITM Trace Enable Register to enable the Stimulus Port 0
- Write 0x1 to the ITM Trace Privilege Register to unmask Stimulus Ports 7:0
- Write the value to output in the Stimulus Port Register 0: this can be done by software (using a printf function)
47.15 ETM (Embedded Trace Macrocell™)

47.15.1 General description

The ETM enables the reconstruction of program execution. Data are traced using the Data Watchpoint and Trace (DWT) component or the Instruction Trace Macrocell (ITM) whereas instructions are traced using the Embedded Trace Macrocell (ETM).

The ETM transmits information as packets and is triggered by embedded resources. These resources must be programmed independently and the trigger source is selected using the Trigger Event Register (0xE0041008). An event could be a simple event (address match from an address comparator) or a logic equation between 2 events. The trigger source is one of the four comparators of the DWT module, The following events can be monitored:

- Clock cycle matching
- Data address matching

For more informations on the trigger resources refer to Section 47.13: DWT (data watchpoint trigger).

The packets transmitted by the ETM are output to the TPIU (Trace Port Interface Unit). The formatter of the TPIU adds some extra packets (refer to Section 47.17: TPIU (trace port interface unit)) and then outputs the complete packet sequence to the debugger host.

47.15.2 Signal protocol, packet types

This part is described in the section 7 ETMv3 Signal Protocol of the Arm® IHI 0014N document.

47.15.3 Main ETM registers

For more information on registers refer to the chapter 3 of the Arm® IHI 0014N specification.

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE0041FB0</td>
<td>ETM Lock Access</td>
<td>Write 0xC5ACCE55 to unlock the write access to the other ETM registers.</td>
</tr>
<tr>
<td>0xE0041000</td>
<td>ETM Control</td>
<td>This register controls the general operation of the ETM, for instance how tracing is enabled.</td>
</tr>
<tr>
<td>0xE0041010</td>
<td>ETM Status</td>
<td>This register provides information about the current status of the trace and trigger logic.</td>
</tr>
<tr>
<td>0xE0041008</td>
<td>ETM Trigger Event</td>
<td>This register defines the event that controls trigger.</td>
</tr>
<tr>
<td>0xE004101C</td>
<td>ETM Trace Enable Control</td>
<td>This register defines which comparator is selected.</td>
</tr>
<tr>
<td>0xE0041020</td>
<td>ETM Trace Enable Event</td>
<td>This register defines the trace enabling event.</td>
</tr>
<tr>
<td>0xE0041024</td>
<td>ETM Trace Start/Stop</td>
<td>This register defines the traces used by the trigger source to start and stop the trace, respectively.</td>
</tr>
</tbody>
</table>
47.15.4 Configuration example

To output a simple value to the TPIU:

- Configure the TPIU and enable the I/O_TRACEN to assign TRACE I/Os in the STM32G4 series debug configuration register
- Write 0xC5ACCE55 to the ETM Lock Access Register to unlock the write access to the ITM registers
- Write 0x00001D1E to the control register (configure the trace)
- Write 0000406F to the Trigger Event register (define the trigger event)
- Write 0000006F to the Trace Enable Event register (define an event to start/stop)
- Write 0000191E to the ETM Control Register (end of configuration)

47.16 MCU debug component (DBGMCU)

The MCU debug component helps the debugger provide support for:

- Low-power modes
- Clock control for timers, watchdog, \( \text{I}^2\text{C} \) and bxCAN during a breakpoint
- Control of the trace pins assignment

47.16.1 Debug support for low-power modes

To enter low-power mode, the instruction WFI or WFE must be executed.

The MCU implements several low-power modes which can either deactivate the CPU clock or reduce the power of the CPU.

The core does not allow FCLK or HCLK to be turned off during a debug session. As these are required for the debugger connection, during a debug, they must remain active. The MCU integrates special means to allow the user to debug software in low-power modes.

For this, the debugger host must first set some debug configuration registers to change the low-power mode behavior:

- In Sleep mode, DBG_SLEEP bit of DBGMCU_CR register must be previously set by the debugger. This feeds HCLK with the same clock that is provided to FCLK (system clock previously configured by the software).
- In Stop mode, the bit DBG_STOP must be previously set by the debugger. This enables the internal RC oscillator clock to feed FCLK and HCLK in Stop mode.
- In Standby mode, the bit DBG_STANDBY must be previously set by the debugger. This keeps the regulators on, and enable the internal RC oscillator clock to feed FCLK and HCLK in Standby mode. A system reset is generated internally so that exiting from Standby is identical than fetching from reset.

The DBGMCU_CR register can be written by the debugger under system reset. If the debugger host does not support these features, it is still possible to write this register by software.
47.16.2 Debug support for timers, RTC, watchdog and I²C

During a breakpoint, it is necessary to choose how the counter of timers, RTC and watchdog should behave:

- They can continue to count inside a breakpoint. This is usually required when a PWM is controlling a motor, for example.
- They can stop to count inside a breakpoint. This is required for watchdog purposes.

For the I²C, the user can choose to block the SMBUS timeout during a breakpoint.

The DBGMCU freeze registers can be written by the debugger under system reset. If the debugger host does not support these features, it is still possible to write these registers by software.

47.16.3 Debug MCU configuration register (DBGMCU_CR)

Address: 0xE004 2004
Power-on reset: 0x0000 0000
System reset: not affected
Access: Only 32-bit access supported

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:5  TRACE_MODE[1:0] and TRACE_IOEN: Trace pin assignment control

- With TRACE_IOEN=0:
  - TRACE_MODE=xx: TRACE pins not assigned (default state)
- With TRACE_IOEN=1:
  - TRACE_MODE=00: TRACE pin assignment for Asynchronous Mode
  - TRACE_MODE=01: TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 1
  - TRACE_MODE=10: TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 2
  - TRACE_MODE=11: TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 4

Bits 4:3  Reserved, must be kept at reset value.
Bit 2 **DBG_STANDBY**: Debug Standby mode
0: (FCLK=Off, HCLK=Off) The whole digital part is unpowered.
From software point of view, exiting from Standby is identical than fetching reset vector
(except a few status bit indicated that the MCU is resuming from Standby)
1: (FCLK=On, HCLK=On) In this case, the digital part is not unpowered and FCLK and
HCLK are provided by the internal RC oscillator which remains active. In addition, the MCU
generate a system reset during Standby mode so that exiting from Standby is identical than
fetching from reset.

Bit 1 **DBG_STOP**: Debug Stop mode
0: (FCLK=Off, HCLK=Off) In STOP mode, the clock controller disables all clocks (including
HCLK and FCLK). When exiting from STOP mode, the clock configuration is identical to the
one after RESET (CPU clocked by the 8 MHz internal RC oscillator (HSI16)). Consequently,
the software must reprogram the clock controller to enable the PLL, the Xtal, etc.
1: (FCLK=On, HCLK=On) In this case, when entering STOP mode, FCLK and HCLK are
provided by the internal RC oscillator which remains active in STOP mode. When exiting
STOP mode, the software must reprogram the clock controller to enable the PLL, the Xtal,
etc. (in the same way it would do in case of DBG_STOP=0)

Bit 0 **DBG_SLEEP**: Debug Sleep mode
0: (FCLK=On, HCLK=Off) In Sleep mode, FCLK is clocked by the system clock as
previously configured by the software while HCLK is disabled.
In Sleep mode, the clock controller configuration is not reset and remains in the previously
programmed state. Consequently, when exiting from Sleep mode, the software does not
need to reconfigure the clock controller.
1: (FCLK=On, HCLK=On) In this case, when entering Sleep mode, HCLK is fed by the same
clock that is provided to FCLK (system clock as previously configured by the software).

### 47.16.4 Debug MCU APB1 freeze register1 (DBGMCU_APB1FZR1)

Address: 0xE004 2008
Power on reset (POR): 0x0000 0000
System reset: not affected
Access: Only 32-bit access are supported.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

2108/2138 RM0440 Rev 8
Bit 31  **DBG_LPTIM1_STOP**: LPTIM1 counter stopped when core is halted
- 0: The counter clock of LPTIM1 is fed even if the core is halted
- 1: The counter clock of LPTIM1 is stopped when the core is halted

Bit 30  **DBG_I2C3_STOP**: I2C3 SMBUS timeout counter stopped when core is halted
- 0: The same behavior as in normal mode
- 1: The I2C3 SMBus timeout is frozen

Bits 29:23  Reserved, must be kept at reset value.

Bit 22  **DBG_I2C2_STOP**: I2C2 SMBUS timeout counter stopped when core is halted
- 0: Same behavior as in normal mode
- 1: The I2C2 SMBus timeout is frozen

Bit 21  **DBG_I2C1_STOP**: I2C1 SMBUS timeout counter stopped when core is halted
- 0: Same behavior as in normal mode
- 1: The I2C1 SMBus timeout is frozen

Bits 20:13  Reserved, must be kept at reset value.

Bit 12  **DBG_IWDG_STOP**: Independent watchdog counter stopped when core is halted
- 0: The independent watchdog counter clock continues even if the core is halted
- 1: The independent watchdog counter clock is stopped when the core is halted

Bit 11  **DBG_WWDG_STOP**: Window watchdog counter stopped when core is halted
- 0: The window watchdog counter clock continues even if the core is halted
- 1: The window watchdog counter clock is stopped when the core is halted

Bit 10  **DBG_RTC_STOP**: RTC counter stopped when core is halted
- 0: The clock of the RTC counter is fed even if the core is halted
- 1: The clock of the RTC counter is stopped when the core is halted

Bits 9:6  Reserved, must be kept at reset value.

Bit 5  **DBG_TIM7_STOP**: TIM7 counter stopped when core is halted
- 0: The counter clock of TIM7 is fed even if the core is halted
- 1: The counter clock of TIM7 is stopped when the core is halted

Bit 4  **DBG_TIM6_STOP**: TIM6 counter stopped when core is halted
- 0: The counter clock of TIM6 is fed even if the core is halted
- 1: The counter clock of TIM6 is stopped when the core is halted

Bit 3  **DBG_TIM5_STOP**: TIM5 counter stopped when core is halted
- 0: The counter clock of TIM5 is fed even if the core is halted
- 1: The counter clock of TIM5 is stopped when the core is halted

Bit 2  **DBG_TIM4_STOP**: TIM4 counter stopped when core is halted
- 0: The counter clock of TIM4 is fed even if the core is halted
- 1: The counter clock of TIM4 is stopped when the core is halted

Bit 1  **DBG_TIM3_STOP**: TIM3 counter stopped when core is halted
- 0: The counter clock of TIM3 is fed even if the core is halted
- 1: The counter clock of TIM3 is stopped when the core is halted

Bit 0  **DBG_TIM2_STOP**: TIM2 counter stopped when core is halted
- 0: The counter clock of TIM2 is fed even if the core is halted
- 1: The counter clock of TIM2 is stopped when the core is halted
### 47.16.5 Debug MCU APB1 freeze register 2 (DBGMCU_APB1FZR2)

Address: 0xE004 200C  
Power on reset (POR): 0x0000 0000  
System reset: not affected  
Access: Only 32-bit access are supported.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

Bits 31:2 Reserved, must be kept at reset value.

Bit 1 **DBG_I2C4_STOP**: I2C4 SMBUS timeout counter stopped when core is halted
- 0: Same behavior as in normal mode
- 1: The I2C4 SMBus timeout is frozen

Bit 0 Reserved, must be kept at reset value.

### 47.16.6 Debug MCU APB2 freeze register (DBGMCU_APB2FZR)

Address: 0xE004 2010  
Power on reset (POR): 0x0000 0000  
System reset: not affected  
Access: Only 32-bit access are supported.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Res.</td>
<td>Res.</td>
<td>DBG_HRTIM_STOP</td>
<td>Res.</td>
<td>DBG_TIM20_STOP</td>
<td>DBG_TIM17_STOP</td>
<td>DBG_TIM16_STOP</td>
<td>DBG_TIM15_STOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Res.</td>
<td>Res.</td>
<td>DBG_HRTIM_STOP</td>
<td>Res.</td>
<td>DBG_TIM20_STOP</td>
<td>DBG_TIM17_STOP</td>
<td>DBG_TIM16_STOP</td>
<td>DBG_TIM15_STOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:27 Reserved, must be kept at reset value.

Bit 26 **DBG_HRTIM_STOP**: HRTIM counter stopped when core is halted
- 0: The clock of the HRTIM counter is fed even if the core is halted
- 1: The clock of the HRTIM counter is stopped when the core is halted

Bits 25:21 Reserved, must be kept at reset value.
Bit 20  **DBG_TIM20_STOP**: TIM20 counter stopped when core is halted
   0: The clock of the TIM20 counter is fed even if the core is halted
   1: The clock of the TIM20 counter is stopped when the core is halted

Bit 19  Reserved, must be kept at reset value.

Bit 18  **DBG_TIM17_STOP**: TIM17 counter stopped when core is halted
   0: The clock of the TIM17 counter is fed even if the core is halted
   1: The clock of the TIM17 counter is stopped when the core is halted

Bit 17  **DBG_TIM16_STOP**: TIM16 counter stopped when core is halted
   0: The clock of the TIM16 counter is fed even if the core is halted
   1: The clock of the TIM16 counter is stopped when the core is halted

Bit 16  **DBG_TIM15_STOP**: TIM15 counter stopped when core is halted
   0: The clock of the TIM15 counter is fed even if the core is halted
   1: The clock of the TIM15 counter is stopped when the core is halted

Bits 15:14  Reserved, must be kept at reset value.

Bit 13  **DBG_TIM8_STOP**: TIM8 counter stopped when core is halted
   0: The clock of the TIM8 counter is fed even if the core is halted
   1: The clock of the TIM8 counter is stopped when the core is halted

Bit 12  Reserved, must be kept at reset value.

Bit 11  **DBG_TIM1_STOP**: TIM1 counter stopped when core is halted
   0: The clock of the TIM1 counter is fed even if the core is halted
   1: The clock of the TIM1 counter is stopped when the core is halted

Bits 10:0  Reserved, must be kept at reset value.
47.17 TPIU (trace port interface unit)

47.17.1 Introduction

The TPIU acts as a bridge between the on-chip trace data from the ITM and the ETM. The output data stream encapsulates the trace source ID, that is then captured by a trace port analyzer (TPA).

The core embeds a simple TPIU, especially designed for low-cost debug (consisting of a special version of the CoreSight TPIU).

Figure 688. TPIU block diagram

47.17.2 TRACE pin assignment

- Asynchronous mode
  The asynchronous mode requires 1 extra pin and is available on all packages. It is only available if using Serial Wire mode (not in JTAG mode).

<table>
<thead>
<tr>
<th>TPUI pin name</th>
<th>Trace synchronous mode</th>
<th>STM32G4 series pin assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRACESWO</td>
<td>O</td>
<td>TRACE Asynchronous Data Output</td>
</tr>
</tbody>
</table>

- Synchronous mode
  The synchronous mode requires from 2 to 6 extra pins depending on the data trace size and is only available in the larger packages. In addition it is available in JTAG mode and in Serial Wire mode and provides better bandwidth output capabilities than asynchronous trace.
Table 452. Synchronous TRACE pin assignment

<table>
<thead>
<tr>
<th>TPUI pin name</th>
<th>Trace synchronous mode</th>
<th>STM32G4 series pin assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>TRACECK</td>
<td>O</td>
<td>TRACE Clock</td>
</tr>
<tr>
<td>TRACED[3:0]</td>
<td>O</td>
<td>TRACE Synchronous Data Outputs Can be 1, 2 or 4.</td>
</tr>
</tbody>
</table>

TPUI TRACE pin assignment

By default, these pins are NOT assigned. They can be assigned by setting the TRACE_IOEN and TRACE_MODE bits in the Debug MCU configuration register (DBGMCU_CR). This configuration has to be done by the debugger host.

In addition, the number of pins to assign depends on the trace configuration (asynchronous or synchronous).

- **Asynchronous mode**: 1 extra pin is needed
- **Synchronous mode**: from 2 to 5 extra pins are needed depending on the size of the data trace port register (1, 2 or 4):
  - TRACECK
  - TRACED(0) if port size is configured to 1, 2 or 4
  - TRACED(1) if port size is configured to 2 or 4
  - TRACED(2) if port size is configured to 4
  - TRACED(3) if port size is configured to 4

To assign the TRACE pin, the debugger host must program the bits TRACE_IOEN and TRACE_MODE[1:0] of the Debug MCU configuration register (DBGMCU_CR). By default the TRACE pins are not assigned.

This register is mapped on the external PPB and is reset by the PORESET (and not by the SYSTEM reset). It can be written by the debugger under SYSTEM reset.

Table 453. Flexible TRACE pin assignment

<table>
<thead>
<tr>
<th>DBGMCU_CR register</th>
<th>Pins assigned for:</th>
<th>TRACE IO pin assigned</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>XX</td>
<td>Released (1)</td>
</tr>
<tr>
<td>1</td>
<td>00</td>
<td>Asynchronous Trace</td>
</tr>
</tbody>
</table>
Note: By default, the TRACECLKIN input clock of the TPIU is tied to GND. It is assigned to HCLK two clock cycles after the bit TRACE_IOEN has been set.

The debugger must then program the Trace Mode by writing the PROTOCOL[1:0] bits in the SPP_R (Selected Pin Protocol) register of the TPIU:

- PROTOCOL=00: Trace Port Mode (synchronous)
- PROTOCOL=01 or 10: Serial Wire (Manchester or NRZ) Mode (asynchronous mode).
  Default state is 01

It then also configures the TRACE port size by writing the bits [3:0] in the CPSPS_R (Current Synchronous Port Size Register) of the TPIU:

- 0x1 for 1 pin (default state)
- 0x2 for 2 pins
- 0x8 for 4 pins

### 47.17.3 TPUI formatter

The formatter protocol outputs data in 16-byte frames:

- seven bytes of data
- eight bytes of mixed-use bytes consisting of:
  - 1 bit (LSB) to indicate it is a DATA byte ('0) or an ID byte ('1).
  - 7 bits (MSB) which can be data or change of source ID trace.
- one byte of auxiliary bits where each bit corresponds to one of the eight mixed-use bytes:
  - if the corresponding byte was a data, this bit gives bit0 of the data.
  - if the corresponding byte was an ID change, this bit indicates when that ID change takes effect.

Note: Refer to the Arm® CoreSight Architecture Specification v1.0 (Arm IHI 0029B) for further information
47.17.4 TPUI frame synchronization packets

The TPUI can generate two types of synchronization packets:

- The Frame Synchronization packet (or Full Word Synchronization packet)
  It consists of the word: 0x7F_FF_FF_FF (LSB emitted first). This sequence can not occur at any other time provided that the ID source code 0x7F has not been used.
  It is output periodically between frames.
  In continuous mode, the TPA must discard all these frames once a synchronization frame has been found.
- The Half-Word Synchronization packet
  It consists of the half word: 0x7F_FF (LSB emitted first).
  It is output periodically between or within frames.
  These packets are only generated in continuous mode and enable the TPA to detect that the TRACE port is in IDLE mode (no TRACE to be captured). When detected by the TPA, it must be discarded.

47.17.5 Transmission of the synchronization frame packet

There is no Synchronization Counter register implemented in the TPIU of the core. Consequently, the synchronization trigger can only be generated by the DWT. Refer to the registers DWT Control Register (bits SYNCTAP[11:10]) and the DWT Current PC Sampler Cycle Count Register.

The TPUI Frame synchronization packet (0x7F_FF_FF_FF) is emitted:

- after each TPIU reset release. This reset is synchronously released with the rising edge of the TRACECLKIN clock. This means that this packet is transmitted when the TRACE IOEN bit in the DBGMCU_CFG register is set. In this case, the word 0x7F_FF_FF_FF is not followed by any formatted packet.
- at each DWT trigger (assuming DWT has been previously configured). Two cases occur:
  - If the bit SYNENA of the ITM is reset, only the word 0x7F_FF_FF_FF is emitted without any formatted stream which follows.
  - If the bit SYNENA of the ITM is set, then the ITM synchronization packets follow (0x80_00_00_00_00_00), formatted by the TPUI (trace source ID added).

47.17.6 Synchronous mode

The trace data output size can be configured to 4, 2 or 1 pin: TRACED(3:0)

The output clock is output to the debugger (TRACECK)

Here, TRACECLKIN is driven internally and is connected to HCLK only when TRACE is used.

Note: In this synchronous mode, it is not required to provide a stable clock frequency.

The TRACE I/Os (including TRACECK) are driven by the rising edge of TRACCLKIN (equal to HCLK). Consequently, the output frequency of TRACECK is equal to HCLK/2.
47.17.7 Asynchronous mode

This is a low cost alternative to output the trace using only 1 pin: this is the asynchronous output pin TRACESWO. Obviously there is a limited bandwidth.

TRACESWO is multiplexed with JTD0 when using the SW-DP pin. This way, this functionality is available in all STM32G4 series packages.

This asynchronous mode requires a constant frequency for TRACECLKIN. For the standard UART (NRZ) capture mechanism, 5% accuracy is needed. The Manchester encoded version is tolerant up to 10%.

47.17.8 TRACECLKIN connection inside the STM32G4 series

In the STM32G4 series, this TRACECLKIN input is internally connected to HCLK. This means that when in asynchronous trace mode, the application is restricted to use time frames where the CPU frequency is stable.

Note: Important: when using asynchronous trace: it is important to be aware that:

The default clock of the STM32G4 series MCUs is the internal RC oscillator. Its frequency under reset is different from the one after reset release. This is because the RC calibration is the default one under system reset and is updated at each system reset release.

Consequently, the trace port analyzer (TPA) should not enable the trace (with the TRACE_IOEN bit) under system reset, because a synchronization frame packet is issued with a different bit time than trace packets which are transmitted after reset release.
### 47.17.9 TPIU registers

The TPIU APB registers can be read and written only if the bit TRCENA of the Debug Exception and Monitor Control Register (DEMCR) is set. Otherwise, the registers are read as zero (the output of this bit enables the PCLK of the TPIU).

#### Table 454. Important TPIU registers

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE0040004</td>
<td>Current port size</td>
<td>Allows the trace port size to be selected:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 0: Port size = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 1: Port size = 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 2: Port size = 3, not supported</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 3: Port Size = 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only 1 bit must be set. By default, the port size is one bit. (0x00000001)</td>
</tr>
<tr>
<td>0xE00400F0</td>
<td>Selected pin protocol</td>
<td>Allows the Trace Port Protocol to be selected:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit1:0 = 00: Synchronous Trace Port Mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: Serial Wire Output - manchester (default value)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: Serial Wire Output - NRZ</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: reserved</td>
</tr>
<tr>
<td>0xE0040300</td>
<td>Formatter and flush control</td>
<td>Bit 31-9 = always '0’</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 8 = TrigIn = always ‘1’ to indicate that triggers are indicated</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 7-4 = always 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 3-2 = always 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 1 = EnFCont. In Synchronous Trace mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Select_Pin_Protocol register bit1:0 = 00), this bit is forced to ‘1’:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the formatter is automatically enabled in continuous mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>In asynchronous mode (Select_Pin_Protocol register bit1:0 &lt;&gt; 00), this bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>can be written to activate or not the formatter.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 0 = always '0’</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The resulting default value is 0x102</td>
</tr>
</tbody>
</table>

**Note:** In synchronous mode, because the TRACECTL pin is not mapped outside the chip, the formatter is always enabled in continuous mode; this way the formatter inserts some control packets to identify the source of the trace packets.

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE0040300</td>
<td>Formatter and flush status</td>
<td>Not used in Cortex®-M4 with FPU, always read as 0x00000008</td>
</tr>
</tbody>
</table>
47.17.10 Example of configuration

- Set the bit TRCENA in the Debug Exception and Monitor Control Register (DEMCR)
- Write the TPIU Current Port Size Register to the desired value (default is 0x1 for a 1-bit port size)
- Write TPIU Formatter and Flush Control Register to 0x102 (default value)
- Write the TPIU Select Pin Protocol to select the synchronous or asynchronous mode. Example: 0x2 for asynchronous NRZ mode (UART like)
- Write the DBGMCU control register to 0x20 (bit IO_TRACEN) to assign TRACE I/Os for asynchronous mode. A TPIU Synchronous packet is emitted at this time (FF_FF_FF_7F)
- Configure the ITM and write the ITM Stimulus register to output a value
### 47.18 DBG register map

The following table summarizes the Debug registers.

<table>
<thead>
<tr>
<th>Addr.</th>
<th>Register</th>
<th>Addr.</th>
<th>Register</th>
<th>Addr.</th>
<th>Register</th>
<th>Addr.</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE0042000</td>
<td>DBGMCU_IDCODE</td>
<td>0xE0042004</td>
<td>DBGMCU_CR</td>
<td>0xE0042008</td>
<td>DBGMCU_APB1FZR1</td>
<td>0xE004200C</td>
<td>DBGMCU_APB1FZR2</td>
</tr>
<tr>
<td></td>
<td>REV_ID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>X X X XX X X X X X X</td>
<td>Reset value</td>
<td>0 0</td>
<td>Reset value</td>
<td>0 0</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xE0042000</td>
<td>DBGMCU_IDCODE</td>
<td>0xE0042004</td>
<td>DBGMCU_CR</td>
<td>0xE0042008</td>
<td>DBGMCU_APB1FZR1</td>
<td>0xE004200C</td>
<td>DBGMCU_APB1FZR2</td>
</tr>
<tr>
<td></td>
<td>REV_ID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>X X X XX X X X X X X</td>
<td>Reset value</td>
<td>0 0</td>
<td>Reset value</td>
<td>0 0</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xE0042000</td>
<td>DBGMCU_IDCODE</td>
<td>0xE0042004</td>
<td>DBGMCU_CR</td>
<td>0xE0042008</td>
<td>DBGMCU_APB1FZR1</td>
<td>0xE004200C</td>
<td>DBGMCU_APB1FZR2</td>
</tr>
<tr>
<td></td>
<td>REV_ID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset value</td>
<td>X X X XX X X X X X X</td>
<td>Reset value</td>
<td>0 0</td>
<td>Reset value</td>
<td>0 0</td>
<td>Reset value</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. The reset value is product dependent. For more information, refer to Section 47.6.1: MCU device ID code.
Device electronic signature

The device electronic signature is stored in the System memory area of the Flash memory module, and can be read using the debug interface or by the CPU. It contains factory-programmed identification and calibration data that allow the user firmware or other external devices to automatically match to the characteristics of the STM32G4 series microcontroller.

48.1 Unique device ID register (96 bits)

The unique device identifier is ideally suited:

- for use as serial numbers (for example USB string serial numbers or other end applications)
- for use as part of the security keys in order to increase the security of code in Flash memory while using and combining this unique ID with software cryptographic primitives and protocols before programming the internal Flash memory
- to activate secure boot processes, etc.

The 96-bit unique device identifier provides a reference number which is unique for any device and in any context. These bits cannot be altered by the user.

Base address: 0x1FFF 7590
Address offset: 0x00
Read only = 0xXXXX XXXX where X is factory-programmed

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
<td>f</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0 **UID[31:0]**: X and Y coordinates on the wafer
Address offset: 0x04
Read only = 0xXXXX XXXX where X = factory-programmed

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**UID[63:48]**

Bits 31:8 **UID[63:40]**: LOT_NUM[23:0]
Lot number (ASCII encoded)

Bits 7:0 **UID[39:32]**: WAF_NUM[7:0]
Wafer number (8-bit unsigned number)

Address offset: 0x08
Read only = 0xXXXX XXXX where X = factory-programmed

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**UID[47:32]**

Bits 31:0 **UID[45:64]**: LOT_NUM[55:24]
Lot number (ASCII encoded)

**48.2 Flash size data register**

Base address: 0x1FFF 75E0

Address offset: 0x00
Read only = 0xXXXX XXXX where X = factory-programmed

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td></td>
</tr>
</tbody>
</table>

**FLASH_SIZE**

Bits 15:0 **FLASH_SIZE[15:0]**: Flash memory size
This bitfield indicates the size of the device Flash memory expressed in Kbytes.
As an example, 0x040 corresponds to 64 Kbytes.
48.3 Package data register

Base address: 0x1FFF 7500
Address offset: 0x00
Read only = 0xXXXX where X is factory-programmed

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 15:5  Reserved, must be kept at reset value

Bits 4:0 **PKG[4:0]**: Package type

- 00000: LQFP64
- 00001: WLCSP64
- 00010: LQFP100 (all devices) and LQFP80 (for category 2 and category 3 devices)
- 00101: WLCSP81
- 00111: LQFP128 / UFBGA121
- 01000: UFQFPN32
- 01001: LQFP32
- 01010: UFQFPN48
- 01011: LQFP48
- 01100: WLCSP49
- 01101: UFBGA64
- 01110: TFBGA100
- 10001: LQFP80 (for category 4 devices only)

Others: reserved
Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST’s customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.

- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.

- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.

- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.

- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.
## Revision history

### Table 456. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>06-May-2019</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>10-Oct-2019</td>
<td>2</td>
<td><strong>Document convention section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Table 2: Product specific features.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>System architecture section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Section 2.1: System architecture replacing FMC by FSMC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Figure 2: Memory map replacing FMC by FSMC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Memory organization section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Table 3: Memory map and peripheral register boundary addresses</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Table 2.4: Embedded SRAM SRAM2 (mapped at address 0x2000 4000)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Table 7: Flash module - 512/256/128 KB dual bank organization (64 bits read width).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Table 8: Flash module - 512/256/128 KB single bank organization (128 bits read width).</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Power control section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Section 6.1: Power supplies.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Reset and clock control section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Figure 17: Clock tree.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated FMC into FSMC in:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Section 7.4.10: AHB3 peripheral reset register (RCC_AHB3RSTR).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Section 7.4.16: AHB3 peripheral clock enable register(RCC_AHB3ENR).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Section 7.4.22: AHB3 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB3SMENR).</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>System controller configuration section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Section 10.2.1: SYSCFG memory remap register (SYSCFG_MEMRMP)bits[2:0] description.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Peripherals interconnect matrix section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Table 82: Interconnect 11 on-chip source FLTxSRC[1:0] = 01 column.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Nested vectored interrupt controller section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Table 97: STM32G4 series vector table.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Flexible static memory controller (FSMC) section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Section 19: Flexible static memory controller (FSMC).</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>CORDIC co-processor (CORDIC) section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Section 17: CORDIC coprocessor (CORDIC).</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Analog digital converter (ADC) section</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Section 21.4.33: Monitoring the internal voltage reference.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updated Section : Sampling time control trigger mode.</td>
</tr>
</tbody>
</table>
### Table 456. Document revision history (continued)

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
</table>
|            | 2 (cont’d) | Digital analog converter (DAC) section  
|            |          | – Updated Section 22: Digital-to-analog converter (DAC)  
|            |          | Comparator section  
|            |          | – Updated Section 26.6.2: COMP register map  
|            |          | AES hardware accelerator (AES)  
|            |          | - Updated Section 34: AES hardware accelerator (AES)  
|            |          | USB power delivery interface (UCPD)section  
|            |          | – Updated Section 46: USB Type-C®/USB Power Delivery interface (UCPD)  
|            |          | Debug section  
|            |          | – Updated Section 47.4.2: Flexible SWJ-DP pin assignment  
|            |          | – Updated Section 47.8.3: SW-DP state machine (reset, idle states, ID code) ID code by 0x2BA01477  
|            |          | – Updated Table 453: Flexible TRACE pin assignment  
|            |          | – Updated Table 441: JTAG debug port data registers  
| 10-Oct-2019|          | Added Category 4 devices (STM32G491, STM32G4A1) in:  
|            |          | – Table 1: STM32G4 series memory density  
|            |          | – Table 2: Product specific features  
|            |          | – Section 2.4: Embedded SRAM  
|            |          | – Section 2.4.1: Parity check  
|            |          | – Table 4: CCM SRAM organization  
|            |          | – Section 2.5: Flash memory overview  
|            |          | – Section 4: Embedded flash memory (FLASH) for category 4 devices  
|            |          | – Table 90: DMAMUX instantiation  
|            |          | Embedded Flash memory (FLASH) section  
|            |          | Updated:  
|            |          | – Number of wait states according to CPU clock (HCLK) frequency tables for all categories  
|            |          | – Table 11: Option byte organization  
|            |          | – Table 21: Option byte organization  
|            |          | – Section 3.4.2: Option bytes programming ‘activating dual bank mode (switching from DBANK=0 to DBANK=1)’ paragraph  
|            |          | – Section 4.7.6: Flash control register (FLASH_CR) PNB[7:0] bits  
|            |          | – ‘User and read protection option bytes’ and Section 4.7.8: Flash option register (FLASH_OPTR) register description adding PB4_PUFEN bit  
|            |          | – Section 5.7.14: FLASH register map  
|            |          | Power control section:  
|            |          | Updated:  
|            |          | – Table 38: Range 1 boost mode configuration removing the lower SYSCLK limits  
|            |          | – Section 6.4.2: Power control register 2 (PWR_CR2) PLS[2:0] bit description  
|            |          | Reset and clock control section:  
|            |          | Updated:  
|            |          | – Figure 17: Clock tree  
|            |          | – Table 51: RCC register map and reset values  
|            |          | Peripherals interconnect matrix section:  
|            |          | – Updated Table 60: STM32G4 series peripherals interconnect matrix  
| 26-Mar-2020| 3        |
DMA request multiplexer (DMAMUX) section:
- Updated Section 13.3.2: DMAMUX mapping;

Analog digital converter section:
Updated:
- Section 21.2: ADC main features.
- Figure 83: ADC clock scheme.
- Figure 86: ADC3 connectivity.
- Section 21.4.7: Single-ended and differential input channels.

Comparator section:
Updated Figure 168: Comparator block diagram.

Operational amplifier section:
Updated:
- Table 201: Operational amplifier possible connection.
- Section 25.3.7: Calibration procedure.
- Section 25.3.8: Timer controlled Multiplexer mode procedure.
- Section 25.5.1: OPAMP1 control/status register (OPAMP1_CSR).
- Section 25.5.2: OPAMP2 control/status register (OPAMP2_CSR).
- Section 25.5.3: OPAMP3 control/status register (OPAMP3_CSR).
- Section 25.5.4: OPAMP4 control/status register (OPAMP4_CSR).
- Section 25.5.5: OPAMP5 control/status register (OPAMP5_CSR).
- Section 25.5.6: OPAMP6 control/status register (OPAMP6_CSR).

FD controller area network section:
Updated Section 44.4.7: FDCAN nominal bit timing and prescaler register (FDCAN_NBTP) note.

Debug support section:
Updated:
- Section 47.4.3: Internal pull-up and pull-down on JTAG pins.
- Section 47.6.1: MCU device ID code.
- Section 47.6.2: Boundary scan TAP.

Device electronic signature section:
- Added Section 48.3: Package data register.
Table 456. Document revision history (continued)

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
</table>
| 14-Apr-2020 | 4        | Embedded Flash memory (FLASH) section: Updated:  
|           |          | – Table 9: Number of wait states according to CPU clock (HCLK) frequency.  
|           |          | – Table 19: Number of wait states according to CPU clock (HCLK) frequency.  
|           |          | – Table 29: Number of wait states according to CPU clock (HCLK) frequency.  
|           |          | – Section 5.4.1: Option bytes description ‘Securable memory area option bytes’ paragraph.  
|           |          | – Section 5.7.13: Flash securable area register (FLASH_SEC1R).  
|           |          | Reset and clock control (RCC) section: Updated:  
|           |          | – Section 7.2.4: PLL.  
|           |          | – Section 7.4.4: PLL configuration register (RCC_PLLCFGR) PLLN[6:0] and PLLM[3:0] description.  
|           |          | High-resolution timer (HRTIM) section: Updated Section 27.3.1: General description.  
| 20-Nov-2020 | 5        | Memory map section: Updated Table 3: Memory map and peripheral register boundary addresses USB SRAM to 1 Kbyte. Updated Figure 2: Memory map.  
|           |          | Embedded Flash section: Updated for category 3 devices:  
|           |          | – ‘User and read protection option bytes’ register bit 29,28 name at NRST_MODE.  
|           |          | – ‘Securable memory area Bank 1 option bytes’ register BOOT_LOCK description removing caution.  
|           |          | – Section 3.7.17: Flash securable area bank1 register (FLASH_SEC1R) BOOT_LOCK description.  
|           |          | Updated for category 4 devices:  
|           |          | – ‘User and read protection option bytes’ register bit 29,28 name at NRST_MODE.  
|           |          | – ‘Securable memory area option bytes’ register BOOT_LOCK description removing caution.  
|           |          | – Section 4.7.1: Flash access control register (FLASH_ACR) reset value.  
|           |          | – Section 4.7.13: Flash securable area register (FLASH_SEC1R) BOOT_LOCK description.  
|           |          | – Section 4.7.14: FLASH register map  
|           |          | Updated for category 2 devices:  
|           |          | – ‘User and read protection option bytes’ register bit 29,28 name at NRST_MODE.  
|           |          | – ‘Securable memory area option bytes’ register BOOT_LOCK description removing caution.  
|           |          | – Section 5.7.13: Flash securable area register (FLASH_SEC1R) BOOT_LOCK description.  
|           |          | Updated ‘rw’ to ‘r’ for all option bytes.  

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>20-Nov-2020</td>
<td>5 (cont'd)</td>
<td>Replaced ‘default’ by ‘production value’ for RDP level 0 instead of RDP level 1 in:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 12: Flash memory read protection status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Figure 4: Changing the read protection (RDP) level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 22: Flash memory read protection status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Figure 7: Changing the read protection (RDP) level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 32: Flash memory read protection status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Figure 10: Changing the read protection (RDP) level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Power control (PWR) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Section 6.4.22: Power control register (PWR_CR5).</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Reset and clock control (RCC) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 7.2.11: ADC clock.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 7.4.19: APB2 peripheral clock enable register (RCC_APB2ENR) SPI4EN bit description.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Peripherals interconnect matrix section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Table 73: Interconnect 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>DMA request multiplexer (DMAMUX) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 13.3.2: DMAMUX mapping.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 13.6.1: DMAMUX request line multiplexer channel x configuration register (DMAMUX_CxCR).</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Nested vectored interrupt controller (NVIC) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Table 97: STM32G4 series vector table.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Analog-to-digital converters (ADC) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Section 21.2: ADC main features.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>High-resolution timer (HRTIM) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 223: EEFLTR[3:0] codes depending on UDM bit setting.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 224: External events features.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.3.8: External events global conditioning.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.3.9: External event filtering in timing units.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.5.28: HRTIM timer x output 1 reset register (HRTIM_RSTx1R) (x = A to F).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.5.66: HRTIM ADC trigger 1 register (HRTIM_ADC1R).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.5.67: HRTIM ADC trigger 2 register (HRTIM_ADC2R).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.5.68: HRTIM ADC trigger 3 register (HRTIM_ADC3R) adding note.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>General-purpose timers (TIM2/TIM3/TIM4/TIM5) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Table 287: TIM2/TIM3/TIM4/TIM5 register map and reset values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>General purpose timers (TIM15/TIM16/TIM17):</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 30.8.19: TIMx option register 1 (TIMx_OR1)(x = 16 to 17) address offset to 0x68.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 30.8.22: TIM16/TIM17 register map.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Debug support (DBG) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Section 47.6.1: MCU device ID code REV_ID[15:0] bits description.</td>
</tr>
</tbody>
</table>
Table 456. Document revision history (continued)

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>08-Feb-2021</td>
<td>6</td>
<td><strong>Embedded Flash section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3.5.3: Write protection (WRP).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3.5.4: Securable memory area.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3.7.1: Flash access control register (FLASH_ACR) reset value</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 4.5.3: Write protection (WRP).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 4.5.4: Securable memory area.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5.4.1: Option bytes description securable memory area option bytes paragraph.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5.5.3: Write protection (WRP).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5.5.4: Securable memory area.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5.7.1: Flash access control register (FLASH_ACR) reset value</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Filter math accelerator (FMAC) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Section 18.4: FMAC registers</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Analog digital converter section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 178: ADC register map and reset values for each ADC (offset = 0x000 for master ADC, 0x100 for slave ADC) ADC_CFGR2 address.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 21.7.6: ADC sample time register 1 (ADC_SMPR1) SMPPLUS bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Operational amplifier (OPAMP) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Table 201: Operational amplifier possible connection.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>USB Type-C™ / USB Power Delivery interface (UCPD) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 46.8.3: UCPD control register (UCPD_CR).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 46.8.15: UCPD register map.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Removed UCPD configuration register 3 (UCPD_CFGR3).</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Debug support (DBG) section:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Section 47.4.2: Flexible SWJ-DP pin assignment removing note.</td>
</tr>
<tr>
<td>Date</td>
<td>Revision</td>
<td>Changes</td>
</tr>
<tr>
<td>----------</td>
<td>----------</td>
<td>------------------------------------------------------------------------</td>
</tr>
<tr>
<td>04-Feb-2022</td>
<td>7</td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Related documents</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 2.2: Memory organization</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 7: Flash module - 512/256/128 KB dual bank organization (64 bits read width)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 8: Flash module - 512/256/128 KB single bank organization (128 bits read width)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3: Embedded flash memory (FLASH) for category 3 devices</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3.4.1: Option bytes description</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3.7.5: Flash status register (FLASH_SR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3.7.8: Flash option register (FLASH_OPTR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 4: Embedded flash memory (FLASH) for category 4 devices</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 4.4.1: Option bytes description</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 4.7.5: Flash status register (FLASH_SR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 4.7.8: Flash option register (FLASH_OPTR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 18: Flash module - 256/512 Kbytes organization (64 bits read width)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 28: Flash module - 64/128 Kbytes organization (64 bits read width)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5: Embedded flash memory (FLASH) for category 2 devices</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5.4.1: Option bytes description</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5.7.5: Flash status register (FLASH_SR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 5.7.8: Flash option register (FLASH_OPTR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 6.2.3: Peripheral Voltage Monitoring (PVM)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 6.4.2: Power control register 2 (PWR_CR2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 51: RCC register map and reset values</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 9.3.15: Using PB8 as GPIO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 9.4.1: GPIO port mode register (GPIOx_MODER) (x =A to G)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 10.2.2: SYSCFG configuration register 1 (SYSCFG_CFRG1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 97: STM32G4 series vector table</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 18.4.7: FMAC write data register (FMAC_WDATA)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 18.4.8: FMAC read data register (FMAC_RDATA)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Figure 151: DMA requests in regular simultaneous mode when MDMA = 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 24.6.1: Comparator x control and status register (COMP_CxCSR)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 24.6.2: COMP register map</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 25.3.7: Calibration</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.5.68: HRTIM ADC trigger 3 register (HRTIM_ADC3R)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 27.5.81: HRTIM fault input register 4 (HRTIM_FLTINR4)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 245: HRTIM register map and reset values – common functions</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 39.5.9: Data transmission and reception procedures</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Figure 642: Transfer bus diagrams for I2C slave receiver (mandatory events only)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 402: CAN subsystem I/O signals</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Figure 669: Message RAM configuration</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 44.4.3: FDCAN data bit timing and prescaler register (FDCAN_DBTP)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 21.5: ADC in low-power mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 174: Effect of low-power modes on the ADC</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 30.4.18: 6-step PWM generation</td>
</tr>
</tbody>
</table>
Table 456. Document revision history (continued)

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
</table>
| 12-Feb-2024| 8        | Updated Section 2.2.2: Memory map and register boundary addresses, Section 3.5.1: Read protection (RDP), Section 5.7.6: Flash control register (FLASH_CR), Section 7.4.1: Clock control register (RCC_CR), Section 7.4.20: AHB1 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB1SMENR), Section 9.3: GPIO functional description, Section 8.7.1: CRS control register (CRS_CR), Section 12.2: DMA main features, Section 21.4.10: Constraints when writing the ADC control bits, Section 21.7.16: ADC injected sequence register (ADC_JSQR), Section 24.5: COMP interrupts, Section 27.2: Main features, Section 27.3.17: Fault protection, Section 29.5.10: TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 2 to 5), Section 30.7.3: TIM15 slave mode control register (TIM15_SMCR), Section 35.3.4: Clock and prescalers, note in sections 35.6.18 and 35.6.19, Section 38.4.2: LPUART signals, Section 39.3: I2S main features, Section 39.7.1: I2S general description, Power-down (Sleep mode), Rx handling, Standard message ID filtering, Extended message ID filtering, and Section 44.3.4: FIFO acknowledge handling.  
Updated User and read protection option bytes in sections 3, 4, and 5.  
Reorganized description of registers in Section 27: High-resolution timer (HRTIM) and in Section 40: Serial audio interface (SAI).  
Updated Table 11: Option byte organization, Table 31: Option byte organization, Table 51: RCC register map and reset values, Table 53: Effect of low-power modes on CRS, Table 97: STM32G4 series vector table, tables 163 to 166, Table 195: VREFBUF register map and reset values, tables in Section 27.3.2: HRTIM pins and internal signals, Table 245: HRTIM register map and reset values – common functions, Table 402: CAN subsystem I/O signals, Table 418: Bulk double-buffering memory buffers usage, and Table 435: Type-C sequence (source: 3A); cable/sink connected (Rd on CC1; Ra on CC2).  
Added footnote to Table 5: Boot modes.  
Added Table 346: USART/UART input/output pins, Table 347: USART internal input/output signals, Table 356: LPUART input/output pins, and Table 357: LPUART internal input/output signals.  
Updated figures in Section 20: Quad-SPI interface (QUADSPI), Figure 83: ADC clock scheme, figures 99 to 104, Figure 156: Dual-channel DAC block diagram, Figure 171: Standalone mode: external gain setting mode, Figure 217: Latency to external events (counter reset and output set), Figure 218: Latency to external events (output reset on external event), Figure 358: General-purpose timer block diagram, Figure 558: LPUART block diagram, Figure 639: Transfer bus diagrams for I2C slave transmitter (mandatory events only), Figure 642: Transfer bus diagrams for I2C slave receiver (mandatory events only), Figure 649: Transfer bus diagrams for I2C master transmitter (mandatory events only), Figure 652: Transfer bus diagrams for I2C master receiver (mandatory events only), Figure 660: Independent watchdog block diagram, and Figure 663: CAN subsystem.  
Added Section 49: Important security notice.  
Minor text edits across the whole document.
### Index

**A**
- ADC_AWD2CR .................................. 702
- ADC_AWD3CR .................................. 702
- ADC_CALFACT ................................. 703
- ADC_CFGR .................................. 684
- ADC_CFGR2 .................................. 688
- ADC_CR ..................................... 681
- ADC_DIFSEL .................................. 703
- ADC_DR ..................................... 698
- ADC_GCOMP .................................. 704
- ADC_IER .................................. 679
- ADC_ISR .................................. 677
- ADC_JDRy .................................. 701
- ADC_JSR .................................. 698
- ADC_OFRy .................................. 700
- ADC_SMPr1 .................................. 691
- ADC_SMPr2 .................................. 691
- ADC_SQR1 .................................. 694
- ADC_SQR2 .................................. 695
- ADC_SQR3 .................................. 696
- ADC_SQR4 .................................. 697
- ADC_TR1 .................................. 692
- ADC_TR2 .................................. 693
- ADC_TR3 .................................. 694
- ADCx_CCR .................................. 706
- ADCx_CDR .................................. 710
- ADCx_CSR .................................. 705
- AES_CR .................................. 1542
- AES_DINR .................................. 1546
- AES_DOUTr .................................. 1546
- AES_IVR0 .................................. 1549
- AES_IVR1 .................................. 1549
- AES_IVR2 .................................. 1549
- AES_IVR3 .................................. 1550
- AES_KEYR0 .................................. 1547
- AES_KEYR1 .................................. 1548
- AES_KEYR2 .................................. 1548
- AES_KEYR3 .................................. 1548
- AES_KEYR4 .................................. 1550
- AES_KEYR5 .................................. 1550
- AES_KEYR6 .................................. 1551
- AES_KEYR7 .................................. 1551
- AES_SR ..................................... 1545
- AES_SUSPxr .................................. 1551

**B**
- AES_SUSP ................................. 1546
- AES_SUSPxR .................................. 1551

**C**
- COMP_C1CSR .................................. 770

**D**
- DAC_CCR .................................. 753
- DAC_CR .................................. 742
- DAC_DHR12L1 .................................. 747
- DAC_DHR12L2 .................................. 748
- DAC_DHR12LD .................................. 750
- DAC_DHR12R1 .................................. 746
- DAC_DHR12R2 .................................. 748
- DAC_DHR12RD .................................. 749
- DAC_DHR8R1 .................................. 747
- DAC_DHR8R2 .................................. 749
- DAC_DHR8RD .................................. 750
- DAC_DOR1 .................................. 751
- DAC_DOR2 .................................. 751
- DAC_MCR .................................. 754
- DAC_SHHR .................................. 756
- DAC_SHRR .................................. 757
- DAC_SHSR1 .................................. 755
- DAC_SHSR2 .................................. 756
- DAC_SR .................................. 752
- DAC_STMODR .................................. 759
- DAC_STR1 .................................. 758
- DAC_STR2 .................................. 758
- DAC_SWTRGR .................................. 745
- DBGMCU_APB1FZR1 .......................... 2108
- DBGMCU_APB1FZR2 .......................... 2110
- DBGMCU_APB2FZR .......................... 2110
- DBGMCU_CR .................................. 2107
- DBGMCU_IDCODE .......................... 2094
<table>
<thead>
<tr>
<th>RM0440</th>
<th>Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMA_CCRx</td>
<td>411</td>
</tr>
<tr>
<td>DMA_CMARx</td>
<td>415</td>
</tr>
<tr>
<td>DMA_CNDTRx</td>
<td>414</td>
</tr>
<tr>
<td>DMA_CPARx</td>
<td>414</td>
</tr>
<tr>
<td>DMA_IFCR</td>
<td>410</td>
</tr>
<tr>
<td>DMA_ISR</td>
<td>407</td>
</tr>
<tr>
<td>DMAMUX_CFR</td>
<td>430</td>
</tr>
<tr>
<td>DMAMUX_CSR</td>
<td>430</td>
</tr>
<tr>
<td>DMAMUX_CxCR</td>
<td>429</td>
</tr>
<tr>
<td>DMAMUX_RGCFR</td>
<td>432</td>
</tr>
<tr>
<td>DMAMUX_RGSR</td>
<td>432</td>
</tr>
<tr>
<td>DMAMUX_RGxCR</td>
<td>431</td>
</tr>
<tr>
<td>F</td>
<td></td>
</tr>
<tr>
<td>FDCAN_CCCR</td>
<td>1985</td>
</tr>
<tr>
<td>FDCAN_CKDIV</td>
<td>2010</td>
</tr>
<tr>
<td>FDCAN_CREL</td>
<td>1982</td>
</tr>
<tr>
<td>FDCAN_DBTP</td>
<td>1982</td>
</tr>
<tr>
<td>FDCAN_ECR</td>
<td>1990</td>
</tr>
<tr>
<td>FDCAN_Endn</td>
<td>1982</td>
</tr>
<tr>
<td>FDCAN_IE</td>
<td>1996</td>
</tr>
<tr>
<td>FDCAN_IELE</td>
<td>1999</td>
</tr>
<tr>
<td>FDCAN_ILS</td>
<td>1998</td>
</tr>
<tr>
<td>FDCAN_IR</td>
<td>1993</td>
</tr>
<tr>
<td>FDCAN_NBTP</td>
<td>1986</td>
</tr>
<tr>
<td>FDCAN_PSR</td>
<td>1991</td>
</tr>
<tr>
<td>FDCAN_RX0D</td>
<td>1984</td>
</tr>
<tr>
<td>FDCAN_RXF0A</td>
<td>2003</td>
</tr>
<tr>
<td>FDCAN_RXF0S</td>
<td>2002</td>
</tr>
<tr>
<td>FDCAN_RXF1A</td>
<td>2004</td>
</tr>
<tr>
<td>FDCAN_RXF1S</td>
<td>2003</td>
</tr>
<tr>
<td>FDCAN_RXGFC</td>
<td>1999</td>
</tr>
<tr>
<td>FDCAN_TDCR</td>
<td>1993</td>
</tr>
<tr>
<td>FDCAN_TEST</td>
<td>1983</td>
</tr>
<tr>
<td>FDCAN_TOCC</td>
<td>1989</td>
</tr>
<tr>
<td>FDCAN_TOCV</td>
<td>1990</td>
</tr>
<tr>
<td>FDCAN_TSCC</td>
<td>1988</td>
</tr>
<tr>
<td>FDCAN_TSCV</td>
<td>1988</td>
</tr>
<tr>
<td>FDCAN_TXBAR</td>
<td>2006</td>
</tr>
<tr>
<td>FDCAN_TXBC</td>
<td>2004</td>
</tr>
<tr>
<td>FDCAN_TXBCF</td>
<td>2008</td>
</tr>
<tr>
<td>FDCAN_TXBCIE</td>
<td>2009</td>
</tr>
<tr>
<td>FDCAN_TXBCR</td>
<td>2007</td>
</tr>
<tr>
<td>FDCAN_TXBTP</td>
<td>2005</td>
</tr>
<tr>
<td>FDCAN_TXBTIE</td>
<td>2008</td>
</tr>
<tr>
<td>FDCAN_TXBTO</td>
<td>2007</td>
</tr>
<tr>
<td>FDCAN_TXEFA</td>
<td>2010</td>
</tr>
<tr>
<td>FDCAN_TXEFS</td>
<td>2009</td>
</tr>
<tr>
<td>FDCAN_TXFQS</td>
<td>2005</td>
</tr>
<tr>
<td>FDCAN_XIDAM</td>
<td>2001</td>
</tr>
<tr>
<td>FLASH_ACR</td>
<td>129, 172, 213</td>
</tr>
<tr>
<td>FLASH_CR</td>
<td>133, 176, 217</td>
</tr>
<tr>
<td>FLASH_ECCR</td>
<td>135, 178, 219</td>
</tr>
<tr>
<td>FLASH_KEYR</td>
<td>131, 174, 215</td>
</tr>
<tr>
<td>FLASH_OPTKEYR</td>
<td>131, 174, 215</td>
</tr>
<tr>
<td>FLASH_OPR</td>
<td>137, 179, 220</td>
</tr>
<tr>
<td>FLASH_PCR0PRIER</td>
<td>140, 181, 222</td>
</tr>
<tr>
<td>FLASH_PCR0PRIER</td>
<td>139, 181, 222</td>
</tr>
<tr>
<td>FLASH_PCR0PRIER</td>
<td>142</td>
</tr>
<tr>
<td>FLASH_PCR0PRIER</td>
<td>141</td>
</tr>
<tr>
<td>FLASH_PDCERTYR</td>
<td>130, 173, 214</td>
</tr>
<tr>
<td>FLASH_SEC1R</td>
<td>144, 183, 224</td>
</tr>
<tr>
<td>FLASH_SEC2R</td>
<td>144</td>
</tr>
<tr>
<td>FLASH_SEC2R</td>
<td>129, 174, 215</td>
</tr>
<tr>
<td>FLASH_WRP0AR</td>
<td>140, 182, 223</td>
</tr>
<tr>
<td>FLASH_WRP0BR</td>
<td>141, 183, 223</td>
</tr>
<tr>
<td>FLASH_WRP0BAR</td>
<td>142</td>
</tr>
<tr>
<td>FLASH_WRP0BR</td>
<td>143</td>
</tr>
<tr>
<td>FMAC_CPU</td>
<td>502</td>
</tr>
<tr>
<td>FMAC_PARAM</td>
<td>501</td>
</tr>
<tr>
<td>FMAC_RDATA</td>
<td>505</td>
</tr>
<tr>
<td>MAC_SR</td>
<td>503</td>
</tr>
<tr>
<td>MAC_WDATA</td>
<td>504</td>
</tr>
<tr>
<td>MAC_X1BUFFCFG</td>
<td>499</td>
</tr>
<tr>
<td>MAC_X2BUFFCFG</td>
<td>499</td>
</tr>
<tr>
<td>MAC_YBUFFCFG</td>
<td>500</td>
</tr>
<tr>
<td>FMC_BCRx</td>
<td>542</td>
</tr>
<tr>
<td>FMC_BTRx</td>
<td>544</td>
</tr>
<tr>
<td>FMC_BWTRx</td>
<td>547</td>
</tr>
<tr>
<td>FMC_ECCR</td>
<td>560</td>
</tr>
<tr>
<td>FMC_PATT</td>
<td>559</td>
</tr>
<tr>
<td>FMC_PCR</td>
<td>555</td>
</tr>
<tr>
<td>FMC_PSCCTR</td>
<td>549</td>
</tr>
<tr>
<td>FMC_PMEM</td>
<td>558</td>
</tr>
<tr>
<td>FMC_SR</td>
<td>557</td>
</tr>
</tbody>
</table>

<p>| RM0440 Rev 8   | 2133/2138 |</p>
<table>
<thead>
<tr>
<th>Index</th>
<th>RM0440</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>G</strong></td>
<td></td>
</tr>
<tr>
<td>GPIOx_AFRH</td>
<td>360</td>
</tr>
<tr>
<td>GPIOx_AFRL</td>
<td>359</td>
</tr>
<tr>
<td>GPIOx_BRR</td>
<td>361</td>
</tr>
<tr>
<td>GPIOx_BSR</td>
<td>357</td>
</tr>
<tr>
<td>GPIOx_LCKR</td>
<td>358</td>
</tr>
<tr>
<td>GPIOx_MODER</td>
<td>355</td>
</tr>
<tr>
<td>GPIOx_ODR</td>
<td>357</td>
</tr>
<tr>
<td>GPIOx_OSCEDR</td>
<td>356</td>
</tr>
<tr>
<td>GPIOx_OTYPER</td>
<td>355</td>
</tr>
<tr>
<td>GPIOx_PUPDR</td>
<td>356</td>
</tr>
<tr>
<td><strong>H</strong></td>
<td></td>
</tr>
<tr>
<td>HRTIM_ADC1R</td>
<td>1056</td>
</tr>
<tr>
<td>HRTIM_ADC2R</td>
<td>1059</td>
</tr>
<tr>
<td>HRTIM_ADC3R</td>
<td>1061</td>
</tr>
<tr>
<td>HRTIM_ADC4R</td>
<td>1063</td>
</tr>
<tr>
<td>HRTIM_ADCER</td>
<td>1073</td>
</tr>
<tr>
<td>HRTIM_ADCPS1</td>
<td>1077</td>
</tr>
<tr>
<td>HRTIM_ADCPS2</td>
<td>1078</td>
</tr>
<tr>
<td>HRTIM_ADCUR</td>
<td>1076</td>
</tr>
<tr>
<td>HRTIM_BDMADR</td>
<td>1072</td>
</tr>
<tr>
<td>HRTIM_BDMUPR</td>
<td>1070</td>
</tr>
<tr>
<td>HRTIM_BDTxUPR</td>
<td>1071</td>
</tr>
<tr>
<td>HRTIM_BMCMPR</td>
<td>1051</td>
</tr>
<tr>
<td>HRTIM_BMCR</td>
<td>1047</td>
</tr>
<tr>
<td>HRTIM_BMPER</td>
<td>1051</td>
</tr>
<tr>
<td>HRTIM_BMTRGR</td>
<td>1049</td>
</tr>
<tr>
<td>HRTIM_CMPxR</td>
<td>1004</td>
</tr>
<tr>
<td>HRTIM_CMP1CxR</td>
<td>970</td>
</tr>
<tr>
<td>HRTIM_CMP1xR</td>
<td>968</td>
</tr>
<tr>
<td>HRTIM_CMP2xR</td>
<td>970</td>
</tr>
<tr>
<td>HRTIM_CMP3xR</td>
<td>972</td>
</tr>
<tr>
<td>HRTIM_CMP4xR</td>
<td>973</td>
</tr>
<tr>
<td>HRTIM_CN TxR</td>
<td>966</td>
</tr>
<tr>
<td>HRTIM_CPT1ACR</td>
<td>1005</td>
</tr>
<tr>
<td>HRTIM_CPT1BCR</td>
<td>1007</td>
</tr>
<tr>
<td>HRTIM_CPT1CCR</td>
<td>1009</td>
</tr>
<tr>
<td>HRTIM_CPT1DCR</td>
<td>1011</td>
</tr>
<tr>
<td>HRTIM_CPT1ECR</td>
<td>1013</td>
</tr>
<tr>
<td>HRTIM_CPT1FCR</td>
<td>1015</td>
</tr>
<tr>
<td>HRTIM_CPT1xR</td>
<td>974</td>
</tr>
<tr>
<td>HRTIM_CPT2ACR</td>
<td>1017</td>
</tr>
<tr>
<td>HRTIM_CPT2BCR</td>
<td>1019</td>
</tr>
<tr>
<td>HRTIM_CPT2CCR</td>
<td>1021</td>
</tr>
<tr>
<td>HRTIM_CPT2DCR</td>
<td>1023</td>
</tr>
<tr>
<td>HRTIM_CPT2ECR</td>
<td>1025</td>
</tr>
<tr>
<td>HRTIM_CPT2FCR</td>
<td>1027</td>
</tr>
<tr>
<td>HRTIM_CPT2xR</td>
<td>975</td>
</tr>
<tr>
<td>HRTIM_CRT1</td>
<td>1037</td>
</tr>
<tr>
<td>HRTIM_CRT2</td>
<td>1039</td>
</tr>
<tr>
<td>HRTIM_DLLCCR</td>
<td>1065</td>
</tr>
<tr>
<td>HRTIM_DTxR</td>
<td>976</td>
</tr>
<tr>
<td>HRTIM_EECR1</td>
<td>1052</td>
</tr>
<tr>
<td>HRTIM_EECR2</td>
<td>1054</td>
</tr>
<tr>
<td>HRTIM_EECR3</td>
<td>1055</td>
</tr>
<tr>
<td>HRTIM_EEFxR1</td>
<td>989</td>
</tr>
<tr>
<td>HRTIM_EEFxR2</td>
<td>991</td>
</tr>
<tr>
<td>HRTIM_FLTINR1</td>
<td>1066</td>
</tr>
<tr>
<td>HRTIM_FLTINR2</td>
<td>1068</td>
</tr>
<tr>
<td>HRTIM_FLTINR3</td>
<td>1079</td>
</tr>
<tr>
<td>HRTIM_FLTINR4</td>
<td>1081</td>
</tr>
<tr>
<td>HRTIM_FLTxR</td>
<td>1032</td>
</tr>
<tr>
<td>HRTIM_ICR</td>
<td>1042</td>
</tr>
<tr>
<td>HRTIM_IER</td>
<td>1043</td>
</tr>
<tr>
<td>HRTIM_ISR</td>
<td>1040</td>
</tr>
<tr>
<td>HRTIM_MCMP1R</td>
<td>952</td>
</tr>
<tr>
<td>HRTIM_MCMP2R</td>
<td>953</td>
</tr>
<tr>
<td>HRTIM_MCMP3R</td>
<td>953</td>
</tr>
<tr>
<td>HRTIM_MCMP4R</td>
<td>954</td>
</tr>
<tr>
<td>HRTIM_MCNR</td>
<td>951</td>
</tr>
<tr>
<td>HRTIM_MCR</td>
<td>944</td>
</tr>
<tr>
<td>HRTIM_MDIER</td>
<td>949</td>
</tr>
<tr>
<td>HRTIM_MICR</td>
<td>948</td>
</tr>
<tr>
<td>HRTIM_MISR</td>
<td>947</td>
</tr>
<tr>
<td>HRTIM_MPER</td>
<td>951</td>
</tr>
<tr>
<td>HRTIM_MREP</td>
<td>952</td>
</tr>
<tr>
<td>HRTIM_ODISR</td>
<td>1045</td>
</tr>
<tr>
<td>HRTIM_ODSR</td>
<td>1046</td>
</tr>
<tr>
<td>HRTIM_OENR</td>
<td>1044</td>
</tr>
<tr>
<td>HRTIM_OUTxR</td>
<td>1029</td>
</tr>
<tr>
<td>HRTIM_PERxR</td>
<td>966</td>
</tr>
<tr>
<td>HRTIM_REPxR</td>
<td>968</td>
</tr>
<tr>
<td>HRTIM_RXSTAR</td>
<td>992</td>
</tr>
<tr>
<td>HRTIM_RXSTBR</td>
<td>994</td>
</tr>
<tr>
<td>HRTIM_RXSTCR</td>
<td>996</td>
</tr>
<tr>
<td>HRTIM_RXSTDR</td>
<td>998</td>
</tr>
<tr>
<td>HRTIM_RXSTER</td>
<td>1000</td>
</tr>
<tr>
<td>HRTIM_RXSTFR</td>
<td>1002</td>
</tr>
<tr>
<td>HRTIM_RXSTx1R</td>
<td>981</td>
</tr>
<tr>
<td>HRTIM_RXSTx2R</td>
<td>986</td>
</tr>
<tr>
<td>HRTIM_SETx1R</td>
<td>978</td>
</tr>
<tr>
<td>HRTIM_SETx2R</td>
<td>983</td>
</tr>
<tr>
<td>HRTIM_TIMx2R</td>
<td>955</td>
</tr>
<tr>
<td>HRTIM_TIMxCR2</td>
<td>1033</td>
</tr>
<tr>
<td>HRTIM_TIMxDIER</td>
<td>962</td>
</tr>
<tr>
<td>HRTIM_TIMxEEFR3</td>
<td>1036</td>
</tr>
<tr>
<td>HRTIM_TIMxICR</td>
<td>961</td>
</tr>
<tr>
<td>HRTIM_TIMxISR</td>
<td>959</td>
</tr>
<tr>
<td>Index</td>
<td></td>
</tr>
<tr>
<td>-------</td>
<td>---</td>
</tr>
<tr>
<td>804, 806, 808, 810, 812, 814</td>
<td>OPAMPx_TCMR</td>
</tr>
<tr>
<td>801</td>
<td>OPAMP6_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP5_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>795</td>
<td>OPAMP4_CSR</td>
</tr>
<tr>
<td>792</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>786</td>
<td>OPAMP1_CSR</td>
</tr>
<tr>
<td>789</td>
<td>OPAMP2_CSR</td>
</tr>
<tr>
<td>798</td>
<td>OPAMP3_CSR</td>
</tr>
<tr>
<td>Index</td>
<td>RM0440</td>
</tr>
<tr>
<td>-------</td>
<td>--------</td>
</tr>
<tr>
<td>RCC_APB1ENR2</td>
<td>311</td>
</tr>
<tr>
<td>RCC_APB1RSTR1</td>
<td>301</td>
</tr>
<tr>
<td>RCC_APB1RSTR2</td>
<td>303</td>
</tr>
<tr>
<td>RCC_APB1SMENR1</td>
<td>317</td>
</tr>
<tr>
<td>RCC_APB1SMENR2</td>
<td>320</td>
</tr>
<tr>
<td>RCC_APB2ENR</td>
<td>312</td>
</tr>
<tr>
<td>RCC_APB2RSTR</td>
<td>303</td>
</tr>
<tr>
<td>RCC_BDCR</td>
<td>325</td>
</tr>
<tr>
<td>RCC_CICR</td>
<td>329</td>
</tr>
<tr>
<td>RCC_CIFR</td>
<td>324</td>
</tr>
<tr>
<td>RCC_CIER</td>
<td>324</td>
</tr>
<tr>
<td>RCC_CRRCR</td>
<td>328</td>
</tr>
<tr>
<td>RCC_CSR</td>
<td>327</td>
</tr>
<tr>
<td>RCC_ICSCR</td>
<td>288</td>
</tr>
<tr>
<td>RCC_PLLCFGR</td>
<td>291</td>
</tr>
<tr>
<td>RNG_CR</td>
<td>827</td>
</tr>
<tr>
<td>RNG_DR</td>
<td>829</td>
</tr>
<tr>
<td>RNG_SR</td>
<td>828</td>
</tr>
<tr>
<td>RTC_ALRMAR</td>
<td>1584</td>
</tr>
<tr>
<td>RTC_ALRMASSR</td>
<td>1585</td>
</tr>
<tr>
<td>RTC_ALRMBR</td>
<td>1586</td>
</tr>
<tr>
<td>RTC_ALRMBSSR</td>
<td>1587</td>
</tr>
<tr>
<td>RTC_CALR</td>
<td>1580</td>
</tr>
<tr>
<td>RTC_CCR</td>
<td>1576</td>
</tr>
<tr>
<td>RTC_CR</td>
<td>1573</td>
</tr>
<tr>
<td>RTC_CISR</td>
<td>1573</td>
</tr>
<tr>
<td>RTC_MISR</td>
<td>1588</td>
</tr>
<tr>
<td>RTC_PRER</td>
<td>1575</td>
</tr>
<tr>
<td>RTC_SCR</td>
<td>1589</td>
</tr>
<tr>
<td>RTC_SHIFTR</td>
<td>1581</td>
</tr>
<tr>
<td>RTC_SR</td>
<td>1587</td>
</tr>
<tr>
<td>RTC SSR</td>
<td>1573</td>
</tr>
<tr>
<td>RTC_TR</td>
<td>1571</td>
</tr>
<tr>
<td>RTC_TSDR</td>
<td>1582</td>
</tr>
<tr>
<td>RTC_TSSSR</td>
<td>1583</td>
</tr>
<tr>
<td>RTC_TSTR</td>
<td>1582</td>
</tr>
<tr>
<td>RTC_WPR</td>
<td>1579</td>
</tr>
<tr>
<td>RTC_WUTR</td>
<td>1576</td>
</tr>
<tr>
<td>SAI_ACMR</td>
<td>1843</td>
</tr>
<tr>
<td>SAI_ACR1</td>
<td>1843</td>
</tr>
<tr>
<td>SAI_ACR2</td>
<td>1845</td>
</tr>
<tr>
<td>SAI_ADR</td>
<td>1854</td>
</tr>
<tr>
<td>SAI_AFRCR</td>
<td>1847</td>
</tr>
<tr>
<td>SAI_AIM</td>
<td>1849</td>
</tr>
</tbody>
</table>

T

<table>
<thead>
<tr>
<th>Index</th>
<th>RM0440</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAMP_BKPxR</td>
<td>1606</td>
</tr>
<tr>
<td>TAMP_CR1</td>
<td>1599</td>
</tr>
<tr>
<td>TAMP_CR2</td>
<td>1600</td>
</tr>
<tr>
<td>TAMP_FLTCR</td>
<td>1601</td>
</tr>
<tr>
<td>TAMP_IER</td>
<td>1602</td>
</tr>
<tr>
<td>TAMP_MISR</td>
<td>1604</td>
</tr>
<tr>
<td>TAMP_MMEMRMP</td>
<td>1605</td>
</tr>
<tr>
<td>TAMP_SR</td>
<td>1603</td>
</tr>
<tr>
<td>TIM15_AF1</td>
<td>1427</td>
</tr>
<tr>
<td>TIM15_AF2</td>
<td>1429</td>
</tr>
<tr>
<td>TIM15_ARR</td>
<td>1420</td>
</tr>
<tr>
<td>TIM15_BDTR</td>
<td>1422</td>
</tr>
<tr>
<td>TIM15_CCER</td>
<td>1416</td>
</tr>
<tr>
<td>TIM15_CCMR1</td>
<td>1412-1413</td>
</tr>
<tr>
<td>TIM15_CCR1</td>
<td>1421</td>
</tr>
<tr>
<td>TIM15_CCR2</td>
<td>1422</td>
</tr>
<tr>
<td>TIM15_CNT</td>
<td>1419</td>
</tr>
<tr>
<td>TIM15_CR1</td>
<td>1403</td>
</tr>
</tbody>
</table>

2136/2138 RM0440 Rev 8
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM15_CR2</td>
<td></td>
<td>1404</td>
</tr>
<tr>
<td>TIM15_DCR</td>
<td></td>
<td>1430</td>
</tr>
<tr>
<td>TIM15_DIER</td>
<td></td>
<td>1408</td>
</tr>
<tr>
<td>TIM15_DMAR</td>
<td></td>
<td>1430</td>
</tr>
<tr>
<td>TIM15_DTR2</td>
<td></td>
<td>1425</td>
</tr>
<tr>
<td>TIM15_EGR</td>
<td></td>
<td>1411</td>
</tr>
<tr>
<td>TIM15_PSC</td>
<td></td>
<td>1419</td>
</tr>
<tr>
<td>TIM15_RCR</td>
<td></td>
<td>1408</td>
</tr>
<tr>
<td>TIM15_SMCR</td>
<td></td>
<td>1411</td>
</tr>
<tr>
<td>TIM15_SR</td>
<td></td>
<td>1409</td>
</tr>
<tr>
<td>TIM15_TISEL</td>
<td></td>
<td>1426</td>
</tr>
<tr>
<td>TIMx_AF1</td>
<td></td>
<td>1226, 1347, 1452</td>
</tr>
<tr>
<td>TIMx_AF2</td>
<td></td>
<td>1229, 1348, 1455</td>
</tr>
<tr>
<td>TIMx_ARR</td>
<td></td>
<td>1212, 1337, 1446, 1477</td>
</tr>
<tr>
<td>TIMx_BDTR</td>
<td></td>
<td>1216, 1446</td>
</tr>
<tr>
<td>TIMx_CCER</td>
<td></td>
<td>1198, 1354, 1422</td>
</tr>
<tr>
<td>TIMx_CCMR1</td>
<td></td>
<td>1198, 1200, 1326, 1328, 1439-1440</td>
</tr>
<tr>
<td>TIMx_CCMR2</td>
<td></td>
<td>1203-1204, 1330-1331</td>
</tr>
<tr>
<td>TIMx_CCMR3</td>
<td></td>
<td>1222</td>
</tr>
<tr>
<td>TIMx_CCR1</td>
<td></td>
<td>1213, 1338-1339, 1447</td>
</tr>
<tr>
<td>TIMx_CCR2</td>
<td></td>
<td>1213, 1339-1430</td>
</tr>
<tr>
<td>TIMx_CCR3</td>
<td></td>
<td>1214, 1341-1342</td>
</tr>
<tr>
<td>TIMx_CCR4</td>
<td></td>
<td>1215, 1343-1434</td>
</tr>
<tr>
<td>TIMx_CCR5</td>
<td></td>
<td>1220</td>
</tr>
<tr>
<td>TIMx_CCR6</td>
<td></td>
<td>1221</td>
</tr>
<tr>
<td>TIMx_CNT</td>
<td></td>
<td>1211, 1335-1336, 1445, 1476</td>
</tr>
<tr>
<td>TIMx_CR1</td>
<td></td>
<td>1184, 1315, 1434, 1473</td>
</tr>
<tr>
<td>TIMx_CR2</td>
<td></td>
<td>1185, 1316, 1435, 1475</td>
</tr>
<tr>
<td>TIMx_DCR</td>
<td></td>
<td>1231, 1349, 1456</td>
</tr>
<tr>
<td>TIMx_DIER</td>
<td></td>
<td>1193, 1222, 1436, 1475</td>
</tr>
<tr>
<td>TIMx_DMAR</td>
<td></td>
<td>1232, 1330, 1456</td>
</tr>
<tr>
<td>TIMx_DTR2</td>
<td></td>
<td>1223, 1451</td>
</tr>
<tr>
<td>TIMx_ECR</td>
<td></td>
<td>1224, 1345</td>
</tr>
<tr>
<td>TIMx_EGR</td>
<td></td>
<td>1197, 1325, 1438, 1476</td>
</tr>
<tr>
<td>TIMx_OR1</td>
<td></td>
<td>1455</td>
</tr>
<tr>
<td>TIMx_PSC</td>
<td></td>
<td>1211, 1336, 1445, 1477</td>
</tr>
<tr>
<td>TIMx_RCR</td>
<td></td>
<td>1212, 1446</td>
</tr>
<tr>
<td>TIMx_SMCR</td>
<td></td>
<td>1189, 1318</td>
</tr>
<tr>
<td>TIMx_SR</td>
<td></td>
<td>1194, 1323, 1437, 1476</td>
</tr>
<tr>
<td>TIMx_TISEL</td>
<td></td>
<td>1225, 1346, 1452</td>
</tr>
<tr>
<td>UCPD_RX_PAYSZR</td>
<td></td>
<td>2082</td>
</tr>
<tr>
<td>UCPD_RXDR</td>
<td></td>
<td>2083</td>
</tr>
<tr>
<td>UCPD_SR</td>
<td></td>
<td>2076</td>
</tr>
<tr>
<td>UCPD_TX_ORDSETR</td>
<td></td>
<td>2080</td>
</tr>
<tr>
<td>UCPD_TX_PAYSZR</td>
<td></td>
<td>2080</td>
</tr>
<tr>
<td>USB_ADDRn_RX</td>
<td></td>
<td>2044</td>
</tr>
<tr>
<td>USB_ADDRn_TX</td>
<td></td>
<td>2043</td>
</tr>
<tr>
<td>USB_BCDR</td>
<td></td>
<td>2037</td>
</tr>
<tr>
<td>USB_BTABLE</td>
<td></td>
<td>2036</td>
</tr>
<tr>
<td>USB_CNTR</td>
<td></td>
<td>2030</td>
</tr>
<tr>
<td>USB_COUNTn_RX</td>
<td></td>
<td>2044</td>
</tr>
<tr>
<td>USB_COUNTn_TX</td>
<td></td>
<td>2043</td>
</tr>
<tr>
<td>USB_DADDR</td>
<td></td>
<td>2035</td>
</tr>
<tr>
<td>USB_EPnR</td>
<td></td>
<td>2038</td>
</tr>
<tr>
<td>USB_FNR</td>
<td></td>
<td>2035</td>
</tr>
<tr>
<td>USB_ISTR</td>
<td></td>
<td>2032</td>
</tr>
<tr>
<td>USB_LPMCSR</td>
<td></td>
<td>2036</td>
</tr>
<tr>
<td>VREFBUF_CCR</td>
<td></td>
<td>765</td>
</tr>
<tr>
<td>VREFBUF_CSR</td>
<td></td>
<td>764</td>
</tr>
<tr>
<td>WWDG_CFR</td>
<td></td>
<td>1948</td>
</tr>
<tr>
<td>WWDG_CR</td>
<td></td>
<td>1948</td>
</tr>
<tr>
<td>WWDG_SR</td>
<td></td>
<td>1949</td>
</tr>
</tbody>
</table>

**Index**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved