

RM0313 Reference manual

STM32F37xxx advanced Arm[®]-based 32-bit MCUs

Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32F373Cx/Rx/Vx and STM32F378Cx/Rx/Vx microcontroller memory and peripherals. The STM32F373Cx/Rx/Vx and STM32F378Cx/Rx/Vx are referred to as STM32F37xxx throughout the document, unless otherwise specified.

The STM32F37xxx is a family of microcontrollers with different memory sizes, packages, and peripherals.

For ordering information, mechanical and electrical device characteristics refer to the STM32F37xxx datasheet.

For information on the Arm[®] Cortex[®]-M4 core with FPU, refer to the STM32F3xx/STM32F4xx programming manual (PM0214).

STM32F37xxx microcontrollers include ST state-of-the-art patented technology.

Related documents

Available from STMicroelectronics web site www.st.com:

- STM32F373xx and STM32F378xx datasheets.
- STM32F3xx/F4xx Cortex[®]-M4 programming manual (PM0214).
- STM32F373xx errata sheet (ES0189).
- STM32F378xx errata sheet (ES0230).

September 2023 RM0313 Rev 7 1/913

Contents RM0313

Contents

1	Doc	ımentation conventions	36			
	1.1	General information	36			
	1.2	List of abbreviations for registers	36			
	1.3	Glossary	37			
	1.4	Availability of peripherals	37			
2	Syst	em architecture and memory overview	38			
	2.1	System architecture 3	38			
		2.1.1 S0: I-bus	38			
		2.1.2 S1: D-bus	39			
		2.1.3 S2: S-bus	39			
		2.1.4 S3, S4: DMA-bus	39			
		2.1.5 BusMatrix-S (5M5S)	39			
	2.2	Memory organization	1 0			
		2.2.1 Introduction	40			
		2.2.2 Memory map and register boundary addresses	41			
	2.3	Embedded SRAM	1 6			
		2.3.1 Parity check	46			
	2.4	Bit banding				
	2.5	Flash memory overview				
	2.6	Boot configuration				
3	Emb	edded flash memory4	19			
	3.1	Flash main features	19			
	3.2	Flash memory functional description	19			
		3.2.1 Flash memory organization	49			
		3.2.2 Read operations	50			
		3.2.3 Flash program and erase operations	52			
	3.3	Memory protection	58			
		3.3.1 Read protection (RDP)	58			
		3.3.2 Write protection	60			
		3.3.3 Option byte block write protection	31			
	3.4	Flash interrupts	31			



	3.5	Flash	register description	62
		3.5.1	Flash access control register (FLASH_ACR)	62
		3.5.2	Flash key register (FLASH_KEYR)	62
		3.5.3	Flash option key register (FLASH_OPTKEYR)	63
		3.5.4	Flash status register (FLASH_SR)	63
		3.5.5	Flash control register (FLASH_CR)	64
		3.5.6	Flash address register (FLASH_AR)	65
		3.5.7	Option byte register (FLASH_OBR)	66
		3.5.8	Write protection register (FLASH_WRPR)	67
	3.6	Flash	register map	67
4	Opti	on byte	description	69
5	Cycl	ic redui	ndancy check calculation unit (CRC)	72
	5.1		uction	
	5.2	CRC n	nain features	72
	5.3		unctional description	
	0.0	5.3.1	CRC block diagram	
		5.3.2	CRC internal signals	
		5.3.3	CRC operation	
	5.4	CRC r	egisters	
	-	5.4.1	CRC data register (CRC_DR)	
		5.4.2	CRC independent data register (CRC_IDR)	
		5.4.3	CRC control register (CRC_CR)	
		5.4.4	CRC initial value (CRC_INIT)	
		5.4.5	CRC polynomial (CRC_POL)	77
		5.4.6	CRC register map	
6	Pow	er conti	rol (PWR)	79
	6.1	Power	supplies	79
		6.1.1	Independent A/D and D/A converter supply and reference voltage .	81
		6.1.2	Correct grounding for analog applications	82
		6.1.3	Battery backup domain	
		6.1.4	Voltage regulator	85
	6.2	Power	supply supervisor	85
		6.2.1	Power on reset (POR)/power down reset (PDR)	
			, , , ,	

		6.2.2	Programmable voltage detector (PVD)	87
		6.2.3	External NPOR signal	87
	6.3	Low-po	ower modes	88
		6.3.1	Slowing down system clocks	88
		6.3.2	Peripheral clock gating	89
		6.3.3	Low power modes	89
		6.3.4	Sleep mode	90
		6.3.5	Stop mode	90
		6.3.6	Standby mode	92
		6.3.7	Auto-wakeup from low-power mode	94
	6.4	Power	control registers	95
		6.4.1	Power control register (PWR_CR)	95
		6.4.2	Power control/status register (PWR_CSR)	97
		6.4.3	PWR register map	99
7	Rese	et and cl	lock control (RCC)	100
	7.1	Reset		100
		7.1.1	Power reset	100
		7.1.2	System reset	100
		7.1.3	RTC domain reset	101
	7.2	Clocks		102
		7.2.1	HSE clock	105
		7.2.2	HSI clock	107
		7.2.3	PLL	107
		7.2.4	LSE clock	107
		7.2.5	LSI clock	108
		7.2.6	System clock (SYSCLK) selection	108
		7.2.7	Clock security system (CSS)	109
		7.2.8	ADC clock	109
		7.2.9	SDADC clock	109
		7.2.10	RTC clock	109
		7.2.11	Watchdog clock	110
		7.2.12	Clock-out capability	110
		7.2.13	Internal/external clock measurement using TIM14	111
	7.3	Low-po	ower modes	
	7.4	RCC re	egisters	

		7.4.1	Clock control register (RCC_CR)	113	
		7.4.2	Clock configuration register (RCC_CFGR)		
		7.4.3	Clock interrupt register (RCC_CIR)		
		7.4.4	APB2 peripheral reset register (RCC_APB2RSTR)		
		7.4.5	APB1 peripheral reset register (RCC_APB1RSTR)		
		7.4.6	AHB peripheral clock enable register (RCC_AHBENR)		
		7.4.7	APB2 peripheral clock enable register (RCC APB2ENR)		
		7.4.8	APB1 peripheral clock enable register (RCC_APB1ENR)		
		7.4.9	RTC domain control register (RCC BDCR)		
		7.4.10	Control/status register (RCC CSR)		
		7.4.11	AHB peripheral reset register (RCC_AHBRSTR)		
		7.4.12	Clock configuration register 2 (RCC_CFGR2)		
		7.4.13	Clock configuration register 3 (RCC_CFGR3)		
		7.4.14	RCC register map		
			The state of the s		
8	Gene	eral-pur	pose I/Os (GPIO)	143	
	8.1	Introdu	ction	143	
	8.2	GPIO main features			
	8.3	GPIO f	unctional description	143	
		8.3.1	General-purpose I/O (GPIO)	145	
		8.3.2	I/O pin alternate function multiplexer and mapping	146	
		8.3.3	I/O port control registers	147	
		8.3.4	I/O port data registers	147	
		8.3.5	I/O data bitwise handling	147	
		8.3.6	GPIO locking mechanism	147	
		8.3.7	I/O alternate function input/output	148	
		8.3.8	External interrupt/wake-up lines	148	
		8.3.9	Input configuration	148	
		8.3.10	Output configuration	149	
		8.3.11	Alternate function configuration	150	
		8.3.12	Analog configuration	151	
		8.3.13	Using the HSE or LSE oscillator pins as GPIOs	152	
		8.3.14	Using the GPIO pins in the RTC supply domain	152	
	8.4	GPIO r	registers	153	
		8.4.1	GPIO port mode register (GPIOx_MODER) (x =A to F)	153	

Contents RM0313

		8.4.2	GPIO port output type register (GPIOx_OTYPER) (x = A to F)	153	
		8.4.3	GPIO port output speed register (GPIOx_OSPEEDR) (x = A to F)	154	
		8.4.4	GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to F)	154	
		8.4.5	GPIO port input data register (GPIOx_IDR) (x = A to F)	155	
		8.4.6	GPIO port output data register (GPIOx_ODR) (x = A to F)	155	
		8.4.7	GPIO port bit set/reset register (GPIOx_BSRR) (x = A to F)	156	
		8.4.8	GPIO port configuration lock register (GPIOx_LCKR) (x = A, B, and D)	156	
		8.4.9	GPIO alternate function low register (GPIOx_AFRL) (x = A to E)	157	
		8.4.10	GPIO alternate function high register (GPIOx_AFRH) (x = A to F)	158	
		8.4.11	GPIO port bit reset register (GPIOx_BRR) (x = A to F)	158	
		8.4.12	GPIO register map	159	
9	System configuration controller (SYSCFG)				
	9.1	SYSCE	G registers	161	
		9.1.1	SYSCFG configuration register 1 (SYSCFG_CFGR1)	161	
		9.1.2	SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)	163	
		9.1.3	SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)	164	
		9.1.4	SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)	164	
		9.1.5	SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)	165	
		9.1.6	SYSCFG configuration register 2 (SYSCFG_CFGR2)	165	
		9.1.7	SYSCFG register maps	167	
10	Direc	ct memo	ory access controller (DMA)	168	
	10.1	Introdu	iction	168	
	10.2	DMA m	nain features	168	
	10.3	DMA in	mplementation	169	
		10.3.1	DMA1 and DMA2	169	
		10.3.2	DMA request mapping	169	

	10.4	DMA functional description		
		10.4.1	DMA block diagram	. 172
		10.4.2	DMA transfers	. 173
		10.4.3	DMA arbitration	. 174
		10.4.4	DMA channels	. 175
		10.4.5	DMA data width, alignment, and endianness	. 179
		10.4.6	DMA error management	. 180
	10.5	DMA in	terrupts	181
	10.6	DMA re	egisters	181
		10.6.1	DMA interrupt status register (DMA_ISR)	. 181
		10.6.2	DMA interrupt flag clear register (DMA_IFCR)	. 184
		10.6.3	DMA channel x configuration register (DMA_CCRx)	. 185
		10.6.4	DMA channel x number of data to transfer register (DMA_CNDTRx)	. 188
		10.6.5	DMA channel x peripheral address register (DMA_CPARx)	. 188
		10.6.6	DMA channel x memory address register (DMA_CMARx)	. 189
		10.6.7	DMA register map	. 189
11	Inter	rupts ar	nd events	192
	11.1	Nested	vectored interrupt controller (NVIC)	192
		11.1.1	NVIC main features	. 192
		11.1.2	SysTick calibration value register	. 192
		11.1.3	Interrupt and exception vectors	. 192
	11.2	Extend	ed interrupts and events controller (EXTI)	195
		11.2.1	Main features	. 196
		11.2.2	Block diagram	. 196
		11.2.3	Wake-up event management	. 197
		11.2.4	Asynchronous Internal Interrupts	. 197
		11.2.5	Functional description	. 198
		11.2.6	External and internal interrupt/event line mapping	. 199
	11.3	EXTI re	egisters	200
		11.3.1	Interrupt mask register (EXTI_IMR)	. 200
		11.3.2	Event mask register (EXTI_EMR)	. 200
		11.3.3	Rising trigger selection register (EXTI_RTSR)	. 201
		11.3.4	Falling trigger selection register (EXTI_FTSR)	. 201
		11.3.5	Software interrupt event register (EXTI_SWIER)	. 202
		11.3.6	Pending register (EXTI_PR)	. 202

		11.3.7	EXTI register map	. 203
12	Analo	g-to-di	gital converter (ADC)	204
	12.1	ADC int	troduction	204
	12.2	ADC ma	ain features	204
	12.3	ADC fu	nctional description	205
		12.3.1	ADC on-off control	
		12.3.2	ADC clock	. 206
		12.3.3	Channel selection	. 206
		12.3.4	Single conversion mode	. 207
		12.3.5	Continuous conversion mode	. 207
		12.3.6	Timing diagram	. 207
		12.3.7	Analog watchdog	. 208
		12.3.8	Scan mode	. 209
		12.3.9	Injected channel management	. 209
		12.3.10	Discontinuous mode	. 210
	12.4	Calibrat	tion	.211
	12.5	Data ali	gnment	211
	12.6	Channe	el-by-channel programmable sample time	212
	12.7	Conver	sion on external trigger	212
	12.8	DMA re	quest	213
	12.9	Temper	ature sensor and internal reference voltage	213
	12.10	Battery	voltage monitoring	215
	12.11	ADC int	terrupts	215
	12.12	ADC re	gisters	216
		12.12.1	ADC status register (ADC_SR)	. 216
		12.12.2	ADC control register 1 (ADC_CR1)	. 217
		12.12.3	ADC control register 2 (ADC_CR2)	. 219
		12.12.4	ADC sample time register 1 (ADC_SMPR1)	. 221
		12.12.5	ADC sample time register 2 (ADC_SMPR2)	. 222
		12.12.6	ADC injected channel data offset register x (ADC_JOFRx) (x=14) .	. 222
		12.12.7	ADC watchdog high threshold register (ADC_HTR)	. 223
		12.12.8	ADC watchdog low threshold register (ADC_LTR)	. 223
		12.12.9	ADC regular sequence register 1 (ADC_SQR1)	. 224
		12.12.10	ADC regular sequence register 2 (ADC_SQR2)	. 225
		12.12.11	ADC regular sequence register 3 (ADC_SQR3)	. 226

		12.12.12	ADC injected sequence register (ADC_JSQR)	. 227
		12.12.13	ADC injected data register x (ADC_JDRx) (x= 14)	. 228
		12.12.14	ADC regular data register (ADC_DR)	. 228
	12.13	ADC reg	gister map	228
13	Siama	a-delta a	analog-to-digital converter (SDADC)	231
	13.1		tion	
	13.2		main features	
	13.3		pins	
	13.4	SDADC	clock	233
	13.5	SDADC	functional description	
		13.5.1	SDADC on-off control	. 234
		13.5.2	Power down and Standby low-power modes	. 235
		13.5.3	SDADC clock	. 235
		13.5.4	Channel selection	. 235
		13.5.5	Differential and single-ended modes	. 236
		13.5.6	Configuring the analog inputs	. 240
		13.5.7	Launching calibration and determining the offset values	. 240
		13.5.8	Launching conversions	. 241
		13.5.9	Continuous and fast continuous modes	. 241
		13.5.10	Request precedence	. 242
		13.5.11	Launching conversions with deterministic timing	. 243
		13.5.12	Reference voltage	. 243
		13.5.13	Analog input signal ranges	. 244
		13.5.14	Input impedance of SDADC analog input and VREFSD reference voltage	. 245
	13.6	SDADC	registers	247
		13.6.1	Register write protection	. 247
		13.6.2	SDADC control register 1 (SDADC_CR1)	. 247
		13.6.3	SDADC control register 2 (SDADC_CR2)	. 250
		13.6.4	SDADC interrupt and status register (SDADC_ISR)	. 253
		13.6.5	SDADC interrupt and status clear register (SDADC_CLRISR)	. 255
		13.6.6	SDADC injected channel group selection register (SDADC_JCHGR)	256
		13.6.7	SDADC configuration 0 register (SDADC_CONF0R)	. 257
		13.6.8	SDADC configuration 1 register (SDADC_CONF1R)	. 258
		13.6.9	SDADC configuration 2 register (SDADC_CONF2R)	. 259
		13.6.10	SDADC channel configuration register 1 (SDADC_CONFCHR1)	. 260

Contents RM0313

		13.6.11	SDADC channel configuration register 2 (SDADC_CONFCHR2) .	260	
		13.6.12	SDADC data register for injected group (SDADC_JDATAR)	261	
		13.6.13	SDADC data register for the regular channel (SDADC_RDATAR)	262	
		13.6.14	SDADC1 and SDADC2 injected data register (SDADC_JDATA12F	₹) . 263	
		13.6.15	SDADC1 and SDADC2 regular data register (SDADC_RDATA12R	. 264	
		13.6.16	SDADC1 and SDADC3 injected data register (SDADC_JDATA13F	₹) . 265	
		13.6.17	SDADC1 and SDADC3 regular data register (SDADC_RDATA13R	. 266	
		13.6.18	SDADC register map	267	
14	Digita	al-to-ana	alog converter (DAC1 and DAC2)	269	
	14.1	Introduc	ction	269	
	14.2	DAC1/2	2 main features	269	
	14.3	DAC ou	utput buffer enable	271	
	14.4		· nannel enable		
	14.5	Single r	mode functional description	272	
		14.5.1	DAC data format	272	
		14.5.2	DAC channel conversion	272	
		14.5.3	DAC output voltage	273	
		14.5.4	DAC trigger selection	274	
	14.6	Dual-m	ode functional description	275	
		14.6.1	DAC data format	275	
		14.6.2	DAC channel conversion in dual mode	275	
		14.6.3	Description of dual conversion modes	275	
		14.6.4	DAC output voltage	279	
		14.6.5	DAC trigger selection	279	
	14.7	Noise g	eneration	279	
	14.8	Triangle-wave generation			
	14.9	DMA re	quest	281	
	14.10	DAC re	gisters	282	
		14.10.1	DAC control register (DAC_CR)	282	
		14.10.2	DAC software trigger register (DAC_SWTRIGR)	286	
		14.10.3	DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)	286	
		14.10.4	DAC channel1 12-bit left-aligned data holding register (DAC_DHR12L1)	287	
		14.10.5	DAC channel1 8-bit right-aligned data holding register (DAC DHR8R1)	287	

		14.10.6	DAC channel2 12-bit right-aligned data holding register (DAC_DHR12R2)	287
		14.10.7	DAC channel2 12-bit left-aligned data holding register (DAC_DHR12L2)	288
		14.10.8	DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)	288
		14.10.9	Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)	289
		14.10.10	Dual DAC 12-bit left-aligned data holding register (DAC_DHR12LD)	289
		14.10.11	Dual DAC 8-bit right-aligned data holding register (DAC_DHR8RD)	289
		14.10.12	P. DAC channel1 data output register (DAC_DOR1)	290
		14.10.13	B DAC channel2 data output register (DAC_DOR2)	290
		14.10.14	DAC status register (DAC_SR)	290
		14.10.15	DAC register map	292
15	Com	parator	(COMP)	294
	15.1	Introduc	ction	294
	15.2	COMP	main features	294
	15.3	COMP	functional description	295
		15.3.1	COMP block diagram	295
		15.3.2	COMP pins and internal signals	295
		15.3.3	COMP reset and clocks	296
		15.3.4	Comparator LOCK mechanism	296
		15.3.5	Hysteresis	296
		15.3.6	Power mode	297
	15.4	COMP i	interrupts	297
	15.5	COMP	registers	297
		15.5.1	COMP control and status register (COMP_CSR)	297
		15.5.2	COMP register map	301
16	Gene	ral-purp	oose timers (TIM2 to TIM5, TIM19)	302
	16.1	TIM2 to	TIM5/TIM19 introduction	302
	16.2	TIM2 to	TIM5/TIM19 main features	302
	16.3	TIM2 to	TIM5/TIM19 functional description	304
		16.3.1	Time-base unit	304
		16.3.2	Counter modes	306

		16.3.3	Clock selection	. 316
		16.3.4	Capture/compare channels	. 320
		16.3.5	Input capture mode	. 322
		16.3.6	PWM input mode	. 324
		16.3.7	Forced output mode	. 324
		16.3.8	Output compare mode	. 325
		16.3.9	PWM mode	. 326
		16.3.10	One-pulse mode	. 329
		16.3.11	Clearing the OCxREF signal on an external event	. 330
		16.3.12	Encoder interface mode	. 331
		16.3.13	Timer input XOR function	. 333
		16.3.14	Timers and external trigger synchronization	. 334
		16.3.15	Timer synchronization	. 338
		16.3.16	Debug mode	. 343
	16.4	TIM2 to	TIM5/TIM19 registers	344
		16.4.1	TIMx control register 1 (TIMx_CR1)	. 344
		16.4.2	TIMx control register 2 (TIMx_CR2)	. 346
		16.4.3	TIMx slave mode control register (TIMx_SMCR)	. 347
		16.4.4	TIMx DMA/Interrupt enable register (TIMx_DIER)	. 349
		16.4.5	TIMx status register (TIMx_SR)	. 350
		16.4.6	TIMx event generation register (TIMx_EGR)	. 352
		16.4.7	TIMx capture/compare mode register 1 (TIMx_CCMR1)	. 353
		16.4.8	TIMx capture/compare mode register 2 (TIMx_CCMR2)	. 356
		16.4.9	TIMx capture/compare enable register (TIMx_CCER)	. 357
		16.4.10	TIMx counter (TIMx_CNT)	. 359
		16.4.11	TIMx prescaler (TIMx_PSC)	. 359
		16.4.12	TIMx auto-reload register (TIMx_ARR)	. 359
		16.4.13	TIMx capture/compare register 1 (TIMx_CCR1)	. 360
		16.4.14	TIMx capture/compare register 2 (TIMx_CCR2)	. 360
		16.4.15	TIMx capture/compare register 3 (TIMx_CCR3)	. 362
		16.4.16	TIMx capture/compare register 4 (TIMx_CCR4)	. 362
		16.4.17	TIMx DMA control register (TIMx_DCR)	. 363
		16.4.18	TIMx DMA address for full transfer (TIMx_DMAR)	. 363
	16.5	TIMx re	gister map	365
17	Gene	ral-purp	ose timers (TIM12/13/14)	367
	17.1		3/14 introduction	

17.2	TIM12/	13/14 main features	367
	17.2.1	TIM12 main features	367
17.3	TIM13/	TIM14 main features	369
17.4	TIM12/	13/14 functional description	370
	17.4.1	Time-base unit	370
	17.4.2	Counter modes	372
	17.4.3	Clock selection	375
	17.4.4	Capture/compare channels	377
	17.4.5	Input capture mode	379
	17.4.6	PWM input mode (only for TIM12)	380
	17.4.7	Forced output mode	381
	17.4.8	Output compare mode	381
	17.4.9	PWM mode	382
	17.4.10	One-pulse mode (only for TIM12)	384
	17.4.11	TIM12 external trigger synchronization	385
	17.4.12	Timer synchronization (TIM12)	388
	17.4.13	Debug mode	388
17.5	TIM12 r	registers	389
	17.5.1	TIM12 control register 1 (TIMx_CR1)	389
	17.5.2	TIM12 slave mode control register (TIMx_SMCR)	390
	17.5.3	TIM12 Interrupt enable register (TIMx_DIER)	391
	17.5.4	TIM12 status register (TIMx_SR)	392
	17.5.5	TIM12 event generation register (TIMx_EGR)	394
	17.5.6	TIM12 capture/compare mode register 1 (TIMx_CCMR1)	395
	17.5.7	TIM12 capture/compare enable register (TIMx_CCER)	398
	17.5.8	TIM12 counter (TIMx_CNT)	399
	17.5.9	TIM12 prescaler (TIMx_PSC)	399
	17.5.10	TIM12 auto-reload register (TIMx_ARR)	399
	17.5.11	TIM12 capture/compare register 1 (TIMx_CCR1)	399
	17.5.12	TIM12 capture/compare register 2 (TIMx_CCR2)	400
	17.5.13	TIM12 register map	400
17.6	TIM13/	14 registers	403
	17.6.1	TIM13/14 control register 1 (TIMx_CR1)	403
	17.6.2	TIM13/14 Interrupt enable register (TIMx_DIER)	404
	17.6.3	TIM13/14 status register (TIMx_SR)	404
	17.6.4	TIM13/14 event generation register (TIMx_EGR)	405

		17.6.5	TIM13/14 capture/compare mode register 1 (TIMx_CCMR1)	406
		17.6.6	TIM13/14 capture/compare enable register (TIMx_CCER)	409
		17.6.7	TIM13/14 counter (TIMx_CNT)	410
		17.6.8	TIM13/14 prescaler (TIMx_PSC)	410
		17.6.9	TIM13/14 auto-reload register (TIMx_ARR)	410
		17.6.10	TIM13/14 capture/compare register 1 (TIMx_CCR1)	411
		17.6.11	TIM14 option register (TIM14_OR)	412
		17.6.12	TIM13/14 register map	412
18	Gene	ral-purp	oose timers (TIM15/16/17)	414
	18.1	TIM15/	16/17 introduction	414
	18.2	TIM15 r	main features	414
	18.3	TIM16 a	and TIM17 main features	415
	18.4	TIM15/	16/17 functional description	418
		18.4.1	Time-base unit	418
		18.4.2	Counter modes	420
		18.4.3	Repetition counter	424
		18.4.4	Clock selection	425
		18.4.5	Capture/compare channels	427
		18.4.6	Input capture mode	430
		18.4.7	PWM input mode (only for TIM15)	431
		18.4.8	Forced output mode	431
		18.4.9	Output compare mode	432
		18.4.10	PWM mode	433
		18.4.11	Complementary outputs and dead-time insertion	434
		18.4.12	Using the break function	437
		18.4.13	One-pulse mode	440
		18.4.14	TIM15 and external trigger synchronization (only for TIM15)	442
		18.4.15	Timer synchronization	444
		18.4.16	Debug mode	444
	18.5	TIM15 r	registers	445
		18.5.1	TIM15 control register 1 (TIM15_CR1)	445
		18.5.2	TIM15 control register 2 (TIM15_CR2)	446
		18.5.3	TIM15 slave mode control register (TIM15_SMCR)	448
		18.5.4	TIM15 DMA/interrupt enable register (TIM15_DIER)	450



		18.5.5	TIM15 status register (TIM15_SR)	. 451
		18.5.6	TIM15 event generation register (TIM15_EGR)	. 452
		18.5.7	TIM15 capture/compare mode register 1 (TIM15_CCMR1)	. 453
		18.5.8	TIM15 capture/compare enable register (TIM15_CCER)	. 456
		18.5.9	TIM15 counter (TIM15_CNT)	. 459
		18.5.10	TIM15 prescaler (TIM15_PSC)	. 459
		18.5.11	TIM15 auto-reload register (TIM15_ARR)	. 459
		18.5.12	TIM15 repetition counter register (TIM15_RCR)	. 460
		18.5.13	TIM15 capture/compare register 1 (TIM15_CCR1)	. 460
		18.5.14	TIM15 capture/compare register 2 (TIM15_CCR2)	. 461
		18.5.15	TIM15 break and dead-time register (TIM15_BDTR)	. 461
		18.5.16	TIM15 DMA control register (TIM15_DCR)	. 463
		18.5.17	TIM15 DMA address for full transfer (TIM15_DMAR)	. 464
		18.5.18	TIM15 register map	. 465
	18.6	TIM16&	TIM17 registers	467
		18.6.1	TIM16&TIM17 control register 1 (TIMx_CR1)	. 467
		18.6.2	TIM16&TIM17 control register 2 (TIMx_CR2)	. 468
		18.6.3	TIM16&TIM17 DMA/interrupt enable register (TIMx_DIER)	. 470
		18.6.4	TIM16&TIM17 status register (TIMx_SR)	. 471
		18.6.5	TIM16&TIM17 event generation register (TIMx_EGR)	. 472
		18.6.6	TIM16&TIM17 capture/compare mode register 1 (TIMx_CCMR1)	. 473
		18.6.7	TIM16&TIM17 capture/compare enable register (TIMx_CCER)	. 476
		18.6.8	TIM16&TIM17 counter (TIMx_CNT)	. 479
		18.6.9	TIM16&TIM17 prescaler (TIMx_PSC)	. 479
		18.6.10	TIM16&TIM17 auto-reload register (TIMx_ARR)	. 479
		18.6.11	TIM16&TIM17 repetition counter register (TIMx_RCR)	. 480
		18.6.12	TIM16&TIM17 capture/compare register 1 (TIMx_CCR1)	. 480
		18.6.13	TIM16&TIM17 break and dead-time register (TIMx_BDTR)	. 481
		18.6.14	TIM16&TIM17 DMA control register (TIMx_DCR)	. 482
		18.6.15	TIM16&TIM17 DMA address for full transfer (TIMx_DMAR)	. 483
		18.6.16	TIM16&TIM17 register map	. 484
19	Infrar	ed inter	face (IRTIM)	486
20	Basic	timers	(TIM6/7/18)	487
	20.1	Introduc	tion	487
	20.2	TIM6/7/	18 main features	487

	20.3	TIM6/7	7/18 functional description	488	
		20.3.1	Time-base unit	488	
		20.3.2	Counting mode	490	
		20.3.3	Clock source	493	
		20.3.4	Debug mode	494	
	20.4	TIM6/7	7/18 registers	495	
		20.4.1	TIM6/7/18 control register 1 (TIMx_CR1)	495	
		20.4.2	TIM6/7/18 control register 2 (TIMx_CR2)	496	
		20.4.3	TIM6/7/18 DMA/Interrupt enable register (TIMx_DIER)	496	
		20.4.4	TIM6/7/18 status register (TIMx_SR)	497	
		20.4.5	TIM6/7/18 event generation register (TIMx_EGR)	497	
		20.4.6	TIM6/7/18 counter (TIMx_CNT)	497	
		20.4.7	TIM6/7/18 prescaler (TIMx_PSC)	498	
		20.4.8	TIM6/7/18 auto-reload register (TIMx_ARR)	498	
		20.4.9	TIM6/7/18 register map	499	
21	Inde	pendent	t watchdog (IWDG)	500	
	21.1	Introdu	ction	500	
	21.2	IWDG main features			
	21.3	IWDG ·	500		
		21.3.1	IWDG block diagram		
		21.3.2	Window option		
		21.3.3	Hardware watchdog		
		21.3.4	Behavior in Stop and Standby modes		
		21.3.5	Register access protection		
		21.3.6	Debug mode	502	
	21.4	IWDG	registers	503	
		21.4.1	IWDG key register (IWDG_KR)		
		21.4.2	IWDG prescaler register (IWDG_PR)		
		21.4.3	IWDG reload register (IWDG_RLR)		
		21.4.4	IWDG status register (IWDG_SR)		
		21.4.5	IWDG window register (IWDG_WINR)		
		21.4.6	IWDG register map	508	
22	Svst	em wind	dow watchdog (WWDG)	509	
	22.1		action		



	22.2	WWDG	main features	. 509
	22.3	WWDG	functional description	. 509
		22.3.1	WWDG block diagram	510
		22.3.2	Enabling the watchdog	510
		22.3.3	Controlling the down-counter	510
		22.3.4	How to program the watchdog timeout	510
		22.3.5	Debug mode	512
	22.4	WWDG	interrupts	. 512
	22.5	WWDG	registers	. 512
		22.5.1	WWDG control register (WWDG_CR)	513
		22.5.2	WWDG configuration register (WWDG_CFR)	513
		22.5.3	WWDG status register (WWDG_SR)	514
		22.5.4	WWDG register map	514
22	Bool	tima ala	ook (BTC)	E4 E
23			ock (RTC)	
	23.1		ction	
	23.2		ain features	
	23.3	RTC fur	nctional description	
		23.3.1	RTC block diagram	
		23.3.2	GPIOs controlled by the RTC	
		23.3.3	Clock and prescalers	
		23.3.4	Real-time clock and calendar	
		23.3.5	Programmable alarms	
		23.3.6	Periodic auto-wake-up	
		23.3.7	RTC initialization and configuration	
		23.3.8	Reading the calendar	523
		23.3.9	Resetting the RTC	
		23.3.10	RTC synchronization	
		23.3.11	RTC reference clock detection	
			RTC smooth digital calibration	
		23.3.13	Time-stamp function	
		23.3.14	Tamper detection	
		23.3.15	•	
	00.4		Alarm output	
	23.4		<i>n</i> -power modes	
	23.5	RTC int	errupts	. 531

	23.6	RTC registers		
		23.6.1	RTC time register (RTC_TR)	532
		23.6.2	RTC date register (RTC_DR)	533
		23.6.3	RTC control register (RTC_CR)	535
		23.6.4	RTC initialization and status register (RTC_ISR)	538
		23.6.5	RTC prescaler register (RTC_PRER)	541
		23.6.6	RTC wake-up timer register (RTC_WUTR)	542
		23.6.7	RTC alarm A register (RTC_ALRMAR)	543
		23.6.8	RTC alarm B register (RTC_ALRMBR)	544
		23.6.9	RTC write protection register (RTC_WPR)	545
		23.6.10	RTC sub second register (RTC_SSR)	545
		23.6.11	RTC shift control register (RTC_SHIFTR)	546
		23.6.12	RTC timestamp time register (RTC_TSTR)	547
		23.6.13	RTC timestamp date register (RTC_TSDR)	548
		23.6.14	RTC time-stamp sub second register (RTC_TSSSR)	549
		23.6.15	RTC calibration register (RTC_CALR)	550
		23.6.16	RTC tamper and alternate function configuration register (RTC_TAFCR)	551
		23.6.17	RTC alarm A sub second register (RTC_ALRMASSR)	554
		23.6.18	RTC alarm B sub second register (RTC_ALRMBSSR)	555
		23.6.19	RTC backup registers (RTC_BKPxR)	556
		23.6.20	RTC register map	556
24	Inter-	-integrat	ted circuit (I2C) interface	559
	24.1	Introduc	ction	559
	24.2	I2C ma	in features	559
	24.3	I2C imp	olementation	560
	24.4	•	ctional description	
		24.4.1	I2C block diagram	
		24.4.2	I2C pins and internal signals	
		24.4.3	I2C clock requirements	
		24.4.4	Mode selection	
		24.4.5	I2C initialization	
		24.4.6	Software reset	
		24.4.7	Data transfer	
		24.4.8	I2C slave mode	
		24.4.9	I2C master mode	

		24.4.10	I2C_TIMINGR register configuration examples	590
		24.4.11	SMBus specific features	592
		24.4.12	SMBus initialization	595
		24.4.13	SMBus: I2C_TIMEOUTR register configuration examples	597
		24.4.14	SMBus slave mode	597
		24.4.15	Wake-up from Stop mode on address match	604
		24.4.16	Error conditions	605
		24.4.17	DMA requests	607
		24.4.18	Debug mode	607
	24.5	I2C low	-power modes	. 608
	24.6	I2C inte	rrupts	. 609
	24.7	I2C regi	isters	. 610
		24.7.1	I2C control register 1 (I2C_CR1)	610
		24.7.2	I2C control register 2 (I2C_CR2)	612
		24.7.3	I2C own address 1 register (I2C_OAR1)	614
		24.7.4	I2C own address 2 register (I2C_OAR2)	. 615
		24.7.5	I2C timing register (I2C_TIMINGR)	616
		24.7.6	I2C timeout register (I2C_TIMEOUTR)	617
		24.7.7	I2C interrupt and status register (I2C_ISR)	618
		24.7.8	I2C interrupt clear register (I2C_ICR)	620
		24.7.9	I2C PEC register (I2C_PECR)	621
		24.7.10	I2C receive data register (I2C_RXDR)	622
		24.7.11	I2C transmit data register (I2C_TXDR)	622
		24.7.12	I2C register map	623
0.5				
25			nchronous/asynchronous receiver USART/UART)	. 625
	25.1	•	ction	
	25.2		main features	
	25.3		extended features	
	25.4		implementation	
	25.5	USART	functional description	. 627
		25.5.1	USART character description	
		25.5.2	USART transmitter	
		25.5.3	USART receiver	
		25.5.4	USART baud rate generation	640

		25.5.5	Tolerance of the USART receiver to clock deviation	642
		25.5.6	USART auto baud rate detection	643
		25.5.7	Multiprocessor communication using USART	644
		25.5.8	Modbus communication using USART	646
		25.5.9	USART parity control	647
		25.5.10	USART LIN (local interconnection network) mode	648
		25.5.11	USART synchronous mode	650
		25.5.12	USART single-wire half-duplex communication	653
		25.5.13	USART smartcard mode	653
		25.5.14	USART IrDA SIR ENDEC block	658
		25.5.15	USART continuous communication in DMA mode	660
		25.5.16	RS232 hardware flow control and RS485 driver enable using USART	. 662
		25.5.17	Wake-up from the stop mode using USART	664
	25.6	USART	in low-power modes	666
	25.7	USART	interrupts	666
	25.8	USART	registers	668
		25.8.1	USART control register 1 (USART_CR1)	. 668
		25.8.2	USART control register 2 (USART_CR2)	671
		25.8.3	USART control register 3 (USART_CR3)	675
		25.8.4	USART baud rate register (USART_BRR)	679
		25.8.5	USART guard time and prescaler register (USART_GTPR)	679
		25.8.6	USART receiver timeout register (USART_RTOR)	. 680
		25.8.7	USART request register (USART_RQR)	. 681
		25.8.8	USART interrupt and status register (USART_ISR)	682
		25.8.9	USART interrupt flag clear register (USART_ICR)	687
		25.8.10	USART receive data register (USART_RDR)	688
		25.8.11	USART transmit data register (USART_TDR)	. 688
		25.8.12	USART register map	. 689
26	Serial	periph	eral interface / integrated interchip sound (SPI/I2S)	691
	26.1	Introduc	tion	691
	26.2	SPI mai	n features	691
	26.3	I2S maii	n features	692
	26.4	SPI/I2S	implementation	692
	26.5	SPI fund	ctional description	692
			•	

	26.5.1	General description	692
	26.5.2	Communications between one master and one slave	693
	26.5.3	Standard multislave communication	696
	26.5.4	Multimaster communication	696
	26.5.5	Slave select (NSS) pin management	697
	26.5.6	Communication formats	698
	26.5.7	Configuration of SPI	700
	26.5.8	Procedure for enabling SPI	701
	26.5.9	Data transmission and reception procedures	701
	26.5.10	SPI status flags	711
	26.5.11	SPI error flags	712
	26.5.12	NSS pulse mode	713
	26.5.13	TI mode	713
	26.5.14	CRC calculation	714
26.6	SPI inte	rrupts	716
26.7	I2S fund	ctional description	717
	26.7.1	I2S general description	717
	26.7.2	I2S full duplex	718
	26.7.3	Supported audio protocols	719
	26.7.4	Start-up description	726
	26.7.5	Clock generator	728
	26.7.6	I ² S master mode	731
	26.7.7	I ² S slave mode	733
	26.7.8	I2S status flags	735
	26.7.9	I2S error flags	736
	26.7.10	DMA features	736
26.8	I2S inte	rrupts	737
26.9	SPI and	I2S registers	738
	26.9.1	SPI control register 1 (SPIx_CR1)	738
	26.9.2	SPI control register 2 (SPIx CR2)	
	26.9.3	SPI status register (SPIx_SR)	742
	26.9.4	SPI data register (SPIx_DR)	
	26.9.5	SPI CRC polynomial register (SPIx_CRCPR)	
	26.9.6	SPI Rx CRC register (SPIx_RXCRCR)	
	26.9.7	SPI Tx CRC register (SPIx_TXCRCR)	
	26.9.8	SPIx_I2S configuration register (SPIx_I2SCFGR)	
	26.9.9	SPIx_I2S prescaler register (SPIx_I2SPR)	
		- · · · - · ·	

		26.9.10	SPI/I2S register map	748	
27	Touc	h sensir	ng controller (TSC)	749	
	27.1	Introduc	ction	749	
	27.2		ain features		
	27.3		nctional description		
	20	27.3.1	TSC block diagram		
		27.3.2	Surface charge transfer acquisition overview		
		27.3.3	Reset and clocks		
		27.3.4	Charge transfer acquisition sequence		
		27.3.5	Spread spectrum feature	755	
		27.3.6	Max count error	755	
		27.3.7	Sampling capacitor I/O and channel I/O mode selection	756	
		27.3.8	Acquisition mode	757	
		27.3.9	I/O hysteresis and analog switch control	757	
	27.4	TSC lov	v-power modes	758	
	27.5	TSC into	errupts	758	
	27.6	TSC registers			
		27.6.1	TSC control register (TSC_CR)		
		27.6.2	TSC interrupt enable register (TSC_IER)		
		27.6.3	TSC interrupt clear register (TSC_ICR)		
		27.6.4	TSC interrupt status register (TSC_ISR)	762	
		27.6.5	TSC I/O hysteresis control register (TSC_IOHCR)	763	
		27.6.6	TSC I/O analog switch control register (TSC_IOASCR)	763	
		27.6.7	TSC I/O sampling control register (TSC_IOSCR)	764	
		27.6.8	TSC I/O channel control register (TSC_IOCCR)	764	
		27.6.9	TSC I/O group control status register (TSC_IOGCSR)	765	
		27.6.10	TSC I/O group x counter register (TSC_IOGxCR)	765	
		27.6.11	TSC register map	766	
28	Cont	roller ar	ea network (bxCAN)	768	
	28.1	Introduc	ction	768	
	28.2	bxCAN	main features	768	
	28.3	bxCAN	general description	768	
		28.3.1	CAN 2.0B active core	769	



		28.3.2	Control, status, and configuration registers	769
		28.3.3	Tx mailboxes	769
		28.3.4	Acceptance filters	769
	28.4	bxCAN	operating modes	770
		28.4.1	Initialization mode	770
		28.4.2	Normal mode	771
		28.4.3	Sleep mode (low-power)	771
	28.5	Test mo	ode	772
		28.5.1	Silent mode	772
		28.5.2	Loop back mode	773
		28.5.3	Loop back combined with silent mode	773
	28.6	Behavi	or in debug mode	774
	28.7	bxCAN	functional description	774
		28.7.1	Transmission handling	774
		28.7.2	Time triggered communication mode	776
		28.7.3	Reception handling	776
		28.7.4	Identifier filtering	777
		28.7.5	Message storage	781
		28.7.6	Error management	782
		28.7.7	Bit timing	783
	28.8	bxCAN	interrupts	786
	28.9	CAN re	egisters	787
		28.9.1	Register access protection	787
		28.9.2	CAN control and status registers	787
		28.9.3	CAN mailbox registers	798
		28.9.4	CAN filter registers	803
		28.9.5	bxCAN register map	807
29	Univ	ersal se	erial bus full-speed device interface (USB)	811
	29.1		ction	
	29.2		ain features	
	29.3		nplementation	
	29.4		Inctional description	
	0.5 -	29.4.1	Description of USB blocks	
	29.5	_	mming considerations	
		29.5.1	Generic USB device programming	815

		29.5.2	System and power-on reset	815
		29.5.3	Double-buffered endpoints	820
		29.5.4	Isochronous transfers	822
		29.5.5	Suspend/Resume events	824
	29.6	USB ar	nd USB SRAM registers	826
		29.6.1	Common registers	826
		29.6.2	Buffer descriptor table	837
		29.6.3	USB register map	841
30	HDM	I-CEC c	ontroller (CEC)	843
	30.1	HDMI-0	CEC introduction	843
	30.2	HDMI-0	CEC controller main features	843
	30.3	HDMI-0	CEC functional description	844
		30.3.1	HDMI-CEC pin	844
		30.3.2	HDMI-CEC block diagram	844
		30.3.3	Message description	844
		30.3.4	Bit timing	845
	30.4	Arbitrat	tion	846
		30.4.1	SFT option bit	847
	30.5	Error h	andling	848
		30.5.1	Bit error	848
		30.5.2	Message error	848
		30.5.3	Bit rising error (BRE)	848
		30.5.4	Short bit period error (SBPE)	849
		30.5.5	Long bit period error (LBPE)	
		30.5.6	Transmission error detection (TXERR)	850
	30.6	HDMI-0	CEC interrupts	852
	30.7	HDMI-0	CEC registers	853
		30.7.1	CEC control register (CEC_CR)	853
		30.7.2	CEC configuration register (CEC_CFGR)	854
		30.7.3	CEC Tx data register (CEC_TXDR)	856
		30.7.4	CEC Rx data register (CEC_RXDR)	856
		30.7.5	CEC interrupt and status register (CEC_ISR)	856
		30.7.6	CEC interrupt enable register (CEC_IER)	858
		30.7.7	HDMI-CEC register map	860

31	Debu	g supp	ort (DBG)	861
	31.1	Overvi	ew	861
	31.2	Refere	nce Arm documentation	862
	31.3	SWJ de	ebug port (serial wire and JTAG)	862
		31.3.1	Mechanism to select the JTAG-DP or the SW-DP	863
	31.4	Pinout	and debug port pins	863
		31.4.1	SWJ debug port pins	864
		31.4.2	Flexible SWJ-DP pin assignment	864
		31.4.3	Internal pull-up and pull-down on JTAG pins	864
		31.4.4	Using serial wire and releasing the unused debug pins as GPIOs	866
	31.5	STM32	PF37xxx JTAG TAP connection	866
	31.6	ID code	es and locking mechanism	867
		31.6.1	MCU device ID code	868
		31.6.2	Boundary scan TAP	868
		31.6.3	Cortex [®] -M4 with FPU TAP	868
		31.6.4	Cortex®-M4 with FPU JEDEC-106 ID code	869
	31.7	JTAG o	debug port	869
	31.8	SW de	bug port	871
		31.8.1	SW protocol introduction	871
		31.8.2	SW protocol sequence	871
		31.8.3	SW-DP state machine (reset, idle states, ID code)	872
		31.8.4	DP and AP read/write accesses	872
		31.8.5	SW-DP registers	873
		31.8.6	SW-AP registers	873
	31.9		P (AHB access port) - valid for both JTAG-DP	
			V-DP	
	31.10		ebug	
	31.11	Capabi	ility of the debugger host to connect under system reset	875
	31.12	FPB (F	lash patch breakpoint)	876
	31.13	DWT (d	data watchpoint trigger)	876
	31.14	ITM (in	strumentation trace macrocell)	876
		31.14.1	General description	876
		31.14.2	Time stamp packets, synchronization, and overflow packets	877
	31.15	ETM (E	Embedded trace macrocell)	878
		31.15.1	General description	878



34	Revis	ion hist	tory	896
33	Impoi	rtant se	curity notice	895
	32.2	Flash m	nemory size data register	894
	32.1	•	device ID register (96 bits)	
3 2			•	
32	Dovio	o alactr	onic signature	203
	31.18	DBG re	gister map	891
			Example of configuration	
			TPIU registers	
			TRACECLKIN connection inside the STM32F37xxx	
		31.17.7	Asynchronous mode	889
		31.17.6	Synchronous mode	889
		31.17.5	Transmission of the synchronization frame packet	888
		31.17.4	TPUI frame synchronization packets	888
		31.17.3	TPUI formatter	888
		31.17.2	TRACE pin assignment	886
		31.17.1	Introduction	885
	31.17	TPIU (tr	race port interface unit)	885
		31.16.5	Debug MCU APB2 freeze register (DBGMCU_APB2_FZ)	885
		31.16.4	Debug MCU APB1 freeze register (DBGMCU_APB1_FZ)	883
			Debug MCU configuration register	
		31.16.2	Debug support for timers, watchdog, bxCAN and I ² C	880
		31.16.1	Debug support for low-power modes	880
	31.16	MCU de	ebug component (DBGMCU)	880
		31.15.4	Configuration example	879
		31.15.3	Main ETM registers	879
		31.15.2	Signal protocol, packet types	879

RM0313 List of tables

List of tables

Table 1.	STM32F37xxx peripheral register boundary addresses	42
Table 2.	Boot modes	47
Table 3.	Flash module organization	49
Table 4.	Flash memory read protection status	58
Table 5.	Access status versus protection level and execution modes	60
Table 6.	Flash interrupt request	
Table 7.	Flash interface - register map and reset values	67
Table 8.	Option byte format	69
Table 9.	Option byte organization	69
Table 10.	Description of the option bytes	70
Table 11.	CRC internal input/output signals	73
Table 12.	CRC register map and reset values	78
Table 13.	Low-power mode summary	88
Table 14.	Sleep	90
Table 15.	Stop mode	92
Table 16.	Standby mode	93
Table 17.	PWR register map and reset values	99
Table 18.	RCC register map and reset values	141
Table 19.	Port bit configuration table	145
Table 20.	GPIO register map and reset values	159
Table 21.	SYSCFG register map and reset values	167
Table 22.	DMA1 and DMA2 implementation	169
Table 23.	DMA1 requests for each channel	171
Table 24.	DMA2 requests for each channel	
Table 25.	Programmable data width and endian behavior (when PINC = MINC = 1)	179
Table 26.	DMA interrupt requests	
Table 27.	DMA register map and reset values	189
Table 28.	List of vectors	192
Table 29.	Extended interrupt/event controller register map and reset values	203
Table 30.	ADC pins	206
Table 31.	Analog watchdog channel selection	208
Table 32.	External trigger for regular channels for ADC1	213
Table 33.	External trigger for injected channels for ADC1	213
Table 34.	ADC interrupts	215
Table 35.	ADC register map and reset values	228
Table 36.	ADC pins	233
Table 37.	Register write protection	247
Table 38.	SDADC register map and reset values	267
Table 39.	DACx pins	271
Table 40.	External triggers (DAC1)	274
Table 41.	External triggers (DAC2)	274
Table 42.	DAC register map and reset values	292
Table 43.	COMP register map and reset values	301
Table 44.	Counting direction versus encoder signals	
Table 45.	TIMx internal trigger connection	
Table 46.	Output control bit for standard OCx channels	
Table 47.	TIM2 to TIM15/19 register map and reset values	
Table 48.	TIMx Internal trigger connection	
		



List of tables RM0313

Table 49.	Output control bit for standard OCx channels	399
Table 50.	TIM12 register map and reset values	
Table 51.	Output control bit for standard OCx channels	409
Table 52.	TIM13/14 register map and reset values	
Table 53.	TIMx Internal trigger connection	
Table 54.	Output control bits for complementary OCx and OCxN channels with break feature.	
Table 55.	TIM15 register map and reset values	
Table 56.	Output control bits for complementary OCx and OCxN channels with break feature.	
Table 57.	TIM16&TIM17 register map and reset values	
Table 58.	TIM6/7/18 register map and reset values	
Table 59.	IWDG register map and reset values	
Table 60.	WWDG register map and reset values	
Table 61.	RTC pin PC13 configuration	
Table 62.	LSE pin PC14 configuration	
Table 63.	LSE pin PC15 configuration	
Table 64.	Effect of low-power modes on RTC	
Table 65.	Interrupt control bits	
Table 66.	RTC register map and reset values	
Table 67.	STM32F37xxx I2C implementation.	
Table 68.	I2C input/output pins	
Table 69.	I2C internal input/output signals	
Table 70.	Comparison of analog vs. digital filters	
Table 71.	I2C-SMBus specification data setup and hold times	
Table 72. Table 73.	I2C configuration	
Table 73.	Examples of timing settings for fl2CCLK = 8 MHz	
Table 74.	Examples of timing settings for fl2CCLK = 16 MHz	
Table 75.	Examples of timing settings for fI2CCLK = 48 MHz	
Table 77.	SMBus timeout specifications	
Table 78.	SMBus with PEC configuration	
Table 79.	Examples of TIMEOUTA settings (max t _{TIMEOUT} = 25 ms)	
Table 80.	Examples of TIMEOUTB settings	597
Table 81.	Examples of TIMEOUTA settings (max t _{IDLE} = 50 µs)	597
Table 82.	Effect of low-power modes on the I2C	608
Table 83.	I2C interrupt requests	
Table 84.	I2C register map and reset values	
Table 85.	USART features	627
Table 86.	Noise detection from sampled data	638
Table 87.	Error calculation for programmed baud rates at f _{CK} = 72MHz in both cases of	
	oversampling by 16 or by 8	641
Table 88.	Tolerance of the USART receiver when BRR [3:0] = 0000	643
Table 89.	Tolerance of the USART receiver when BRR [3:0] is different from 0000	
Table 90.	Frame formats	
Table 91.	Effect of low-power modes on the USART	
Table 92.	USART interrupt requests	666
Table 93.	USART register map and reset values	
Table 94.	SPI interrupt requests	
Table 95.	Audio-frequency precision using 48 MHz clock derived from HSE	
Table 96.	Audio-frequency precision using standard 8 MHz HSE	
Table 97.	I2S interrupt requests	737
Table 98.	SPI/I2S register map and reset values	
Table 99.	Acquisition sequence summary	752



RM0313 List of tables

Table 100.	Spread spectrum deviation versus AHB clock frequency	755
Table 101.	I/O state depending on its mode and IODEF bit value	
Table 102.	Effect of low-power modes on TSC	
Table 103.	Interrupt control bits	
Table 104.	TSC register map and reset values	
Table 105.	Transmit mailbox mapping	
Table 106.	Receive mailbox mapping	
Table 107.	bxCAN register map and reset values	
Table 108.	STM32F37xxx USB implementation	
Table 109.	Double-buffering buffer flag definition	
Table 110.	Bulk double-buffering memory buffers usage	
Table 111.	Isochronous memory buffers usage	
Table 112.	Resume event detection	
Table 113.	Reception status encoding	
Table 114.	Endpoint type encoding	
Table 115.	Endpoint kind meaning	
Table 116.	Transmission status encoding	
Table 117.	Definition of allocated buffer memory	
Table 118.	USB register map and reset values	841
Table 119.	HDMI pin	
Table 120.	Error handling timing parameters	
Table 121.	TXERR timing parameters	851
Table 122.	HDMI-CEC interrupts	852
Table 123.	HDMI-CEC register map and reset values	860
Table 124.	SWJ debug port pins	864
Table 125.	Flexible SWJ-DP pin assignment	864
Table 126.	JTAG debug port data registers	869
Table 127.	32-bit debug port registers addressed through the shifted value A[3:2]	870
Table 128.	Packet request (8-bits)	871
Table 129.	ACK response (3 bits)	872
Table 130.	DATA transfer (33 bits)	
Table 131.	SW-DP registers	
Table 132.	Cortex®-M4 with FPU AHB-AP registers	
Table 133.	Core debug registers	
Table 134.	Main ITM registers	877
Table 135.	Main ETM registers	
Table 136.	Asynchronous TRACE pin assignment	886
Table 137.	Synchronous TRACE pin assignment	
Table 138.	Flexible TRACE pin assignment	
Table 139.	Important TPIU registers	
Table 140.	DBG register map and reset values	891
Table 141	Document revision history	896



RM0313 Rev 7 29/913

List of figures RM0313

List of figures

Figure 1.	System architecture	38
Figure 2.	Memory map	41
Figure 3.	Programming procedure	
Figure 4.	Flash memory Page Erase procedure	55
Figure 5.	Flash memory Mass Erase procedure	56
Figure 6.	CRC calculation unit block diagram	73
Figure 7.	Power supply overview	79
Figure 8.	Recommended SDADC grounding	83
Figure 9.	Power on reset/power down reset waveform	86
Figure 10.	PVD thresholds	87
Figure 11.	Simplified diagram of the reset circuit	101
Figure 12.	Clock tree part 1	104
Figure 13.	Clock tree part 2	105
Figure 14.	HSE/ LSE clock sources	106
Figure 15.	Frequency measurement with TIM14 in capture mode	111
Figure 16.	Basic structure of an I/O port bit	144
Figure 17.	Basic structure of a 5-Volt tolerant I/O port bit	144
Figure 18.	Input floating / pull up / pull down configurations	149
Figure 19.	Output configuration	150
Figure 20.	Alternate function configuration	151
Figure 21.	High impedance-analog configuration	151
Figure 22.	DMA1 request mapping	170
Figure 23.	DMA2 request mapping	171
Figure 24.	DMA block diagram	173
Figure 25.	EXTI extended interrupt/event block diagram	197
Figure 26.	Extended interrupt/event GPIO mapping	199
Figure 27.	Single ADC block diagram	205
Figure 28.	Timing diagram	208
Figure 29.	Analog watchdog guarded area	208
Figure 30.	Injected conversion latency	210
Figure 31.	Calibration timing diagram	211
Figure 32.	Right alignment of data	212
Figure 33.	Left alignment of data	212
Figure 34.	Temperature sensor and VREFINT channel block diagram	214
Figure 35.	SDADC clock block diagram	233
Figure 36.	Single SDADC block diagram	234
Figure 37.	Switch configuration in single-ended mode	
Figure 38.	Switch configuration in differential mode	238
Figure 39.	Switch configuration in mixed mode (example 1)	
Figure 40.	Switch configuration in mixed mode (example 2)	240
Figure 41.	Equivalent input circuit for input channel	
Figure 42.	Equivalent input circuit for VREFSD input	
Figure 43.	DAC1 block diagram	270
Figure 44.	DAC2 block diagram	
Figure 45.	Data registers in single DAC channel mode	272
Figure 46.	Timing diagram for conversion with trigger disabled TEN = 0	
Figure 47.	Data registers in dual DAC channel mode	
Figure 48.	DAC LFSR register calculation algorithm	279



RM0313 List of figures

Figure 49.	DAC conversion (SW trigger enabled) with LFSR wave generation	
Figure 50.	DAC triangle wave generation	
Figure 51.	DAC conversion (SW trigger enabled) with triangle wave generation	
Figure 52.	Comparator 1 and 2 block diagrams	
Figure 53.	Comparator hysteresis	
Figure 54.	General-purpose timer block diagram	
Figure 55.	Counter timing diagram with prescaler division change from 1 to 2	
Figure 56.	Counter timing diagram with prescaler division change from 1 to 4	
Figure 57.	Counter timing diagram, internal clock divided by 1	
Figure 58.	Counter timing diagram, internal clock divided by 2	
Figure 59.	Counter timing diagram, internal clock divided by 4	
Figure 60.	Counter timing diagram, Indete event when ARRE 10 (TIM), ARR not prolected.	
Figure 61.	Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded)	
Figure 62.	Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded)	
Figure 63.	Counter timing diagram, internal clock divided by 1	
Figure 64. Figure 65.	Counter timing diagram, internal clock divided by 4	
Figure 65.	· · · · · · · · · · · · · · · · · · ·	
Figure 67.	Counter timing diagram, internal clock divided by N	311
i igui e oi.	is not used	312
Figure 68.	Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6	
Figure 69.	Counter timing diagram, internal clock divided by 2	
Figure 70.	Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36	
Figure 71.	Counter timing diagram, internal clock divided by N	
Figure 72.	Counter timing diagram, Update event with ARPE=1 (counter underflow)	
Figure 73.	Counter timing diagram, Update event with ARPE=1 (counter overflow)	
Figure 74.	Control circuit in normal mode, internal clock divided by 1	
Figure 75.	TI2 external clock connection example	
Figure 76.	Control circuit in external clock mode 1	
Figure 77.	External trigger input block	319
Figure 78.	Control circuit in external clock mode 2	320
Figure 79.	Capture/compare channel (example: channel 1 input stage)	321
Figure 80.	Capture/compare channel 1 main circuit	
Figure 81.	Output stage of capture/compare channel (channel 1)	322
Figure 82.	PWM input mode timing	
Figure 83.	Output compare mode, toggle on OC1	
Figure 84.	Edge-aligned PWM waveforms (ARR=8)	
Figure 85.	Center-aligned PWM waveforms (ARR=8)	
Figure 86.	Example of one-pulse mode	
Figure 87.	Clearing TIMx OCxREF	
Figure 88.	Example of counter operation in encoder interface mode	
Figure 89.	Example of encoder interface mode with TI1FP1 polarity inverted	
Figure 90.	Control circuit in reset mode	
Figure 91.	Control circuit in gated mode	
Figure 92.	Control circuit in trigger mode	
Figure 93.	Control circuit in external clock mode 2 + trigger mode	
Figure 94.	Master/Slave timer example	
Figure 95.	Gating timer y with OC1REF of timer x	
Figure 96.	Gating timer y with Enable of timer x	
Figure 97.	Triggering timer y with update of timer x	
Figure 98. Figure 99.	Triggering timer x and y with timer x TI1 input	
i igui e aa.	mggening uniter A and y with uniter A 111 linput	542



RM0313 Rev 7 31/913

	General-purpose timer block diagram (TIM12)	
Figure 101.	General-purpose timer block diagram (TIM13/14)	. 369
Figure 102.	Counter timing diagram with prescaler division change from 1 to 2	. 371
Figure 103.	Counter timing diagram with prescaler division change from 1 to 4	. 371
Figure 104.	Counter timing diagram, internal clock divided by 1	. 372
Figure 105.	Counter timing diagram, internal clock divided by 2	. 373
Figure 106.	Counter timing diagram, internal clock divided by 4	. 373
	Counter timing diagram, internal clock divided by N	. 374
Figure 108.	Counter timing diagram, update event when ARPE=0 (TIMx_ARR not	
	preloaded)	. 374
Figure 109.	Counter timing diagram, update event when ARPE=1 (TIMx_ARR	
	preloaded)	. 375
Figure 110.	Control circuit in normal mode, internal clock divided by 1	. 376
Figure 111.	TI2 external clock connection example	. 376
Figure 112.	Control circuit in external clock mode 1	. 377
Figure 113.	Capture/compare channel (example: channel 1 input stage)	. 378
Figure 114.	Capture/compare channel 1 main circuit	. 378
Figure 115.	Output stage of capture/compare channel (channel 1)	. 379
Figure 116.	PWM input mode timing	. 381
Figure 117.	Output compare mode, toggle on OC1	. 382
Figure 118.	Edge-aligned PWM waveforms (ARR=8)	. 383
Figure 119.	Example of one pulse mode	. 384
Figure 120.	Control circuit in reset mode	. 386
Figure 121.	Control circuit in gated mode	. 387
Figure 122.	Control circuit in trigger mode	. 387
Figure 123.	TIM15 block diagram	. 416
Figure 124.	TIM16 and TIM17 block diagram	. 417
Figure 125.	Counter timing diagram with prescaler division change from 1 to 2	. 419
Figure 126.	Counter timing diagram with prescaler division change from 1 to 4	. 419
Figure 127.	Counter timing diagram, internal clock divided by 1	. 421
Figure 128.	Counter timing diagram, internal clock divided by 2	. 421
Figure 129.	Counter timing diagram, internal clock divided by 4	. 422
Figure 130.	Counter timing diagram, internal clock divided by N	. 422
Figure 131.	Counter timing diagram, update event when ARPE=0 (TIMx_ARR not	
	preloaded)	. 423
Figure 132.	Counter timing diagram, update event when ARPE=1 (TIMx_ARR	
	preloaded)	. 423
Figure 133.	Update rate examples depending on mode and TIMx_RCR register settings	. 425
	Control circuit in normal mode, internal clock divided by 1	
Figure 135.	TI2 external clock connection example	. 426
Figure 136.	Control circuit in external clock mode 1	. 427
Figure 137.	Capture/compare channel (example: channel 1 input stage)	. 428
	Capture/compare channel 1 main circuit	
	Output stage of capture/compare channel (channel 1)	
	Output stage of capture/compare channel (channel 2 for TIM15)	
	PWM input mode timing	
	Output compare mode, toggle on OC1	
	Edge-aligned PWM waveforms (ARR=8)	
	Complementary output with dead-time insertion	
	Dead-time waveforms with delay greater than the negative pulse	
	Dead-time waveforms with delay greater than the positive pulse	
Figure 147.	Output behavior in response to a break	. 439



RM0313 List of figures

Figure 148.	Example of one pulse mode	. 440
Figure 149.	Control circuit in reset mode	. 442
Figure 150.	Control circuit in gated mode	. 443
	Control circuit in trigger mode	
-	IRTIM internal hardware connections with TIM16 and TIM17	
•	Basic timer block diagram	
-	Counter timing diagram with prescaler division change from 1 to 2	
-	Counter timing diagram with prescaler division change from 1 to 4	
-	Counter timing diagram, internal clock divided by 1	
	Counter timing diagram, internal clock divided by 2	
•	Counter timing diagram, internal clock divided by 4	
	Counter timing diagram, internal clock divided by N	. 492
Figure 160.	Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not	400
Figure 161	preloaded)	. 492
rigure 161.	Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)	402
Eiguro 162	Control circuit in normal mode, internal clock divided by 1	
-	Independent watchdog block diagram	
-	Watchdog block diagram	
	Window watchdog timing diagram	
	RTC block diagram	
	I2C block diagram	
-	I2C bus protocol	
-	Setup and hold timings	
	I2C initialization flow	
	Data reception	
	Data transmission	
Figure 173.	Slave initialization flow	. 572
Figure 174.	Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0	. 574
Figure 175.	Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1	. 575
Figure 176.	Transfer bus diagrams for I2C slave transmitter (mandatory events only)	. 576
	Transfer sequence flow for slave receiver with NOSTRETCH = 0	
•	Transfer sequence flow for slave receiver with NOSTRETCH = 1	. 578
Figure 179.	Transfer bus diagrams for I2C slave receiver	
	(mandatory events only)	
	Master clock generation	
	Master initialization flow	
	10-bit address read access with HEAD10R = 0	
	10-bit address read access with HEAD10R = 1	
-	Transfer sequence flow for I2C master transmitter for N ≤ 255 bytes	
-	Transfer sequence flow for I2C master transmitter for N > 255 bytes	. 585
rigure 186.	Transfer bus diagrams for I2C master transmitter	E06
Eiguro 197	(mandatory events only)	
-	· · · · · · · · · · · · · · · · · · ·	
-	Transfer sequence flow for I2C master receiver for N > 255 bytes	. ၁၀၅
i igure 109.	(mandatory events only)	500
Figure 100		
Figure 191	Timeout intervals for t _{LOW:SEXT} , t _{LOW:MEXT}	594 598
	Transfer bus diagrams for SMBus slave transmitter (SBC = 1)	
	Transfer sequence flow for SMBus slave receiver N bytes + PEC	
	Bus transfer diagrams for SMBus slave receiver (SBC = 1)	



Figure 195.	Bus transfer diagrams for SMBus master transmitter	602
Figure 196.	Bus transfer diagrams for SMBus master receiver	604
	USART block diagram	
	Word length programming	
Figure 199.	Configurable stop bits	632
Figure 200.	TC/TXE behavior when transmitting	633
Figure 201.	Start bit detection when oversampling by 16 or 8	634
Figure 202.	Data sampling when oversampling by 16	638
Figure 203.	Data sampling when oversampling by 8	638
	Mute mode using Idle line detection	
	Mute mode using address mark detection	
	Break detection in LIN mode (11-bit break length - LBDL bit is set)	
Figure 207.	Break detection in LIN mode vs. Framing error detection	650
Figure 208.	USART example of synchronous transmission	651
Figure 209.	USART data clock timing diagram (M=0)	651
	USART data clock timing diagram (M=1)	
	RX data setup/hold time	
Figure 212.	ISO 7816-3 asynchronous protocol	654
	Parity error detection using the 1.5 stop bits	
	IrDA SIR ENDEC- block diagram	
	IrDA data modulation (3/16) -Normal Mode	
	Transmission using DMA	
	Reception using DMA	
Figure 218.	Hardware flow control between 2 USARTs	662
Figure 219.	RS232 RTS flow control	663
Figure 220.	RS232 CTS flow control	664
	USART interrupt mapping diagram	
	SPI block diagram	
	Full-duplex single master/ single slave application	
Figure 224.	Half-duplex single master/ single slave application	694
Figure 225.	Simplex single master/single slave application (master in transmit-only/	
	slave in receive-only mode)	
•	Master and three independent slaves	
	Multimaster application	
•	Hardware/software slave select management	
	Data clock timing diagram	
	Data alignment when data length is not equal to 8-bit or 16-bit	
	Packing data in FIFO for transmission and reception	
	Master full-duplex communication	
	Slave full-duplex communication	
	Master full-duplex communication with CRC	
	Master full-duplex communication in packed mode	
•	NSSP pulse generation in Motorola SPI master mode	
	TI mode transfer	
•	I2S block diagram	
	Full-duplex communication	
	I ² S Philips protocol waveforms (16/32-bit full accuracy)	
	I ² S Philips standard waveforms (24-bit frame)	
	Transmitting 0x8EAA33	
	Receiving 0x8EAA33	
	I ² S Philips standard (16-bit extended to 32-bit packet frame)	
Figure 245.	Example of 16-bit data frame extended to 32-bit channel frame	721



RM0313 List of figures

	MSB Justified 16-bit or 32-bit full-accuracy length	
	MSB justified 24-bit frame length	
	MSB justified 16-bit extended to 32-bit packet frame	
	LSB justified 16-bit or 32-bit full-accuracy	
	LSB justified 24-bit frame length	
	Operations required to transmit 0x3478AE	
	Operations required to receive 0x3478AE	
	LSB justified 16-bit extended to 32-bit packet frame	
	Example of 16-bit data frame extended to 32-bit channel frame	
	PCM standard waveforms (16-bit)	
	PCM standard waveforms (16-bit extended to 32-bit packet frame)	
	Start sequence in master mode	
	Audio sampling frequency definition	
	I ² S clock generator architecture	
	TSC block diagram	
	Surface charge transfer analog I/O group structure	
	Sampling capacitor voltage variation	
	Charge transfer acquisition sequence	
	Spread spectrum variation principle	
	CAN network topology	
	Single-CAN block diagram	
	bxCAN operating modes	
	bxCAN in silent mode	
	bxCAN in Loop back mode	
	bxCAN in combined mode	
	Receive FIFO states	
	Filter bank scale configuration - Register organization	
	Example of filter numbering	
-	Filtering mechanism example	
	CAN error state diagram	
	Bit timing	
	CAN frames	
	Event flags and interrupt generation	
	CAN mailbox registers	
	USB peripheral block diagram	
	Packet buffer areas with examples of buffer description table locations	
	HDMI-CEC block diagram	
	Message structure	
	Blocks	
	Bit timings	
	Signal free time	
	Arbitration phase	
•	SFT of three nominal bit periods	
•	Error bit timing	
	Error handling	
	TXERR detection	
	Block diagram of STM32F37xxx MCU and	
-	Cortex®-M4 with FPU-level debug support	. 861
Figure 294.	SWJ debug port	
Figure 295.	JTAG TAP connections	. 867
Figure 296.	TPIU block diagram	. 886



1 Documentation conventions

1.1 General information

The STM32F37xxx devices have an Arm[®](a) Cortex[®]-M4 with FPU core.

arm

1.2 List of abbreviations for registers

The following abbreviations(b) are used in register descriptions:

read/write (rw) Software can read and write to this bit.

read-only (r) Software can only read this bit.

write-only (w) Software can only write to this bit. Reading this bit returns the reset value.

read/clear write0 (rc_w0) Software can read as well as clear this bit by writing 0. Writing 1 has no

effect on the bit value.

read/clear write1 (rc_w1) Software can read as well as clear this bit by writing 1. Writing 0 has no

effect on the bit value.

read/clear write (rc_w) Software can read as well as clear this bit by writing to the register. The

value written to this bit is not important.

read/clear by read (rc_r) Software can read this bit. Reading this bit automatically clears it to 0.

Writing this bit has no effect on the bit value.

read/set by read (rs r) Software can read this bit. Reading this bit automatically sets it to 1.

Writing this bit has no effect on the bit value.

read/set (rs) Software can read as well as set this bit. Writing 0 has no effect on the bit

value

read/write once (rwo) Software can only write once to this bit and can also read it at any time.

Only a reset can return the bit to its reset value.

toggle (t) The software can toggle this bit by writing 1. Writing 0 has no effect.

read-only write trigger (rt w1) Software can read this bit. Writing 1 triggers an event but has no effect on

the bit value.

Reserved (Res.) Reserved bit, must be kept at reset value.

36/913 RM0313 Rev 7

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

b. This is an exhaustive list of all abbreviations applicable to STMicroelectronics microcontrollers, some of them may not be used in the current document.

1.3 Glossary

This section gives a brief definition of acronyms and abbreviations used in this document:

- The CPU core integrates two debug ports:
 - JTAG debug port (JTAG-DP) provides a 5-pin standard interface based on the Joint Test Action Group (JTAG) protocol.
 - SWD debug port (SWD-DP) provides a 2-pin (clock and data) interface based on the Serial Wire Debug (SWD) protocol.
 - For both the JTAG and SWD protocols, refer to the Cortex[®]-M4 with FPU Technical Reference Manual.
- Word: data of 32-bit length.
- Half-word: data of 16-bit length.
- Byte: data of 8-bit length.
- **IAP** (in-application programming): IAP is the ability to re-program the flash memory of a microcontroller while the user program is running.
- **ICP (in-circuit programming)**: ICP is the ability to program the flash memory of a microcontroller using the JTAG protocol, the SWD protocol or the bootloader while the device is mounted on the user application board.
- Option bytes: product configuration bits stored in the flash memory.
- OBL: option byte loader.
- AHB: advanced high-performance bus.

1.4 Availability of peripherals

For availability of peripherals and their number across all products, refer to the particular device datasheet.

RM0313 Rev 7 37/913

2 System architecture and memory overview

2.1 System architecture

The main system consists of:

- Five masters:
 - Cortex[®]-M4 with FPU core I-bus
 - Cortex[®]-M4 with FPU core D-bus
 - Cortex[®]-M4 with FPU core S-bus
 - GP-DMA1 and GP-DMA2 (general-purpose DMAs)
- Five slaves:
 - Internal SRAM
 - Internal Flash memory (ICODE and DCODE)
 - AHB to APBx (APB1 or APB2), which connect all the APB peripherals
 - AHB dedicated to GPIO ports

These are interconnected using a multilayer AHB bus architecture as shown in Figure 1:




Figure 1. System architecture

2.1.1 S0: I-bus

This bus connects the Instruction bus of the Cortex[®]-M4 with FPU core to the BusMatrix. This bus is used by the core to fetch instructions. The target of this bus is a memory area (Flash and SRAM) containing the code.

2.1.2 S1: D-bus

This bus connects the Data bus of the Cortex[®]-M4 with FPU core to the BusMatrix. This bus is used by the core for literal load and debug access. The target of this bus is a memory area (Flash and SRAM) containing the code or data.

2.1.3 S2: S-bus

This bus connects the system bus of the Cortex[®]-M4 with FPU core to the BusMatrix. This bus is used to access data located in peripheral or SRAM area. Instructions can also be fetched on this bus even if it less efficient than the ICode bus.

The targets of this bus are the 32-Kbyte SRAM, the AHB2APB bridges, the AHB I/O port.

2.1.4 S3, S4: DMA-bus

This bus connects the AHB master interface of the DMAs to the BusMatrix which manages the access of different Masters to Flash memory, SRAM and AHB peripherals.

2.1.5 **BusMatrix-S (5M5S)**

The BusMatrix manages the access arbitration between Masters (core system bus, GP-DMAs). The arbitration scheme uses a Round Robin algorithm. The BusMatrix is composed of 5 slaves (FLASH ITF, SRAM, AHB2APB bridges and AHB I/O ports) and 5 masters (CPU System, DCODE and ICODE buses, DMA1 and DMA2 bus).

The following subsections describe all the peripherals connected to the AHB subsystem.

AHB/APB bridges

The two AHB/APB bridges provide full synchronous connections between the AHB and the 2 APB buses. APB1 is limited to 36 MHz, APB2 operates at full speed(72 MHz).

Refer to Section 2.2.2: Memory map and register boundary addresses on page 41 for the address mapping of the peripherals connected to this bridge.

After each device reset, all peripheral clocks are disabled (except for the SRAM and FLITF). Before using a peripheral you have to enable its clock in the RCC_AHBENR, RCC_APB2ENR or RCC_APB1ENR register.

Note:

When a 16- or 8-bit access is performed on an APB register, the access is transformed into a 32-bit access: the bridge duplicates the 16- or 8-bit data to feed the 32-bit vector.



RM0313 Rev 7 39/913

2.2 Memory organization

2.2.1 Introduction

Program memory, data memory, registers and I/O ports are organized within the same linear 4-Gbyte address space.

The bytes are coded in memory in Little Endian format. The lowest numbered byte in a word is considered the word's least significant byte and the highest numbered byte the most significant.

The addressable memory space is divided into eight main blocks, of 512 Mbytes each.



2.2.2 Memory map and register boundary addresses

0xFFFF FFFF 0x4800 17FF AHB2 Cortex-M4 7 0x4800 0000 internal peripherals Reserved 0xE000 0000 0x4002 43FF AHB1 6 0x4002 0000 Reserved 0xC000 0000 0x4001 6C00 APB2 5 0x4001 0000 Reserved 0xA000 0000 0x4000 A000 APB1 4 0x4000 0000 0x8000 0000 3 0x1FFF FFFF 0x6000 0000 Option bytes 0x1FFF F800 2 System memory 0x1FFF D800 Peripherals 0x4000 0000 Reserved 1 0x0804 0000 **SRAM** 0x2000 0000 Flash memory 0x0800 0000 0 CODE Reserved 0x0004 0000 0x0000 0000 Flash, system memory or SRAM, depending on BOOT configuration Reserved 0x0000 0000 MSv32159V1

Figure 2. Memory map

All the memory map areas that are not allocated to on-chip memories and peripherals are considered "Reserved". For the detailed mapping of available memory and register areas, refer to the following table.

The following table gives the boundary addresses of the peripherals available in the devices.

Table 1. STM32F37xxx peripheral register boundary addresses⁽¹⁾

Bus	Boundary address	Size	Peripheral	Peripheral register map
-	0xE000 0000 - 0xE010 0000	1MB	Cortex [®] -M4 with FPU internal peripherals	-
-	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved	-
	0x4800 1400 - 0x4800 17FF	1KB	GPIOF	Section 8.4.11 on page 158
	0x4800 1000 - 0x4800 13FF	1KB	GPIOE	Section 8.4.11 on page 158
AHB2	0x4800 0C00 - 0x4800 0FFF	1KB	GPIOD	Section 8.4.11 on page 158
АПВ2	0x4800 0800 - 0x4800 0BFF	1KB	GPIOC	Section 8.4.11 on page 158
	0x4800 0400 - 0x4800 07FF	1KB	GPIOB	Section 8.4.11 on page 158
	0x4800 0000 - 0x4800 03FF	1KB	GPIOA	Section 8.4.11 on page 158
-	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved	-
	0x4002 4000 - 0x4002 43FF	1 KB	TSC	Section 27.6.11 on page 766
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved	-
	0x4002 3000 - 0x4002 33FF	1 KB	CRC	Section 5.4.6 on page 78
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved	-
AHB	0x4002 2000 - 0x4002 23FF	1 KB	Flash memory interface	Section 3.2.1 on page 49
АПБ	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved	-
	0x4002 1000 - 0x4002 13FF	1 KB	RCC	Section 7.4.14 on page 141
	0x4002 0800- 0x4002 0FFF	2 KB	Reserved	-
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2	Section 10.6.7 on page 189
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1	Section 10.6.7 on page 189
-	0x4001 6C00 - 0x4001 FFFF	37 KB	Reserved	-

RM0313

Table 1. STM32F37xxx peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size	Peripheral	Peripheral register map
	0x4001 6800 - 0x4001 6BFF	1 KB	SDADC3	Section 13.6.18 on page 267
	0x4001 6400 - 0x4001 67FF	1 KB	SDADC2	Section 13.6.18 on page 267
	0x4001 6000 - 0x4001 63FF	1 KB	SDADC1	Section 13.6.18 on page 267
	0x4001 5C00 - 0x4001 5FFF	1 KB	TIM19	Section 16.5 on page 365
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU	Section 31.18: DBG register map on page 891
	0x4001 4C00 - 0x4001 57FF	4 KB	Reserved	-
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17	Section 18.6.16 on page 484
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16	Section 18.6.16 on page 484
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15	Section 18.5.18 on page 465
APB2	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved	-
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1	Section 25.8.12 on page 689
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved	-
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1	Section 26.9.10 on page 748
	0x4001 2800 - 0x4001 2FFF	1 KB	Reserved	-
	0x4001 2400 - 0x4001 27FF	1 KB	ADC	Section 12.13 on page 228
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved	-
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI	Section 11.3.7 on page 203
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP	Section 9.1.7 on page 167 and Section 15.5.2: COMP register map
-	0x4000 A000 - 0x4000 FFFF	32 KB	Reserved	-



Table 1. STM32F37xxx peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size	Peripheral	Peripheral register map
	0x4000 9C00 - 0x4000 9FFF	1 KB	TIM18	Section 20.4.9 on page 499
	0x4000 9800 - 0x4000 9BFF	1 KB	DAC2	Section 14.10.15 on page 292
	0x4000 7C00 - 0x4000 97FF	7 KB	Reserved	-
	0x4000 7800 - 0x4000 7BFF	1 KB	CEC	Section 30.7.7 on page 860
	0x4000 7400 - 0x4000 77FF	1 KB	DAC1	Section 14.10.15 on page 292
	0x4000 7000 - 0x4000 73FF	1 KB	PWR	Section 6.4.3 on page 99
	0x4000 6800 - 0x4000 6FFF	2 KB	Reserved	-
	0x4000 6400 - 0x4000 67FF	1 KB	CAN	Section 28.9.5 on page 807
	0x4000 6200 - 0x4000 63FF	1 KB	Reserved	-
	0x4000 6000 - 0x4000 61FF	0.5 KB	USB packet (stored in SRAM)	Section 29.6.3 on page 841
	0x4000 5C00 - 0x4000 5FFF	1 KB	USB FS	Section 29.6.3 on page 841
APB1	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2	Section 24.7 on page 610
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1	Section 24.7 on page 610
	0x4000 4C00 - 0x4000 53FF	2 KB	Reserved	-
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3	Section 25.8.12 on page 689
	0x4000 4400 - 0x4000 47FF	1 KB	USART2	Section 25.8.12 on page 689
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved	-
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3/I2S3	Section 26.9.10 on page 748
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2/I2S2	Section 26.9.10 on page 748
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved	-
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG	Section 21.4.6 on page 508
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG	Section 22.5.4 on page 514
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC	Section 23.6.20 on page 556
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved	-
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14	Section 17.6.12 on page 412
	0x4000 1C00 - 0x4000 1FFF	1 KB	TIM13	Section 17.6.12 on page 412
	0x4000 1800 - 0x4000 1BFF	1 KB	TIM12	Section 17.5.13 on page 400
APB1	0x4000 1400 - 0x4000 17FF	1 KB	TIM7	Section 20.4.9 on page 499
AI DI	0x4000 1000 - 0x4000 13FF	1 KB	TIM6	Section 20.4.9 on page 499
	0x4000 0C00 - 0x4000 0FFF	1 KB	TIM5	Section 16.5 on page 365
	0x4000 0800 - 0x4000 0BFF	1 KB	TIM4	Section 16.5 on page 365
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3	Section 16.5 on page 365
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2	Section 16.5 on page 365
-	0x2000 8000 - 3FFF FFFF	~512 MB	Reserved	-
-	0x2000 0000 - 0x2000 7FFF	32 KB	SRAM	-

RM0313

Table 1. STM32F37xxx peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size	Peripheral	Peripheral register map			
-	0x1FFF FC00 - 0x1FFF FFFF	1 KB	Reserved	-			
-	0x1FFF F800 - 0x1FFF FBFF	1 KB	Option bytes	-			
-	0x1FFF D800 - 0x1FFF F7FF	8 KB	System memory	-			
-	0x0801 0000 - 0x1FFF EBFF	~384 MB	Reserved	-			
-	0x0800 0000 - 0x0803 FFFF	256 KB	Main Flash memory	-			
-	0x0001 0000 - 0x07FF FFFF	128 MB	Reserved	-			
-	0x0000 000 - 0x0000 FFFF	64 KB	Main Flash memory, system memory or SRAM depending on BOOT configuration	-			

^{1.} The gray color is used for reserved memory addresses.



45/913

2.3 Embedded SRAM

The STM32F37xxx features 32 Kbytes of static SRAM. It can be accessed as bytes, half-words (16 bits) or full words (32 bits). This memory can be addressed at maximum system clock frequency without wait state and thus by both CPU and DMA.

2.3.1 Parity check

The data bus width is 36 bits because 4 bits are available for parity check (1 bit per byte) to increase memory robustness, as required, for instance, by Class B or SIL norms.

The parity bits are computed and stored when writing into the SRAM. Then, they are automatically checked when reading. If one bit fails, an NMI is generated. The same error can also be linked to the BRK_IN Break input of TIMER1, with the SRAM_PARITY_LOCK control bit in the SYSCFG configuration register 2 (SYSCFG_CFGR2). The SRAM Parity Error flag (SRAM_PEF) is available in the SYSCFG configuration register 2 (SYSCFG_CFGR2).

2.4 Bit banding

The Cortex[®]-M4 memory map includes two bit-band regions. These regions map each word in an alias region of memory to a bit in a bit-band region of memory. Writing to a word in the alias region has the same effect as a read-modify-write operation on the targeted bit in the bit-band region.

In the STM32F37xxx both peripheral registers and SRAM are mapped in a bit-band region. This allows single bit-band write and read operations to be performed. The operations are only available for Cortex[®]-M4 accesses, not from other bus masters (for example, DMA).

A mapping formula shows how to reference each word in the alias region to a corresponding bit in the bit-band region. The mapping formula is:

```
bit word addr = bit band base + (byte offset \times 32) + (bit number \times 4)
```

where:

bit_word_addr is the address of the word in the alias memory region that maps to the targeted bit.

bit_band_base is the starting address of the alias region

byte_offset is the number of the byte in the bit-band region that contains the targeted bit

bit_number is the bit position (0-7) of the targeted bit.

Example:

The following example shows how to map bit 2 of the byte located at SRAM address 0x20000300 in the alias region:

```
0x22006008 = 0x22000000 + (0x300*32) + (2*4).
```

Writing to address 0x22006008 has the same effect as a read-modify-write operation on bit 2 of the byte at SRAM address 0x20000300.

Reading address 0x22006008 returns the value (0x01 or 0x00) of bit 2 of the byte at SRAM address 0x20000300 (0x01: bit set; 0x00: bit reset).

For more information on bit-banding, refer to the Cortex®-M4 Technical Reference Manual.

2.5 Flash memory overview

The flash memory is composed of two distinct physical areas:

- The main flash memory block. It contains the application program and user data if necessary.
- The information block. It is composed of two parts:
 - Option bytes for hardware and memory protection user configuration.
 - System memory, which contains the proprietary bootloader code. Refer to Section 3: Embedded flash memory for more details.

Flash memory instructions and data access are performed through the AHB bus. The prefetch block is used for instruction fetches through the ICode bus. Arbitration is performed in the flash memory interface, and priority is given to data access on the DCode bus. It also implements the logic necessary to carry out the flash memory operations (Program/Erase) controlled through the flash registers.

2.6 Boot configuration

In the STM32F37xxx, three different boot modes can be selected through the BOOT0 pin and nBOOT1 bit in the User option byte, as shown in the following table:

Boot mode	e selection	Boot mode	Aliasing		
BOOT1 (inverted nBOOT1)	воото	-	-		
х	0	Main Flash memory	Main flash memory is selected as boot space		
0	0 1		System memory is selected as boot space		
1	1	Embedded SRAM	Embedded SRAM (on the DCode bus) is selected as boot space		

Table 2. Boot modes

The values on both BOOT0 pin and nBOOT1 option bit are latched on the 4th rising edge of SYSCLK after a reset.

It is up to the user to set the nBOOT1 and BOOT0 to select the required boot mode. The BOOT0 pin and nBOOT1 option bit are also resampled when exiting from Standby mode. Consequently, they must be kept in the required Boot mode configuration in Standby mode. After this startup delay has elapsed, the CPU fetches the top-of-stack value from address 0x0000 0000, then starts code execution from the boot memory at 0x0000 0004. Depending on the selected boot mode, main flash memory, system memory or SRAM is accessible as follows:

• Boot from main flash memory: the main flash memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x0800

57

RM0313 Rev 7 47/913

- 0000). In other words, the flash memory contents can be accessed starting from address 0x0000 0000 or 0x0800 0000.
- Boot from system memory: the system memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x1FFF D800).
- Boot from the embedded SRAM: the SRAM is aliased in the boot memory space (0x0000 0000), but it is still accessible from its original memory space (0x2000 0000).

Embedded bootloader

The embedded bootloader is located in the System memory, programmed by ST during production. It is used to reprogram the flash memory through USART1 or USART2 or USB (DFU: device firmware upgrade).

3 Embedded flash memory

3.1 Flash main features

- Up to 256 Kbytes of flash memory
- Memory organization:
 - Main memory block:
 32 Kbits × 64 bits
 - Information block:1280 × 64 bits

Flash memory interface (FLITF) features:

- Read interface with prefetch buffer (2 × 64-bit words)
- Option byte loader
- Flash program/Erase operation
- Read/Write protection
- Low-power mode

3.2 Flash memory functional description

3.2.1 Flash memory organization

The flash memory is organized as 64-bit wide memory cells that can be used for storing both code and data constants.

The memory organization is based on a main memory block containing 128 pages of 2 Kbyte and an information block as shown in *Table 3*.

Table 3. Flash module organization⁽¹⁾

Flash area	Flash memory addresses	Size (bytes)	Name
	0x0800 0000 - 0x0800 07FF	2 K	Page 0
	0x0800 0800 - 0x0800 0FFF	2 K	Page 1
	0x0800 1000 - 0x0800 17FF	2 K	Page 2
	0x0800 1800 - 0x0800 1FFF	2 K	Page 3
	_		
Main memory			
a memery	·	•	
	-		
	0x0803 F800 - 0x0803 FFFF	2 K	Page 127



RM0313 Rev 7 49/913

Flash area	Flash memory addresses	Size (bytes)	Name
Information block	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory
IIIIOIIIIatioii biock	0x1FFF F800 - 0x1FFF F80F	16	Option bytes
	0x4002 2000 - 0x4002 2003	4	FLASH_ACR
	0x4002 2004 - 0x4002 2007	4	FLASH_KEYR
	0x4002 2008 - 0x4002 200B	4	FLASH_OPTKEYR
	0x4002 200C - 0x4002 200F	4	FLASH_SR
Flash memory interface registers	0x4002 2010 - 0x4002 2013	4	FLASH_CR
	0x4002 2014 - 0x4002 2017	4	FLASH_AR
	0x4002 2018 - 0x4002 201B	4	Reserved
	0x4002 201C - 0x4002 201F	4	FLASH_OBR
	0x4002 2020 - 0x4002 2023	4	FLASH_WRPR

Table 3. Flash module organization⁽¹⁾ (continued)

The information block is divided into two parts:

- System memory is used to boot the device in System memory boot mode. The area is
 reserved for use by STMicroelectronics and contains the bootloader, which is used to
 reprogram the flash memory through one of the following interfaces: USART1,
 USART2 or USB (DFU). It is programmed by ST when the device is manufactured, and
 protected against spurious write/erase operations. For further details, refer to the
 AN2606.
- Option bytes

3.2.2 Read operations

The embedded flash module can be addressed directly, as a common memory space. Any data read operation accesses the content of the flash module through dedicated read senses and provides the requested data.

The read interface consists of a read controller on one side to access the flash memory and an AHB interface on the other side to interface with the CPU. The main task of the read interface is to generate the control signals to read from the flash memory and to prefetch the blocks required by the CPU. The prefetch block is only used for instruction fetches over the ICode bus. The Literal pool is accessed over the DCode bus. Since these two buses have the same flash memory as target, DCode bus accesses have priority over prefetch accesses.

Read accesses can be performed with the following options managed through the flash access control register (FLASH_ACR):

- Instruction fetch: Prefetch buffer enabled for a faster CPU execution.
- Latency: number of wait states for a correct read operation (from 0 to 2)



^{1.} The gray color is used for reserved memory addresses.

Instruction fetch

The Cortex[®]-M4 with FPU fetches the instruction over the ICode bus and the literal pool (constant/data) over the DCode bus. The prefetch block aims at increasing the efficiency of ICode bus access.

Prefetch buffer

The prefetch controller decides to access the flash memory depending on the available space in the prefetch buffer. The controller initiates a read request when there is at least one block free in the prefetch buffer.

After reset, the state of the prefetch buffer is on. The prefetch buffer is usually switched on/off during the initialization routine, while the microcontroller is running on the internal 8 MHz RC (HSI) oscillator.

Prefetch controller

The prefetch controller decides to access the flash memory depending on the available space in the prefetch buffer. The Controller initiates a read request when there is at least one block free in the prefetch buffer.

After reset, the state of the prefetch buffer is on. The prefetch buffer should be switched on/off only when SYSCLK is lower than 24 MHz and no prescaler is applied on the AHB clock (SYSCLK must be equal to HCLK). The prefetch buffer is usually switched on/off during the initialization routine, while the microcontroller is running on the internal 8 MHz RC (HSI) oscillator.

Note:

The prefetch buffer must be kept on (FLASH_ACR[4]='1') when using a prescaler different from 1 on the AHB clock.

Access latency

In order to maintain the control signals to read the flash memory, the ratio of the prefetch controller clock period to the access time of the flash memory has to be programmed in the flash access control register with the LATENCY[2:0] bits. This value gives the number of cycles needed to maintain the control signals of the flash memory and correctly read the required data. After reset, the value is zero and only one cycle without additional wait states is required to access the flash memory.

DCode interface

The DCode interface consists of a simple AHB interface on the CPU side and a request generator to the Arbiter of the Flash access controller. The DCode accesses have priority over prefetch accesses. This interface uses the Access Time Tuner block of the prefetch buffer.

Flash Access controller

Mainly, this block is a simple arbiter between the read requests of the prefetch/ICode and DCode interfaces.

DCode interface requests have priority over other requests.



RM0313 Rev 7 51/913

3.2.3 Flash program and erase operations

The STM32F37xxx embedded flash memory can be programmed using in-circuit programming or in-application programming.

The **in-circuit programming (ICP)** method is used to update the entire contents of the flash memory, using the JTAG, SWD protocol or the bootloader to load the user application into the microcontroller. ICP offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

In contrast to the ICP method, **in-application programming (IAP)** can use any communication interface supported by the microcontroller (I/Os, USB, CAN, UART, I²C, SPI, etc.) to download programming data into memory. IAP allows the user to re-program the flash memory while the application is running. Nevertheless, part of the application has to have been previously programmed in the flash memory using ICP.

The program and erase operations are managed through the following seven flash memory registers:

- Key register (FLASH_KEYR)
- Option byte key register (FLASH_OPTKEYR)
- Flash control register (FLASH CR)
- Flash status register (FLASH SR)
- Flash address register (FLASH_AR)
- Option byte register (FLASH OBR)
- Write protection register (FLASH WRPR)

An on going flash memory operation will not block the CPU as long as the CPU does not access the flash memory.

On the contrary, during a program/erase operation to the flash memory, any attempt to read the flash memory will stall the bus. The read operation will proceed correctly once the program/erase operation has completed. This means that code or data fetches cannot be made while a program/erase operation is ongoing.

For program and erase operations on the flash memory (write/erase), the internal RC oscillator (HSI) must be ON.

Unlocking the flash memory

After reset, the FPEC (Flash memory program/erase controller) is protected against unwanted write or erase operations. The FLASH_CR register is not accessible in write mode, except for the OBL_LAUNCH bit, used to reload the OBL. An unlocking sequence should be written to the FLASH_KEYR register to open the access to the FLASH_CR register. This sequence consists of two write operations into the FLASH_KEYR register:

- 1. Write KEY1 = 0x45670123
- 2. Write KEY2 = 0xCDEF89AB

Any wrong sequence locks up the FPEC and the FLASH_CR register until the next reset.

In the case of a wrong key sequence, a bus error is detected and a Hard Fault interrupt is generated. This is done after the first write cycle if KEY1 does not match, or during the second write cycle if KEY1 has been correctly written but KEY2 does not match.



The FPEC and the FLASH_CR register can be locked again by user software by writing the LOCK bit in the FLASH_CR register to 1.

Main flash memory programming

The main flash memory can be programmed 16 bits at a time. The program operation is started when the CPU writes a half-word into a main flash memory address with the PG bit of the FLASH_CR register set. Any attempt to write data that are not half-word long will result in a bus error generating a Hard Fault interrupt.




Figure 3. Programming procedure

The flash memory interface preliminarily reads the value at the addressed main flash memory location and checks that it has been erased. If not, the program operation is skipped and a warning is issued by the PGERR bit in the FLASH_SR register (the only exception to this is when 0x0000 is programmed. In this case, the location is correctly programmed to 0x0000 and the PGERR bit is not set). If the addressed main flash memory location is write-protected by the FLASH_WRPR register, the program operation is skipped and a warning is issued by the WRPRTERR bit in the FLASH_SR register. The end of the program operation is indicated by the EOP bit in the FLASH_SR register.

The main flash memory programming sequence in standard mode is as follows:



RM0313 Rev 7 53/913

- Check that no main flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register.
- 2. Set the PG bit in the FLASH_CR register.
- 3. Perform the data write (half-word) at the desired address.
- 4. Wait until the BSY bit is reset in the FLASH SR register.
- Check the EOP flag in the FLASH_SR register (it is set when the programming operation has succeeded), and then clear it by software.

Note:

The registers are not accessible in write mode when the BSY bit of the FLASH_SR register is set.

Flash memory erase

The flash memory can be erased page by page or completely (Mass Erase).

Page Erase

To erase a page, the procedure below should be followed:

- Check that no flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register.
- 2. Set the PER bit in the FLASH CR register
- 3. Program the FLASH AR register to select a page to erase
- 4. Set the STRT bit in the FLASH_CR register (see below note)
- 5. Wait for the BSY bit to be reset
- 6. Check the EOP flag in the FLASH_SR register (it is set when the erase operation has succeed), and then clear it by software.
- 7. Clear the EOP flag.

Note:

The software should start checking if the BSY bit equals '0' at least one CPU cycle after setting the STRT bit.






Figure 4. Flash memory Page Erase procedure

Mass Erase

The Mass Erase command can be used to completely erase the user pages of the flash memory. The information block is unaffected by this procedure. The following sequence is recommended:

- 1. Check that no flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register.
- 2. Set the MER bit in the FLASH_CR register.
- 3. Set the STRT bit in the FLASH_CR register (see below note).
- 4. Wait for the BSY bit to be reset.
- 5. Check the EOP flag in the FLASH_SR register (it is set when the erase operation has succeed), and then clear it by software.
- Clear the EOP flag.

Note: Ti

The software should start checking if the BSY bit equals '0' at least one CPU cycle after setting the STRT bit.






Figure 5. Flash memory Mass Erase procedure

Option byte programming

The option bytes are programmed differently from normal user addresses. The number of option bytes is limited to 8 (4 for write protection, 1 for readout protection, 1 for hardware configuration, and 2 for data storage). After unlocking the FPEC, the user has to authorize the programming of the option bytes by writing the same set of KEYS (KEY1 and KEY2) to the FLASH OPTKEYR register (refer to Section 3.2.3: Flash program and erase operations for key values). Then, the OPTWRE bit in the FLASH CR register will be set by hardware and the user has to set the OPTPG bit in the FLASH CR register and perform a half-word write operation at the desired Flash address.

The value of the addressed option byte is first read to check it is really erased. If not, the program operation is skipped and a warning is issued by the PGERR bit in the FLASH SR register. The end of the program operation is indicated by the EOP bit in the FLASH SR register.

The LSB value is automatically complemented into the MSB before the programming operation starts. This guarantees that the option byte and its complement are always correct.

The sequence is as follows:



- 1. Check that no flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register.
- 2. Unlock the OPTWRE bit in the FLASH_CR register.
- 3. Set the OPTPG bit in the FLASH CR register.
- 4. Write the data (half-word) to the desired address.
- 5. Wait for the BSY bit to be reset.
- 6. Read the programmed value and verify.

When the flash memory read protection option is changed from protected to unprotected, a Mass Erase of the main flash memory is performed before reprogramming the read protection option. If the user wants to change an option other than the read protection option, then the mass erase is not performed. The erased state of the read protection option byte protects the flash memory.

Erase procedure

The option byte erase sequence (OPTERASE) is as follows:

- Check that no flash memory operation is ongoing by reading the BSY bit in the FLASH_SR register.
- 2. Unlock the OPTWRE bit in the FLASH_CR register.
- 3. Set the OPTER bit in the FLASH CR register.
- 4. Set the STRT bit in the FLASH_CR register and wait a few cycles before the BSY bit is set.
- 5. Wait for BSY to reset.
- Read the erased option bytes and verify.



RM0313 Rev 7 57/913

3.3 Memory protection

The user area of the flash memory can be protected against read by untrusted code. The pages of the flash memory can also be protected against unwanted write due to loss of program counter contexts. The write-protection granularity is one sector (four pages).

3.3.1 Read protection (RDP)

The read protection is activated by setting the RDP option byte and then, by applying a system reset to reload the new RDP option byte.

Note:

If the read protection is set while the debugger is still connected (or had been connected since the last power-on) through JTAG/SWD, apply a POR (power-on reset) instead of a system reset.

If the read protection is programmed through software, do not set the OBL_LAUNCH bit (FLASH_CR register). Perform instead a POR to reload the option byte. This can be done with a transition Standby (or Shutdown) mode followed by a wake-up.

There are three levels of read protection from no protection (level 0) to maximum protection or no debug (level 2).

The flash memory is protected when the RDP option byte and its complement contain the pair of values shown in *Table 4*.

RDP byte value	RDP complement value	Read protection level
0xAA	0x55	Level 0 (ST production configuration)
Any value except 0xAA or 0xCC	Any value (not necessarily complementary) except 0x55 and 0x33	Level 1
0xCC	0x33	Level 2

Table 4. Flash memory read protection status

The system memory area is read accessible whatever the protection level. It is never accessible for program/erase operation.

Level 0: no protection

Read, program, and erase operations into the main memory flash area are possible. The option bytes are also accessible by all operations.

47/

Level 1: Read protection

This is the default protection level when the RDP option byte is erased. It is defined as well when the RDP value is at any value different from 0xAA and 0xCC, or even if the complement is not correct.

- **User mode:** Code executing in user mode can access main memory flash and option bytes with all operations.
- Debug, boot RAM and bootloader modes: In debug mode or when code is running from boot RAM or bootloader, the main flash memory and the backup registers (RTC_BKPxR in the RTC) are totally inaccessible. In these modes, even a simple read access generates a bus error and a Hard Fault interrupt. The main memory is program/erase protected to prevent malicious or unauthorized users from reprogramming any of the user code with a dump routine. Any attempted program/erase operation sets the PGERR flag of the flash status register (FLASH_SR). When the RDP is reprogrammed to the value 0xAA to move back to Level 0, a mass erase of the main memory flash is performed and the backup registers (RTC_BKPxR in the RTC) are reset.

Level 2: No debug

In this level, the protection level 1 is guaranteed. In addition, the Cortex[®]-M4 with FPU debug capabilities are disabled. Consequently, the debug port, the boot from RAM (boot RAM mode) and the boot from System memory (bootloader mode) are no more available. In user execution mode, all operations are allowed on the Main Flash memory. On the contrary, only read and program operations can be performed on the option bytes.

Option bytes cannot be erases. Moreover, the RDP bytes cannot be programmed. Thus, the level 2 cannot be removed at all: it is an irreversible operation. When attempting to program the RDP byte, the protection error flag WRPRTERR is set in the Flash_SR register, and an interrupt can be generated.

Note: The debug feature is also disabled under reset.

STMicroelectronics is not able to perform analysis on defective parts on which the level 2 protection has been set.



RM0313 Rev 7 59/913

Area Read protection level (RDP) Read Main flash memory 1 Yes System memory (2) 1 Yes Option bytes 1 Yes Backup registers 1 Yes	ı	User execution	n	Debug/ BootFromRam/ BootFromLoader				
	level (RDP)	Read	Write	Erase	Read	Write	Erase	
Main flash	1	Yes	Yes	Yes	No	No	No ⁽³⁾	
memory	2	Yes	Yes	Yes	N/A ⁽¹⁾	BootFromLoader ead Write Erase No No No ⁽³⁾ /A ⁽¹⁾ N/A ⁽¹⁾ N/A ⁽¹⁾ /es No No A ⁽¹⁾ N/A ⁽¹⁾ N/A ⁽¹⁾ /es Yes ⁽³⁾ Yes /A ⁽¹⁾ N/A ⁽¹⁾ N/A ⁽¹⁾ No No No ⁽⁵⁾		
System	1	Yes	No	No	Yes	NotFromLoader Write Erase No No ⁽³⁾ N/A ⁽¹⁾ N/A ⁽¹⁾ No No N/A ⁽¹⁾ N/A ⁽¹⁾ Yes ⁽³⁾ Yes N/A ⁽¹⁾ N/A ⁽¹⁾ No No ⁽⁵⁾		
memory (2)	2	Yes	No	No	NA ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	
0-4 4	1	Yes	Yes ⁽³⁾	Yes	Yes	Yes ⁽³⁾	mLoader ite	
Option bytes	2	Yes	Yes ⁽⁴⁾	No	N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	
Backup	1	Yes	Yes	N/A	No	No	No ⁽⁵⁾	
registers	2	Yes	Yes	N/A	N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	

Table 5. Access status versus protection level and execution modes

- 1. When the protection level 2 is active, the Debug port, the boot from RAM and the boot from system memory are disabled.
- 2. The system memory is only read-accessible, whatever the protection level (0, 1 or 2) and execution mode.
- 3. The main flash memory is erased when the RDP option byte is programmed with all level protections disabled (0xAA).
- 4. All option bytes can be programmed, except the RDP byte.
- 5. The backup registers are erased only when the RDP changes from level 1 to level 0.

Changing read protection level

It is easy to move from level 0 to level 1 by changing the value of the RDP byte to any value (except 0xCC). By programming the 0xCC value in the RDP byte, it is possible to go to level 2 either directly from level 0 or from level 1. On the contrary, the change to level 0 (no protection) is not possible without a main flash memory Mass Erase operation. This Mass Erase is generated as soon as 0xAA is programmed in the RDP byte.

Note:

When the Mass Erase command is used, the backup registers (RTC_BKPxR in the RTC) are also reset.

To validate the protection level change, the option bytes must be reloaded through the OBL_LAUNCH bit in Flash control register.

3.3.2 Write protection

The write protection is implemented with a granularity of 2 pages. It is activated by configuring the WRP[1:0] option bytes, and then by reloading them by setting the OBL_LAUNCH bit in the FLASH_CR register.

If a program or an erase operation is performed on a protected sector, the flash memory returns a WRPRTERR protection error flag in the Flash memory Status Register (FLASH_SR).

Write unprotection

To disable the write protection, two application cases are provided:

- Case 1: Read protection disabled after the write unprotection:
 - Erase the entire option byte area by using the OPTER bit in the flash memory control register (FLASH_CR).
 - Program the code 0xAA in the RDP byte to unprotect the memory. This operation forces a Mass Erase of the main flash memory.
 - Set the OBL_LAUNCH bit in the Flash control register (FLASH_CR) to reload the option bytes (and the new WRP[3:0] bytes), and to disable the write protection.
- Case 2: Read protection is maintained active after the write unprotection, useful for inapplication programming with a user bootloader:
 - Erase the entire option byte area by using the OPTER bit in the flash memory control register (FLASH_CR).
 - Set the OBL_LAUNCH bit in the Flash control register (FLASH_CR) to reload the option bytes (and the new WRP[3:0] bytes), and to disable the write protection.

3.3.3 Option byte block write protection

The option bytes are always read-accessible and write-protected by default. To gain write access (Program/Erase) to the option bytes, a sequence of keys (same as for lock) has to be written into the OPTKEYR. A correct sequence of keys gives write access to the option bytes and this is indicated by OPTWRE in the FLASH_CR register being set. Write access can be disabled by resetting the bit through software.

3.4 Flash interrupts

Table 6. Flash interrupt request

Interrupt event	Event flag	Enable control bit
End of operation	EOP	EOPIE
Write protection error	WRPRTERR	ERRIE
Programming error	PGERR	ERRIE

3.5 Flash register description

The flash memory registers have to be accessed by 32-bit words (half-word and byte accesses are not allowed).

3.5.1 Flash access control register (FLASH_ACR)

Address offset: 0x00 Reset value: 0x0000 0030

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	PRFT BS	PRFT BE	Res.	LATENCY[2:0]		:0]									
										r	rw		rw	rw	rw

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 PRFTBS: Prefetch buffer status

This bit provides the status of the prefetch buffer.

0: Prefetch buffer is disabled

1: Prefetch buffer is enabled

Bit 4 PRFTBE: Prefetch buffer enable

0: Prefetch is disabled

1: Prefetch is enabled

Bits 3:2 Reserved, must be kept at reset value.

Bits 1:0 LATENCY[2:0]: Latency

These bits represent the ratio of the SYSCLK (system clock) period to the Flash access time.

000: Zero wait state, if 0 < SYSCLK ≤ 24 MHz

001: One wait state, if 24 MHz < SYSCLK \le 48 MHz 010: Two wait states, if 48 < SYSCLK \le 72 MHz

3.5.2 Flash key register (FLASH_KEYR)

Address offset: 0x04 Reset value: xxxx xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FKEYR[31:16]														
w	w	W	W	W	W	w	w	w	W	w	w	w	w	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FKEYF	R[15:0]							
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Note: These bits are all write-only and return a 0 when read.

Bits 31:0 FKEYR: Flash key

These bits represent the keys to unlock the Flash.

3.5.3 Flash option key register (FLASH_OPTKEYR)

Address offset: 0x08 Reset value: xxxx xxxx

All the register bits are write-only and return a 0 when read.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							OPTKEY	R[31:16]							
w	W	W	W	W	W	W	w	W	W	W	W	w	W	W	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							OPTKE	/R[15:0]							
w	W	W	W	W	W	W	w	W	W	W	W	W	W	W	W

Bits 31:0 **OPTKEYR**: Option byte key

These bits represent the keys to unlock the OPTWRE.

3.5.4 Flash status register (FLASH_SR)

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	EOP	WRPRT ERR	Res.	PG ERR	Res.	BSY									
										rw	rw		rw		r

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 EOP: End of operation

Set by hardware when a Flash operation (programming / erase) is completed. Reset by writing a 1

Note: EOP is asserted at the end of each successful program or erase operation

Bit 4 WRPRTERR: Write protection error

Set by hardware when programming a write-protected address of the Flash memory.

Reset by writing 1.

Bit 3 Reserved, must be kept at reset value.

Bit 2 PGERR: Programming error

Set by hardware when an address to be programmed contains a value different from '0xFFFF' before programming.

Reset by writing 1.

Note: The STRT bit in the FLASH_CR register should be reset before starting a programming operation.

Bit 1 Reserved, must be kept at reset value

Bit 0 BSY: Busy

This indicates that a Flash operation is in progress. This is set on the beginning of a Flash operation and reset when the operation finishes or when an error occurs.



RM0313 Rev 7 63/913

3.5.5 Flash control register (FLASH_CR)

Address offset: 0x10 Reset value: 0x0000 0080

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	OBL_L AUNC H	EOPIE	Res.	ERRIE	OPTWR E	Res.	LOCK	STRT	OPTER	OPT PG	Res.	MER	PER	PG
		rw	rw		rw	rw		rw	rw	rw	rw		rw	rw	rw

Bits 31:14 Reserved, must be kept at reset value.

Bit 13 OBL_LAUNCH: Force option byte loading

When set to 1, this bit forces the option byte reloading. This operation generates a system reset.

0: Inactive

1: Active

Bit 12 **EOPIE**: End of operation interrupt enable

This bit enables the interrupt generation when the EOP bit in the FLASH_SR register goes to 1.

0: Interrupt generation disabled

1: Interrupt generation enabled

Bit 11 Reserved, must be kept at reset value

Bit 10 ERRIE: Error interrupt enable

This bit enables the interrupt generation on an error when PGERR / WRPRTERR are set in the FLASH SR register.

0: Interrupt generation disabled

1: Interrupt generation enabled

Bit 9 **OPTWRE**: Option bytes write enable

When set, the option bytes can be programmed. This bit is set on writing the correct key sequence to the FLASH_OPTKEYR register.

This bit can be reset by software

Bit 8 Reserved, must be kept at reset value.

Bit 7 LOCK: Lock

Write to 1 only. When it is set, it indicates that the Flash is locked. This bit is reset by hardware after detecting the unlock sequence.

In the event of unsuccessful unlock operation, this bit remains set until the next reset.

Bit 6 STRT: Start

This bit triggers an ERASE operation when set. This bit is set only by software and reset when the BSY bit is reset.

Bit 5 **OPTER**: Option byte erase

Option byte erase chosen.

Bit 4 **OPTPG**: Option byte programming

Option byte programming chosen.

Bit 3 Reserved, must be kept at reset value.

Bit 2 MER: Mass erase

Erase of all user pages chosen.

Bit 1 PER: Page erase

Page Erase chosen.

Bit 0 **PG**: Programming

Flash programming chosen.

3.5.6 Flash address register (FLASH_AR)

Address offset: 0x14

Reset value: 0x0000 0000

This register is updated by hardware with the currently/last used address. For Page Erase operations, this should be updated by software to indicate the chosen page.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							FAR[3	31:16]							
w	W	w	W	W	W	w	w	W	W	W	W	W	W	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FAR[[15:0]							
w	W	W	W	W	W	w	w	W	W	W	W	W	W	w	w

Bits 31:0 FAR: Flash Address

Chooses the address to program when programming is selected, or a page to erase when Page Erase is selected.

Note: Write access to this register is blocked when the BSY bit in the FLASH_SR register is set.

65/913

3.5.7 Option byte register (FLASH_OBR)

Address offset 0x1C

Reset value: 0xXXXXXXXXX

It contains the level protection notifications, error during load of option bytes and user options.

The reset value of this register depends on the value programmed in the option byte and the OPTERR bit reset value depends on the comparison of the option byte and its complement during the option byte loading phase.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			7	Daga							0	Dalao				SDADC12_VDD_MONITOR	SRAM_PE	VDDA_MONITOR	nBOOT1	Res.	nRST_STDBY	nRST_STOP	WDG_SW	Res.	Res.	Res.	Res.	Res.	LEVEL2_PROT	LEVEL1_PROT	OPTERR
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		r	r		r	r	r						r	r	r

Bits 31:24 Data1

Bits 23:16 Data0

Bits 15:8 OBR: User Option Byte

Bit 15: SDADC12 VDD MONITOR

Bit 14: SRAM_PE

Bit 13: VDDA MONITOR

Bit 12: nBOOT1

Bit 11: Reserved, must be kept at reset value.

Bit 10: nRST_STDBY Bit 9: nRST_STOP Bit 8: WDG_SW

Bits 7:3 Reserved, must be kept at reset value.

Bit 2 LEVEL2_PROT: Level 2 Read protection status

When set, this indicates that the Flash memory is level 2 read-protected. It is set only if LEVEL1_PROT is set.

Note: This bit is read-only.

Bit 1 LEVEL1_PROT: Level 1 Read protection status

When set, this indicates that the Flash memory is level 1 read-protected.

Note: This bit is read-only.

Bit 0 **OPTERR**: Option byte Load error

When set, this indicates that the loaded option byte and its complement do not match. The corresponding byte and its complement are read as 0xFF in the FLASH_OBR or FLASH_WRPR register.

Note: This bit is read-only.

3.5.8 Write protection register (FLASH_WRPR)

Address offset: 0x20

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							WRP[31:16]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							WRP	[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 WRP: Write protect

This register contains the write-protection option bytes loaded by the OBL. These bits are read-only.

3.6 Flash register map

Table 7. Flash interface - register map and reset values

Offset	Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	11	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
0x000	FLASH_ACR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PRFTBS	PRFTBE	Res.		TEN [2:0																			
	Reset value																											1	1		0	0	0
0x004	FLASH_KEYR															FK	EYF	R[31	:0]														
0x004	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x008	FLASH_OPTKE YR														(OPT	ΚE	/R[3	31:0]													
	Reset Value	х	х	х	х	x	х	х	х	x	х	x	x	x	х	x	х	x	х	х	х	х	х	x	х	x	x	х	х	x	x	х	х
0x00C	FLASH_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	EOP	WRPRTERR	Res.	PGERR	Res.	BSY																		
	Reset value																											0	0		0		0
0x010	FLASH_CR	Res.	OBL_LAUNCH	EOPIE	Res.	ERRIE	OPTWRE	Res.	LOCK	STRT	OPTER	OPTPG	Res.	MER	PER	PG																	
	Reset value																			0	0		0	0		1	0	0	0		0	0	0
0x014	FLASH_AR															F	AR[31:0	0]														
UXU14	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 7. Flash interface - register map and reset values (continued)

Offset	Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
0x01C	FLASH_OBR				7	DataT								Data0				SDADC12_VDD_MONITOR	SRAM_PE	VDDA_MONITOR	nBOOT1	Res.	nRST_STDBY	nRST_STOP	WDG_SW	Res.	Res.	Res.	Res.	Res.	LEVEL2_PROT	LEVEL1_PROT	OPTERR
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1	1	1						0	1	0
0x020	FLASH_WRPR															V	/RP	[31:0	0]														
0,020	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Refer to Section 2.2 on page 40 for the register boundary addresses.

4 Option byte description

There are eight option bytes. They are configured by the end user depending on the application requirements. As a configuration example, the watchdog may be selected in hardware or software mode.

A 32-bit word is split up as follows in the option bytes.

Table 8. Option byte format

31-24	23-16	15 -8	7-0
Complemented option byte 1	Option byte 1	Complemented option byte 0	Option byte 0

The organization of these bytes inside the information block is as shown in *Table 9*.

The option bytes can be read from the memory locations listed in *Table 9* or from the Option byte register (FLASH_OBR).

Note:

The new programmed option bytes (user, read/write protection) are loaded after a system reset.

Table 9. Option byte organization

Address	[31:24]	[23:16]	[15:8]	[7:0]
0x1FFF F800	nUSER	USER	nRDP	RDP
0x1FFF F804	nData1	Data1	nData0	Data0
0x1FFF F808	nWRP1	WRP1	nWRP0	WRP0
0x1FFF F80C	nWRP3	WRP3	nWRP2	WRP2



69/913

Table 10. Description of the option bytes

Flash memory	Page 10. Description of the option bytes
address	Option bytes
0x1FFF F800	Bits [31:24] nUSER Bits [23:16] USER: User option byte (stored in FLASH_OBR[15:8]) This byte is used to configure the following features: - Select the watchdog event: Hardware or software - Reset event when entering Stop mode - Reset event when entering Standby mode Bit 23: SDADC12_VDD MONITOR 0: SDADC12_VDD power supply supervisor disabled. 1: SDADC12_VDD power supply supervisor enabled Bit 22: SRAM_PE The SRAM hardware parity check is disabled by default. This bit allows the user to enable the SRAM hardware parity check. 0: Parity check disabled. Bit 21: VDDA_MONITOR This bit selects the analog monitoring on the VDDA power source: 0: VDDA power supply supervisor disabled. 1: VDDA power supply supervisor enabled. Bit 20: nBOOT1 Together with the BOOT0 pin, this bit selects Boot mode from the main Flash memory, SRAM or System memory. Refer to Section 2.6: Boot configuration. Bit 19: Reserved, must be kept at reset. Bit 18: nRST_STDBY 0: Reset generated when entering Standby mode. 1: No reset generated. Bit 17: nRST_STOP 0: Reset generated when entering Stop mode 1: No reset generated Bit 16: WDG_SW 0: Hardware watchdog 1: Software watchdog Bits [15:8]: nRDP Bits [7:0]: RDP: Read protection option byte The value of this byte defines the Flash memory protection level 0xAA: Level 0 0xXX (except 0xAA and 0xCC): Level 1 0xCC: Level 2 The protection levels 1 and 2 are stored in the Flash_OBR Flash option register (LEVEL1_PROT and LEVEL2_PROT status flags respectively).
0x1FFF F804	Datax: Two bytes for user data storage. These addresses can be programmed using the option byte programming procedure. Bits [31:24]: nData1 Bits [23:16]: Data1 (stored in FLASH_OBR[31:24]) Bits [15:8]: nData0 Bits [7:0]: Data0 (stored in FLASH_OBR[23:16])



Table 10. Description of the option bytes (continued)

Flash memory address	Option bytes
0x1FFF F808	WRPx: Flash memory write protection option bytes Bits [31:24]: nWRP1 Bits [23:16]: WRP1 (stored in FLASH_WRPR[15:8]) Bits [15:8]: nWRP0 Bits [7:0]: WRP0 (stored in FLASH_WRPR[7:0]) 0: Write protection active 0: Write protection not active Refer to Section 3.3.2: Write protection for more details.
0x1FFF F80C	WRPx: Flash memory write protection option bytes Bits [31:24]: nWRP3 Bits [23:16]: WRP3 (stored in FLASH_WRPR[31:24]) Bits [15:8]: nWRP2 Bits [7:0]: WRP2 (stored in FLASH_WRPR[23:16]) One bit of the user option bytes WRPx is used to protect 2 pages of 2 Kbytes in the main memory block. 0: Write protection active 1: Write protection not active In total, 4 user option bytes are used to protect the whole main Flash memory. WRP0: Write-protects pages 0 to 15 WRP1: Write-protects pages 16 to 31 WRP2: Write-protects pages 32 to 47 WRP3: bits 0-6 write-protect pages 48 to 61, bit 7 write-protects pages 62 to 127.

Note:

The ST production value of the options bytes is 0xFF except the RDP option byte, which is 0xAA corresponding to the Readout protection level 0. For example, at the address 0x1FFFF800, the ST production value is 0x00FF55AA.

On every system reset, the option byte loader (OBL) reads the information block and stores the data into the Option byte register (FLASH_OBR) and the Write protection register (FLASH_WRPR). Each option byte also has its complement in the information block. During option loading, by verifying the option bit and its complement, it is possible to check that the loading has correctly taken place. If this is not the case, an option byte error (OPTERR) is generated. When a comparison error occurs, the corresponding option byte is forced to 0xFF. The comparator is disabled when the option byte and its complement are both equal to 0xFF (Electrical Erase state).



RM0313 Rev 7 71/913

5 Cyclic redundancy check calculation unit (CRC)

5.1 Introduction

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from 8-, 16- or 32-bit data word and a generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the functional safety standards, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.


5.2 CRC main features

- Uses CRC-32 (Ethernet) polynomial: 0x4C11DB7
 X³² + X²⁶ + X²³ + X²² + X¹⁶ + X¹² + X¹¹ + X¹⁰ + X⁸ + X⁷ + X⁵ + X⁴ + X² + X + 1
- Alternatively, uses fully programmable polynomial with programmable size (7, 8, 16, 32 bits)
- Handles 8-,16-, 32-bit data size
- Programmable CRC initial value
- Single input/output 32-bit data register
- Input buffer to avoid bus stall during calculation
- CRC computation done in 4 AHB clock cycles (HCLK) for the 32-bit data size
- General-purpose 8-bit register (can be used for temporary storage)
- Reversibility option on I/O data
- Accessed through AHB slave peripheral by 32-bit words only, with the exception of CRC_DR register that can be accessed by words, right-aligned half-words and rightaligned bytes

5.3 **CRC** functional description

5.3.1 **CRC** block diagram

Figure 6. CRC calculation unit block diagram



5.3.2 **CRC** internal signals

Table 11. CRC internal input/output signals

Signal name	Signal type	Description
crc_hclk	Digital input	AHB clock

5.3.3 **CRC** operation

The CRC calculation unit has a single 32-bit read/write data register (CRC DR). It is used to input new data (write access), and holds the result of the previous CRC calculation (read access).

Each write operation to the data register creates a combination of the previous CRC value (stored in CRC DR) and the new one. CRC computation is done on the whole 32-bit data word or byte by byte depending on the format of the data being written.

The CRC DR register can be accessed by word, right-aligned half-word and right-aligned byte. For the other registers only 32-bit accesses are allowed.

The duration of the computation depends on data width:

- 4 AHB clock cycles for 32 bits
- 2 AHB clock cycles for 16 bits
- 1 AHB clock cycles for 8 bits

An input buffer allows a second data to be immediately written without waiting for any wait states due to the previous CRC calculation.



The data size can be dynamically adjusted to minimize the number of write accesses for a given number of bytes. For instance, a CRC for 5 bytes can be computed with a word write followed by a byte write.

The input data can be reversed to manage the various endianness schemes. The reversing operation can be performed on 8 bits, 16 bits and 32 bits depending on the REV_IN[1:0] bits in the CRC_CR register.

For example, 0x1A2B3C4D input data are used for CRC calculation as:

- 0x58D43CB2 with bit-reversal done by byte
- 0xD458B23C with bit-reversal done by half-word
- 0xB23CD458 with bit-reversal done on the full word

The output data can also be reversed by setting the REV_OUT bit in the CRC_CR register.

The operation is done at bit level. For example, 0x11223344 output data are converted to 0x22CC4488.

The CRC calculator can be initialized to a programmable value using the RESET control bit in the CRC_CR register (the default value is 0xFFFFFFF).

The initial CRC value can be programmed with the CRC_INIT register. The CRC_DR register is automatically initialized upon CRC_INIT register write access.

The CRC_IDR register can be used to hold a temporary value related to CRC calculation. It is not affected by the RESET bit in the CRC_CR register.

Polynomial programmability

The polynomial coefficients are fully programmable through the CRC_POL register, and the polynomial size can be configured to be 7, 8, 16 or 32 bits by programming the POLYSIZE[1:0] bits in the CRC_CR register. Even polynomials are not supported.

Note:

The type of an even polynomial is $X+X^2+..+X^n$, while the type of an odd polynomial is $1+X+X^2+..+X^n$.

If the CRC data is less than 32-bit, its value can be read from the least significant bits of the CRC_DR register.

To obtain a reliable CRC calculation, the change on-fly of the polynomial value or size can not be performed during a CRC calculation. As a result, if a CRC calculation is ongoing, the application must either reset it or perform a CRC_DR read before changing the polynomial.

The default polynomial value is the CRC-32 (Ethernet) polynomial: 0x4C11DB7.



5.4 CRC registers

The CRC_DR register can be accessed by words, right-aligned half-words and right-aligned bytes. For the other registers only 32-bit accesses are allowed.

5.4.1 CRC data register (CRC_DR)

Address offset: 0x00

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DR[3	1:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DR[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 DR[31:0]: Data register bits

This register is used to write new data to the CRC calculator.

It holds the previous CRC calculation result when it is read.

If the data size is less than 32 bits, the least significant bits are used to write/read the correct value.

5.4.2 CRC independent data register (CRC_IDR)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				IDR	[7:0]										
								rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 **IDR[7:0]**: General-purpose 8-bit data register bits

These bits can be used as a temporary storage location for one byte.

This register is not affected by CRC resets generated by the RESET bit in the CRC_CR register

RM0313 Rev 7 75/913

5.4.3 CRC control register (CRC_CR)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	REV_ OUT	REV_	IN[1:0]	POLYS	IZE[1:0]	Res.	Res.	RESET							
								rw	rw	rw	rw	rw			rs

Bits 31:8 Reserved, must be kept at reset value.

Bit 7 REV_OUT: Reverse output data

This bit controls the reversal of the bit order of the output data.

0: Bit order not affected

1: Bit-reversed output format

Bits 6:5 REV_IN[1:0]: Reverse input data

This bitfield controls the reversal of the bit order of the input data

00: Bit order not affected

01: Bit reversal done by byte

10: Bit reversal done by half-word

11: Bit reversal done by word

Bits 4:3 POLYSIZE[1:0]: Polynomial size

These bits control the size of the polynomial.

00: 32 bit polynomial

01: 16 bit polynomial


10: 8 bit polynomial

11: 7 bit polynomial

Bits 2:1 Reserved, must be kept at reset value.

Bit 0 RESET: RESET bit

This bit is set by software to reset the CRC calculation unit and set the data register to the value stored in the CRC_INIT register. This bit can only be set, it is automatically cleared by hardware



5.4.4 CRC initial value (CRC_INIT)

Address offset: 0x10

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CRC_I	NIT[31:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CRC_	INIT[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 CRC_INIT[31:0]: Programmable initial CRC value

This register is used to write the CRC initial value.

5.4.5 CRC polynomial (CRC_POL)

Address offset: 0x14

Reset value: 0x04C1 1DB7

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							POL	_[31:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						_	РО	L[15:0]				_			
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 POL[31:0]: Programmable polynomial

This register is used to write the coefficients of the polynomial to be used for CRC calculation.

If the polynomial size is less than 32 bits, the least significant bits have to be used to program the correct value.

RM0313 Rev 7 77/913

5.4.6 CRC register map

Table 12. CRC register map and reset values

					-									••••		-	-				-												
Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x00	CRC_DR															ı	DR[31:0)]														
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x04	CRC_IDR	Res.				IDR	[7:0]																									
	Reset value																									0	0	0	0	0	0	0	0
0x08	CRC_CR	Res.	REV OUT	2.57	[0:1]v[-\	100000000000000000000000000000000000000	POLYSIZE[1:0]	Res.	Res.	RESET																							
	Reset value																									0	0	0	0	0			0
0x10	CRC_INIT														(CRO	C_IN	IIT[31:0]													
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x14	CRC_POL															P	OL	31:0	0]														
	Reset value	0	0	0	0	0	1	0	0	1	1	0	0	0	0	0	1	0	0	0	1	1	1	0	1	1	0	1	1	0	1	1	1

Refer to Section 2.2 on page 40 for the register boundary addresses.

6.1 Power supplies

An internal regulator is embedded in the STM32F373xx devices.

- The internal regulator is enabled in the STM32F373xx MCUs:
 The STM32F373xx devices require a 2.0 V 3.6 V operating supply voltage (V_{DD}) and 2.0 V 3.6 V analog supply voltage (V_{DDA}). The embedded regulator is used to supply the internal 1.8 V digital power.
- The internal regulator is disabled in the STM32F378xx MCUs:
 The STM32F378xx devices require1.8 V +/- 8 % operating voltage supply (V_{DD}) and 1.65 V 3.6 V analog voltage supply (V_{DDA}). The embedded regulator is OFF and V_{DD} directly supplies the regulator output.

The real-time clock (RTC) and backup registers can be powered from the V_{BAT} voltage when the main V_{DD} supply is powered off.




Figure 7. Power supply overview

RM0313 Rev 7 79/913

Supply voltages

 V_{DD}, V_{SS} = 2.0 to 3.6 V: external power supply for I/Os (except I/Os related to SDADCs) and core.

These supply voltages are provided externally through $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize SS}}$ pins.

 V_{DD} = 2.0 to 3.6 V (STM32F373xx devices) or 1.8 V ± 8 % (STM32F378xx devices).

In the case of the 1.8 V mode external supply, V_{DD} directly supplies the regulator output, which directly drives the V_{DD18} domain. V_{DD} must always be kept lower or equal to V_{DDA} .

 V_{DD18} = 1.65 to 1.95 V (V_{DD18} domain): power supply for digital core, SRAM, and flash memory.

 V_{DD18} is either internally generated through an internal voltage regulator (STM32F373xx devices) or can be provided directly from the external V_{DD} pin when the regulator is bypassed (STM32F378xx devices).

 V_{DDA}, V_{SSA}= 2.4 to 3.6 V (ADC/DAC ON) or 1.65 to 3.6 V (both ADC/DAC OFF): external power supply for ADC, DAC, comparators, temperature sensor, PLL, HSI 8 MHz oscillator, and LSI 40 kHz oscillator.

It is forbidden to have $V_{DDA} < V_{DD}$ - 0.4 V. An external Schottky diode must be placed between V_{DD} and V_{DDA} to guarantee this condition is met.

V_{BAT}= 1.65 to 3.6 V

Backup power supply for RTC, LSE oscillator, PC13 to PC15 and backup registers when V_{DD} is not present. When V_{DD} supply is present, the internal power switch switches the backup power to V_{DD} .

During fast V_{DD} startup, if V_{DD} +0.6 > V_{BAT} , there is a 2 ms period of time during which the current can flow from V_{DD} to V_{BAT} pin.

In STM32F378xx devices, V_{BAT} must be connected to V_{DD} (no battery backup).

If V_{BAT} is not used, it must be connected to V_{DD} .

- VDDSD12= 2.2 to 3.6 V: external power supply for SDADC1/2, PB2, PB10, and PE7 to PE15 I/O pins (I/O pin ground is internally connected to V_{SS}).
 - VDDSD12 must always be kept lower or equal to V_{DDA} . If VDDSD12 is not used, it must be connected to V_{DDA} .
- VDDSD3= 2.2 to 3.6 V: external power supply for SDADC3, PB14 to PB15 and PD8 to PD15 I/O pins (I/O pin ground is internally connected to V_{SS}).
 - VDDSD3 must always be kept lower or equal to V_{DDA} . If VDDSD3 is not used, it must be connected to V_{DDA} .
- VSSSD: analog ground pin for SDADC1/2/3.
 VSSSD must be connected to the ground.

Note:

PB0 and PB1 pins are powered from V_{DD} power supply. However, PB0 and PB1 are also sharing SDADC1 analog inputs. Therefore, the maximum voltage connected to these pins when they are not used as analog inputs must be less than the minimum of V_{DD} and VDDSD12 supply voltages to avoid current injection into V_{DD} and VDDSD12.

When PB0 and PB1 are configured in analog input mode (MODERy[1:0] = 11, see Section 8.4.1: GPIO port mode register (GPIOx_MODER) (x = A to F)), the maximum voltage must be less than VDDSD12.

If V_{DD} is higher than VDDSD12, it is forbidden to use PB0 and PB1 in digital output mode to avoid current injection from V_{DD} supply into VDDSD12 supply through shared analog inputs.



Reference voltages

• V_{REF+}, V_{REF-} = 2.2 to 3.6 V

 V_{REF+} and V_{REF-} correspond to the reference voltage for ADC and DAC peripherals. They define the ADC and DAC input range.

 V_{REF+} must always be kept lower or equal to V_{DDA} . If V_{REF+} is not used, it must be connected to V_{DDA} and V_{REF-} must be connected to V_{SSA} .

V_{RFF} must be connected to the ground.

VREFSD+, VREFSD- = 1.1 to 3.6 V

VREFSD+ and VREFSD- correspond to the reference voltage for SDADCx converters. They define the input conversion range for all SDADCx converters.

If SDADCx is configured in external reference voltage mode, the external voltage reference source must be connected to these pins.

If the external reference voltage is not enabled, then the selected SDADC internal reference voltage source (V_{REFINT} , SDADC_ V_{DD}) is present on VREFSD+.

A 10 nF+1 μ F capacitor must be placed between VREFSD+ and VREFSD- for decoupling purposes.

VREFSD+ must be lower than SDADC power supply:

VREFSD+ < min(VDDSD12, VDDSD3).

VREFSD- must be connected to the ground.

6.1.1 Independent A/D and D/A converter supply and reference voltage

To improve conversion accuracy, the ADC and the DAC have an independent power supply, which can be separately filtered and shielded from noise on the PCB.

- The ADC and DAC voltage supply input is available on a separate V_{DDA} pin.
- An isolated supply ground connection is provided on pin V_{SSA}.
- The SDADC voltage supply is available on separate VDDSDx pins.
- An isolated SDADC supply ground connection is provided on pin VSSSD.

The V_{DDA} supply/reference voltage can be equal or higher than V_{DD}.

The VDDSD12 and VDDSD3 can be different from V_{DD} , V_{DDA} and from one another, considering they are inside the allowed working range and must always be lower than V_{DDA} . When VDDSD3 is different, it must start before or at the same time as VDDSD12.

When a single supply is used, V_{DDA} , VDDSD12 and VDDSD3 can be externally connected to V_{DD} , through the external filtering circuit to ensure a noise free analog supply/reference voltage.

When V_{DDA} is different from V_{DD} , it must always be higher or equal to V_{DD} . To ensure this condition, also during power-up/power-down transitions, an external Schottky diode may be used between V_{DD} and V_{DDA} .

VDDSD12 and VDDSD3 can also be different, higher or lower than VDD and lower or equal to V_{DDA} .



RM0313 Rev 7 81/913

RM0313 Power control (PWR)

6.1.2 Correct grounding for analog applications

The STM32F37xxx devices feature several ground pins for various purposes. To properly design the PCB of the application, it is necessary to understand each ground pin function.

VSS ground

The VSS ground pin is used internally for all the digital parts: CPU, peripheral digital parts, GPIO pins. It is used both as a power supply and a digital signal reference for these parts.

All the digital currents flow through the VSS ground: supply currents and GPIO load currents. This is therefore a noisy ground and on a PCB, the above mentioned currents can produce voltage drops along the VSS ground path. The magnitude of the voltage drop depends on the VSS path design on the PCB. The low resistivity and low inductance paths are required, which leads to use one low-resistance PCB layer as VSS ground.

VSSA/VREF- ground

The VSSA ground pin is internally used as a supply voltage for the analog parts such as ADC, PLL, COMP and DAC. VSSA is also used as the reference voltage for ADC negative signal input (standard ADC uses single-ended mode with VSSA as reference ground) and DAC output signal. The VREF- ground is used as the ADC negative voltage reference input.

More analog currents flow through the VSSA ground: supply currents for ADC, DAC, COMP and PLL. These current changes are slow - not fast transient signals like in the digital part. The VSSA design is important for ADC and DAC, which uses VSSA as zero reference potential. For the ADC, it is recommended to use a star topology for the "negative" analog input signal path to prevent another current flow through this signal path (star topology into VSSA/VREF- pin).

The DAC output should have the ground reference (the "negative" output potential) sensed directly from the VSSA/VREF- pin.

To suppress noise from the digital application part, it is recommended to connect VSSA/VREF- to VSS near to the power supply source (star topology into the power supply source) and use decoupling capacitors between the VSSA pin and VDDA pin close to the microcontroller.

VSSSD ground

The VSSSD ground pin is used as a power supply for all SDADC peripherals (SDADC1, SDADC2 and SDADC3). VSSSD purpose is to provide a noise-free power supply to the high precision 16-bit SDADCs. The positive supply voltages (VDDSD12 and VDDSD3) purpose is the same.

It is recommended to connect the VSSSD pin to VSS close to the power supply source (star topology into the power supply source) and use decoupling capacitors between the VSSSD pin and the VDDSD12/VDDSD3 pins close to the microcontroller.

VREFSD- ground

The VREFSD- ground pin has two main functions. It is used primary as a negative reference input for all the SDADCs (SDADC1, SDADC2 and SDADC3), while the positive reference input is connected to the VREFSD+ pin. The VREFSD- pin is also used as a reference ground potential for the SDADC input configured in single-ended mode (in single ended configuration the negative SDADC input is connected internally to the VREFSD-pin).



For the SDADC single-ended input signals, it is recommended to use a star topology for the signal ground path. The signal ground is connected directly to the VREFSD- pin (star topology into the VREFSD- pin).

It is recommended to connect VREFSD- to VSS near to the power supply source (star topology into the power supply source) and to use decoupling capacitors between the VREFSD- pin and VREFSD+ pin close to the microcontroller.

Power supply STM32F37x **VDD VDDA** VREF+ VDD **VDDSDx** VREFSD+ VSS **GND** ADC_IN1 ADC IN2 ADC IN3 **VREF+** VSSA/VREF-**VDDA** SDADC1 AIN1P SDADC1 AIN2P SDADC2 AIN1P **VREFSD+** VREFSD-**VDDSDx VSSSD** Option 1: - If common analog reference is required: - Use common signal ground for SDADC and ADC/DAC Option 2: - If common analog reference is not required: - Use different signal ground for SDADC and ADC/DAC - Use only SDADC - Use only ADC/DAC MSv42017V1

Figure 8. Recommended SDADC grounding



RM0313 Rev 7 83/913

6.1.3 Battery backup domain

To retain the content of the backup registers and supply the whole RTC domain when V_{DD} is turned off, V_{BAT} pin can be connected to an optional standby voltage supplied by a battery or by another source. The battery backup feature is not available on STM32F378xx microcontrollers (V_{DD} = 1.8 V ± 8%). When the device operates in this mode, V_{BAT} pin must be connected to V_{DD} .

The V_{BAT} pin powers the RTC unit, the LSE oscillator and the PC13 to PC15 I/Os, allowing the RTC to operate even when the main digital supply (V_{DD}) is turned off. The switch to the V_{BAT} supply is controlled by the Power Down Reset embedded in the Reset block.

Warning:

During $t_{RSTTEMPO}$ (temporization at V_{DD} startup) or after a PDR is detected, the power switch between V_{BAT} and V_{DD} remains connected to V_{BAT} .

During the startup phase, if V_{DD} is established in less than $t_{RSTTEMPO}$ (Refer to the datasheet for the value of $t_{RSTTEMPO}$) and $V_{DD} > V_{BAT} + 0.6$ V, a current may be injected into V_{BAT} through an internal diode connected between V_{DD} and the power switch (V_{BAT}).

If the power supply/battery connected to the V_{BAT} pin cannot support this current injection, it is strongly recommended to connect an external low-drop diode between this power supply and the V_{BAT} pin.

If no external battery is used in the application, it is recommended to connect V_{BAT} externally to V_{DD} with a 100 nF external ceramic decoupling capacitor (for more details refer to AN4206).

When the RTC domain is supplied by V_{DD} (analog switch connected to V_{DD}), the following functions are available:

- PC14 and PC15 can be used as either GPIO or LSE pins
- PC13 can be used as GPIO, TAMPER pin, RTC Calibration Clock, RTC Alarm or second output (refer to Section 23.6.19: RTC backup registers (RTC_BKPxR) on page 556)

Note:

Due to the fact that the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is restricted: the speed has to be limited to 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (for example, to drive a LED).

When the RTC domain is supplied by V_{BAT} (analog switch connected to V_{BAT} because V_{DD} is not present), the following functions are available:

- PC14 and PC15 can be used as LSE pins only
- PC13 can be used as a TAMPER pin, RTC Alarm or Second output (refer to section). Section 23.6.15: RTC calibration register (RTC_CALR) on page 550

6.1.4 Voltage regulator

The voltage regulator is always enabled after Reset. It works in three different modes depending on the application modes.

- In Run mode, the regulator supplies full power to the 1.8 V domain (core, memories, and digital peripherals).
- In Stop mode the regulator supplies low-power to the 1.8 V domain, preserving the contents of registers and SRAM. This mode is automatically disabled when the USART, CEC, or I2C peripheral requires a clock in Stop mode.
- In Standby Mode, the regulator is powered off. The contents of the registers and SRAM are lost except for the Standby circuitry and the RTC Domain.

STM32F378xx microcontrollers

The internal voltage regulator is bypassed in STM32F378xx devices (unlike the STM32F373xx where the voltage regulator is functional). In this case, the microcontroller must be powered from a nominal V_{DD} = 1.8 V \pm 8% voltage.

In STM32F378xx microcontrollers, the external NPOR input pin replaces the internal POR signal. The external NPOR pin must be controlled by the application (released after all supply voltages are stabilized) and be connected to V_{DDA} through a pull-up resistor. This pin replaces the PB2 GPIO pin.

6.2 Power supply supervisor

6.2.1 Power on reset (POR)/power down reset (PDR)

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits, which are always active and ensure proper operation above a threshold of 2 V.

The device remains in Reset mode when the monitored supply voltage is below a specified threshold, V_{POR/PDR}, without the need for an external reset circuit.

- The POR monitors only the V_{DD}/VDDSD12 supply voltage. During the startup phase, V_{DDA} must arrive first and be higher than or equal to V_{DD}.
- The PDR monitors all V_{DD}/V_{DDA}/VDDSD12 supply voltages. However, if the application is designed with V_{DDA}/VDDSD12 higher than or equal to V_{DD}, the V_{DDA} and VDDSD12 power supply supervisor can be disabled (by programming a dedicated VDDA_MONITOR and SDADC12_VDD_MONITOR option bits) to reduce the power consumption.

For more details on the power on /power down reset threshold, refer to the electrical characteristics section in the datasheet.

4

RM0313 Rev 7 85/913




Figure 9. Power on reset/power down reset waveform

VDDSD12 monitoring

VDDSD12 supply is monitored comparing it with the internal reference voltage (V_{REFINT}). At startup, the supply voltage monitoring defaults to be active. It can then be disabled through the SDADC12_VDD_MONITOR option bit. Assuming V_{DDA} and V_{DD} are instantaneously available at startup, the system waits for VDDSD12 to exceed V_{REFINT} voltage before releasing the reset.

VDDSD3 is not monitored, so even if VDDSD12 is usually higher or lower than VDDSD3, the application has to make sure that VDDSD3 is set up before VDDSD12.

Constrains on VDDSDx versus VREFSD voltage

When the reference voltage for SDADC converters (VREFSD+) is selected from SDADC power supply (REFV[1:0] bits of SDADC_CR1 register set to 11), the reference is provided by converters analog supplies (VDDSD12 and VDDSD3) and VDDSD12 must be at the same voltage level as VDDSD3.

Note:

There is one exception if SDADC1 and SDADC2 converters are disabled and SDADC3 is enabled (through ENSDx bits in PWR_CR register and ADON bit in SDADC_CR2 register). In this case, VDDSD12 can be lower than VDDSD3 and the reference voltage can be provided by VDDSD3.

In STM32F378xx devices (V_{DD} =1.8 V+/8%), VDDSD12 monitoring is OFF like the other supply voltage monitoring systems. This means that the application should take care of monitoring it externally and of releasing the external power on the NPOR reset pin after power-up and when all supply voltages are stable.

6.2.2 Programmable voltage detector (PVD)

You can use the PVD to monitor the V_{DD} power supply by comparing it to a threshold selected by the PLS[2:0] bits in the *Power control register (PWR_CR)*.

The PVD is enabled by setting the PVDE bit.

A PVDO flag is available, in the *Power control/status register (PWR_CSR)*, to indicate if V_{DD} is higher or lower than the PVD threshold. This event is internally connected to the EXTI line16 and can generate an interrupt if enabled through the EXTI registers. The PVD output interrupt can be generated when V_{DD} drops below the PVD threshold and/or when V_{DD} rises above the PVD threshold depending on the EXTI line16 rising/falling edge configuration. As an example, the service routine could perform emergency shutdown tasks.




Figure 10. PVD thresholds

Note:

In STM32F378xx devices (V_{DD} = 1.8 V ± 8 %), the POR, PDR and PVD features are not available. The Power-on reset signal is applied on the NPOR pin. See details in the following section.

6.2.3 External NPOR signal

In STM32F378xx devices (powered from 1.8 V \pm 8 %), the POR, PDR, and PVD features are not available and the application must provide the reset signal to the external NPOR pin. The NPOR signal is active low, and must be driven to V_{SS} when the V_{DDA} is applied. Then, when V_{DD} is stable, it can be released (high impedance) and the internal pull-up will hold this input to V_{DDA}. The NPOR signal can also be controlled by using an open-drain driver circuitry.

In STM32F378xx devices, PB2 I/O is not available and is replaced by the NPOR functionality.

6.3 Low-power modes

By default, the microcontroller is in Run mode after a system or a power Reset. Several low-power modes are available to save power when the CPU does not need to be kept running, for example when waiting for an external event. It is up to the user to select the mode that gives the best compromise between low-power consumption, short startup time and available wake-up sources.

The device features three low-power modes:

- Sleep mode (CPU clock off, all peripherals including Cortex[®]-M4 with FPU core peripherals like NVIC, SysTick, etc. are kept running)
- Stop mode (all clocks are stopped)
- Standby mode (1.8 V domain powered-off)

In addition, the power consumption in Run mode can be reduced by one of the following means:

- Slowing down the system clocks
- Gating the clocks to the APB and AHB peripherals when they are unused.

Effect on Effect on 1.8 V Voltage V_{DD} Mode name **Entry** wakeup domain clocks domain regulator clocks CPU clock OFF WFI or Return from Any interrupt ISR no effect on other None ON Sleep clocks or analog WFE Wakeup event clock sources Any EXTI line (configured in the ON or in low-EXTI registers) power mode PDDS and LPDS bits + SLEEPDEEP Specific (depends on Stop bit + WFI or Return communication Power control HSI and from ISR or WFE peripherals on register All 1.8V domain **HSF** (PWR_CR))(1) reception events clocks OFF oscillators (CEC, USART, I2C) OFF WKUP pin rising PDDS bit + edge, RTC alarm, SLEEPDEEP bit + Standby external reset in OFF WFI or Return from NRST pin, ISR or WFE **IWDG** reset

Table 13. Low-power mode summary

6.3.1 Slowing down system clocks

In Run mode the speed of the system clocks (SYSCLK, HCLK, PCLK) can be reduced by programming the prescaler registers. These prescalers can also be used to slow down peripherals before entering Sleep mode.

For more details, refer to Section 7.4.2: Clock configuration register (RCC_CFGR).

In STM32F378xx devices, Standby mode is not available. Stop mode is still available, but it is meaningless to distinguish between voltage regulator in low-power mode and voltage regulator in Run mode, because the regulator is not used and V_{DD} is applied externally to the regulator output.

6.3.2 Peripheral clock gating

In Run mode, the HCLK and PCLK for individual peripherals and memories can be stopped at any time to reduce power consumption.

To further reduce power consumption in Sleep mode the peripheral clocks can be disabled prior to executing the WFI or WFE instructions.

Peripheral clock gating is controlled by the AHB peripheral clock enable register (RCC AHBENR)

6.3.3 Low power modes

Entering low power mode

Low power modes are entered by the MCU by executing the WFI (Wait For Interrupt), or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit in the Cortex®-M4 with FPU System Control register is set on Return from ISR.

Exiting low power mode

From Sleep modes, and Stop modes the MCU exit low power mode depending on the way the low power mode was entered:

- If the WFI instruction or Return from ISR was used to enter the low power mode, any peripheral interrupt acknowledged by the NVIC can wake up the device.
- If the WFE instruction is used to enter the low power mode, the MCU exits the low power mode as soon as an event occurs. The wake-up event can be generated either by:
 - NVIC IRQ interrupt.
 - When SEVONPEND = 0 in the Cortex®-M4 with FPU System Control register. By enabling an interrupt in the peripheral control register and in the NVIC. When the MCU resumes from WFE, the peripheral interrupt pending bit and the NVIC peripheral IRQ channel pending bit (in the NVIC interrupt clear pending register) have to be cleared.

Only NVIC interrupts with sufficient priority will wake up and interrupt the MCU.

- When SEVONPEND = 1 in the Cortex[®]-M4 with FPU System Control register.

By enabling an interrupt in the peripheral control register and optionally in the NVIC. When the MCU resumes from WFE, the peripheral interrupt pending bit and when enabled the NVIC peripheral IRQ channel pending bit (in the NVIC interrupt clear pending register) have to be cleared.

All NVIC interrupts will wake up the MCU, even the disabled ones. Only enabled NVIC interrupts with sufficient priority will wake up and interrupt the MCU.

Event

Configuring an EXTI line in event mode. When the CPU resumes from WFE, it is not necessary to clear the EXTI peripheral interrupt pending bit or the NVIC IRQ channel pending bit as the pending bits corresponding to the event line is not set.

It may be necessary to clear the interrupt flag in the peripheral.

From Standby mode the MCU exit low power mode through an external reset (NRST pin), an IWDG reset, a rising edge on one of the enabled WKUPx pins or an RTC event occurs (see Figure 166: RTC block diagrams).



RM0313 Rev 7 89/913

After waking up from Standby mode, program execution restarts in the same way as after a Reset (boot pin sampling, option bytes loading, reset vector is fetched, etc.).

6.3.4 Sleep mode

Entering Sleep mode

The Sleep mode is entered according to *Section : Entering low power mode*, when the SLEEPDEEP bit in the Cortex[®]-M4 with FPU System Control register is clear.

Refer to *Table 14: Sleep* for details on how to enter the Sleep mode.

Exiting Sleep mode

The Sleep mode is exit according to Section: Exiting low power mode.

Refer to *Table 14: Sleep* for more details on how to exit the Sleep mode.

Sleep-now mode Description WFI (Wait for Interrupt) or WFE (Wait for Event) while: - SLEEPDEEP = 0 Refer to the Cortex[®]-M4 with FPU System Control register. Mode entry On return from ISR while: - SLEEPDEEP = 0 and – SLEEPONEXIT = 1 Refer to the Cortex[®]-M4 with FPU System Control register. If WFI or return from ISR was used for entry Interrupt: refer to Table 28: List of vectors If WFE was used for entry and SEVONPEND = 0: Mode exit Wakeup event: refer to Section 11.2.3: Wake-up event management If WFE was used for entry and SEVONPEND = 1: Interrupt even when disabled in NVIC: refer to Table 28: List of vectors or Wakeup event: refer to Section 11.2.3: Wake-up event management Wakeup latency None

Table 14. Sleep

6.3.5 Stop mode

The Stop mode is based on the $Cortex^{\$}$ -M4 with FPU deepsleep mode combined with peripheral clock gating. The voltage regulator can be configured either in normal or low-power mode in STM32F373xx devices. In STM32F378xx, it is meaningless to distinguish between voltage regulator in low-power mode and voltage regulator in Run mode, because the regulator is not used and V_{DD} is applied externally to the regulator output..

In Stop mode, all clocks in the 1.8 V domain are stopped, the PLL, the HSI and the HSE RC oscillators are disabled, SRAM and register contents are preserved.

The I2C, CEC, and USART peripherals are an exception since they require a given kernel clock in Stop mode. In this case, when this specific clock request is ON, the power controller automatically forces the regulator to be ON as well, to prevent the device to operate in low-power mode since the regulator would not sustain the current required by the peripherals.



In the Stop mode, all I/O pins keep the same state as in Run mode.

Entering Stop mode

The Stop mode is entered according to *Section : Entering low power mode*, when the SLEEPDEEP bit in the Cortex[®]-M4 with FPU System Control register is set.

Refer to Table 15 for details on how to enter the Stop mode.

To further reduce power consumption in Stop mode, the internal voltage regulator can be put in low-power mode. This is configured by the LPDS bit of the *Power control register* (*PWR CR*).

If flash memory programming is ongoing, the Stop mode entry is delayed until the memory access is finished.

If an access to the APB domain is ongoing, the Stop mode entry is delayed until the APB access is finished.

In Stop mode, the following features can be selected by programming individual control bits:

- Independent watchdog (IWDG): the IWDG is started by writing to its Key register or by hardware option. Once started, it cannot be stopped, except by a Reset. See Section 21.3: IWDG functional description in Section 21: Independent watchdog (IWDG).
- real-time clock (RTC): this is configured by the RTCEN bit in the RTC domain control register (RCC BDCR)
- Internal RC oscillator (LSI RC): this is configured by the LSION bit in the *Control/status* register (RCC_CSR).
- External 32.768 kHz oscillator (LSE OSC): this is configured by the LSEON bit in the RTC domain control register (RCC BDCR).

The SDADC, ADC or DAC can also consume power during the Stop mode, unless they are disabled before entering it. To disable them, the ADON bit in the ADC_CR2 register and the ENx bit in the DAC_CR register must both be written to 0.

Note:

If the application needs to disable the external oscillator (external clock) before entering Stop mode, the system clock source must be first switched to HSI and then clear the HSEON bit.

Otherwise, if before entering Stop mode the HSEON bit is kept at 1, the security system (CSS) feature must be enabled to detect any external oscillator (external clock) failure and avoid a malfunction when entering Stop mode.

Exiting Stop mode

The Stop mode is exit according Section: Entering low power mode.

Refer to *Table 15* for more details on how to exit Stop mode.

When exiting Stop mode by issuing an interrupt or a wake-up event, the HSI RC oscillator is selected as the system clock.

When the voltage regulator operates in low-power mode, an additional startup delay is incurred when waking up from Stop mode. By keeping the internal regulator ON during Stop mode, the consumption is higher although the startup time is reduced.



RM0313 Rev 7 91/913

Table 15. Stop mode

Stop mode	Description
	WFI (Wait for Interrupt) or WFE (Wait for Event) while: - Set SLEEPDEEP bit in Cortex®-M4 with FPU System Control register - Clear PDDS bit in Power Control register (PWR_CR) - Select the voltage regulator mode by configuring LPDS bit in PWR_CR Note: To enter Stop mode, all EXTI Line pending bits (in Pending register (EXTI_PR)), all peripherals interrupt pending bits and RTC Alarm flag must be reset. Otherwise, the Stop mode entry procedure is ignored and program execution continues.
Mode entry	On Return from ISR while: - SLEEPDEEP bit is set in Cortex®-M4 with FPU System Control register - SLEEPONEXIT = 1 - Clear PDDS bit in Power Control register (PWR_CR) - Select the voltage regulator mode by configuring LPDS bit in PWR_CR Note: To enter Stop mode, all EXTI Line pending bits (in Pending register (EXTI_PR)), all peripherals interrupt pending bits and RTC Alarm flag must be reset. Otherwise, the Stop mode entry procedure is ignored and program execution continues.
Mode exit	 If WFI or Return from ISR was used for entry: Any EXTI Line configured in Interrupt mode (the corresponding EXTI Interrupt vector must be enabled in the NVIC). Some specific communication peripherals (CEC, USART, I2C) interrupts, when programmed in wakeup mode (the peripheral must be programmed in wakeup mode and the corresponding interrupt vector must be enabled in the NVIC). Refer to Table 28: List of vectors. If WFE was used for entry and SEVONPEND = 0: Any EXTI Line configured in event mode. Refer to Section 11.2.3: Wakeup event management. If WFE was used for entry and SEVONPEND = 1: Any EXTI Line configured in Interrupt mode (even if the corresponding EXTI Interrupt vector is disabled in the NVIC). The interrupt source can be external interrupts or peripherals with wakeup capability. Refer to Table 28: List of vectors. Wakeup event: refer to Section 11.2.3: Wake-up event management
Wakeup latency	Wakeup event: refer to Section 11.2.3: Wake-up event management HSI RC wakeup time + regulator wakeup time from Low-power mode

6.3.6 Standby mode

The Standby mode allows to achieve the lowest power consumption. It is based on the $Cortex^{\textcircled{@}}$ -M4 with FPU deepsleep mode, with the voltage regulator disabled. The 1.8 V domain is consequently powered off. The PLL, the HSI oscillator and the HSE oscillator are also switched off. SRAM and register contents are lost except for registers in the RTC domain (see *Figure 7*).

Caution: In the STM32F378xx devices, the Standby mode is not available.



Entering Standby mode

The Standby mode is entered according to *Section : Entering low power mode*, when the SLEEPDEEP bit in the Cortex[®]-M4 with FPU System Control register is set.

Refer to Table 16 for more details on how to enter Standby mode.

In Standby mode, the following features can be selected by programming individual control bits:

- Independent watchdog (IWDG): the IWDG is started by writing to its Key register or by hardware option. Once started, it cannot be stopped, except by a reset. See Section 21.3: IWDG functional description in Section 21: Independent watchdog (IWDG).
- real-time clock (RTC): this is configured by the RTCEN bit in the RTC domain control register (RCC_BDCR)
- Internal RC oscillator (LSI RC): this is configured by the LSION bit in the Control/status register (RCC_CSR).
- External 32.768 kHz oscillator (LSE OSC): this is configured by the LSEON bit in the RTC domain control register (RCC BDCR)

Exiting Standby mode

The microcontroller exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin or the rising edge of an RTC alarm occurs (see *Figure 166: RTC block diagram*). All registers are reset after wake-up from Standby except for *Power control/status register (PWR CSR)*.

After waking up from Standby mode, program execution restarts in the same way as after a Reset (boot pins sampling, vector reset is fetched, etc.). The SBF status flag in the *Power control/status register (PWR_CSR)* indicates that the MCU was in Standby mode.

Refer to *Table 16* for more details on how to exit Standby mode.

Table 16. Standby mode

Standby mode	Description
	WFI (Wait for Interrupt) or WFE (Wait for Event) while: — Set SLEEPDEEP in Cortex®-M4 with FPU System Control register — Set PDDS bit in Power Control register (PWR_CR) — Clear WUF bit in Power Control/Status register (PWR_CSR)
Mode entry	On return from ISR while: - SLEEPDEEP bit is set in Cortex [®] -M4 with FPU System Control register and - SLEEPONEXIT = 1 and - Set PDDS bit in Power Control register (PWR_CR) and - Clear WUFx bits in Power Control/Status register (PWR_SCR)
Mode exit	WKUP pin rising edge, RTC alarm event's rising edge, external Reset in NRST pin, IWDG Reset.
Wakeup latency	Reset phase



I/O states in Standby mode

In Standby mode, all I/O pins are high impedance except:

- Reset pad (still available)
- TAMPER pin if configured for tamper or calibration out
- WKUP pin, if enabled

Debug mode

By default, the debug connection is lost if the application puts the MCU in Stop or Standby mode while the debug features are used. This is because the Cortex[®]-M4 with FPU core is no longer clocked.

However, by setting some configuration bits in the DBGMCU_CR register, the software can be debugged even when using the low-power modes extensively. For more details, refer to Section 31.16.1: Debug support for low-power modes.

6.3.7 Auto-wakeup from low-power mode

The RTC can be used to wake-up the MCU from low-power mode without depending on an external interrupt (Auto-wakeup mode). The RTC provides a programmable time base for waking up from Stop or Standby mode at regular intervals. For this purpose, two of the three alternative RTC clock sources can be selected by programming the RTCSEL[1:0] bits in the RTC domain control register (RCC BDCR):

- Low-power 32.768 kHz external crystal oscillator (LSE OSC).
 This clock source provides a precise time base with very low-power consumption (less than 1µA added consumption in typical conditions)
- Low-power internal RC Oscillator (LSI RC)
 This clock source has the advantage of saving the cost of the 32.768 kHz crystal. This internal RC Oscillator is designed to add minimum power consumption.

To wake-up from Stop mode with an RTC alarm event, it is necessary to:

- Configure the EXTI Line 17 to be sensitive to rising edge
- Configure the RTC to generate the RTC alarm

To wake-up from Standby mode, there is no need to configure the EXTI Line 17.

6.4 Power control registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

6.4.1 Power control register (PWR_CR)

Address offset: 0x00

Reset value: 0x0000 0000 (reset by wake-up from Standby mode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	ENSD 3	ENSD 2	ENSD 1	DBP		PLS[2:0]		PVDE	CSBF	CWUF	PDDS	LPDS
				rw	rw	rw	rw	rw	rw	rw	rw	rc_w1	rc_w1	rw	rw

Bits 31:12 Reserved, must be kept at reset value.

Bit 11 ENSD3: Enable SDADC3.

This bit is set and cleared by software.

0: SDADC3 disabled. SDADC3 is in power down mode.

1: SD3 is enabled.

Bit 10 ENSD2: Enable SDADC2.

This bit is set and cleared by software.

0: SDADC2 disabled. SDADC2 is in power down mode.

1: SD2 is enabled.

Bit 9 ENSD1: Enable SDADC1.

This bit is set and cleared by software.

0: SDADC1 disabled. SDADC1 is in power down mode.

1: SD1 is enabled.

Bit 8 **DBP**: Disable RTC domain write protection.

In reset state, the RTC and backup registers are protected against parasitic write access. This bit must be set to enable write access to these registers.

0: Access to RTC and Backup registers disabled

1: Access to RTC and Backup registers enabled

Note: If the HSE divided by 128 is used as the RTC clock, this bit must remain set

Bits 7:5 PLS[2:0]: PVD level selection.

These bits are written by software to select the voltage threshold detected by the programmable voltage detector.

Note: 000: 2.2V 001: 2.3V 010: 2.4V 011: 2.5V 100: 2.6V 101: 2.7V 110: 2.8V 111: 2.9V

Note: Refer to the electrical characteristics of the datasheet for more details.

Note: Once the PVD_LOCK is enabled (for CLASS B protection) the PLS[2:0] bits cannot be programmed anymore.

Bit 4 **PVDE:** Programmable voltage detector enable.

This bit is set and cleared by software.

0: PVD disabled 1: PVD enabled

Bit 3 **CSBF**: Clear standby flag.

This bit is always read as 0.

0: No effect

1: Clear the SBF Standby Flag (write).

Bit 2 CWUF: Clear wakeup flag.

This bit is always read as 0.

0: No effect

1: Clear the WUF Wakeup Flag after 2 System clock cycles. (write)

Bit 1 PDDS: Power down deepsleep.

This bit is set and cleared by software. It works together with the LPDS bit.

- 0: Enter Stop mode when the CPU enters Deepsleep. The regulator status depends on the LPDS bit.
- 1: Enter Standby mode when the CPU enters Deepsleep.
- Bit 0 LPDS: Low-power deepsleep.

This bit is set and cleared by software. It works together with the PDDS bit.

- 0: Voltage regulator on during Stop mode
- 1: Voltage regulator in low-power mode during Stop mode

6.4.2 Power control/status register (PWR_CSR)

Address offset: 0x04

Reset value: 0x0000 0000 (not reset by wakeup from Standby mode)

Additional APB cycles are needed to read this register versus a standard APB read.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	EWUP 3	EWUP 2	EWUP 1	Res.	Res.	Res.	Res.	VREFI NTRD YF	PVDO	SBF	WUF
					rw	rw	rw					r	r	r	r

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 EWUP3: Enable WKUP3 pin

This bit is set and cleared by software.

0: WKUP3 pin is used for general purpose I/O. An event on the WKUP3 pin does not wakeup the device from Standby mode.

1: WKUP3 pin is used for wakeup from Standby mode and forced in input pull down configuration (rising edge on WKUP3 pin wakes-up the system from Standby mode).

Note: This bit is reset by a system Reset.

Bit 9 EWUP2: Enable WKUP2 pin

This bit is set and cleared by software.

0: WKUP2 pin is used for general purpose I/O. An event on the WKUP2 pin does not wakeup the device from Standby mode.

1: WKUP2 pin is used for wakeup from Standby mode and forced in input pull down configuration (rising edge on WKUP2 pin wakes-up the system from Standby mode).

Note: This bit is reset by a system Reset.

Bit 8 EWUP1: Enable WKUP1 pin

This bit is set and cleared by software.

0: WKUP1 pin is used for general purpose I/O. An event on the WKUP1 pin does not wakeup the device from Standby mode.

1: WKUP1 pin is used for wakeup from Standby mode and forced in input pull down configuration (rising edge on WKUP1 pin wakes-up the system from Standby mode).

Note: This bit is reset by a system Reset.

Bits 7:4 Reserved, must be kept at reset value.

97/913

Bit 3 VREFINTRDY: VREFINT reference voltage ready.

This bit is cleared and set by hardware.

This bit indicates the state of the internal reference voltage VREFINT. It is set when VREFINT is ready. It is reset during stabilization of VREFINT.

Note: This flag is useful only for the STM32F378xx product when working with external NPOR pin. In the STM32F373xx product, the internal POR waits for the VREFINT stabilization before releasing the reset.

Bit 2 PVDO: PVD output

This bit is set and cleared by hardware. It is valid only if PVD is enabled by the PVDE bit.

- 0: V_{DD} is higher than the PVD threshold selected with the PLS[2:0] bits.
- 1: V_{DD} is lower than the PVD threshold selected with the PLS[2:0] bits.

Note: The PVD is stopped by Standby mode. For this reason, this bit is equal to 0 after Standby or reset until the PVDE bit is set.

Once the PVD is enabled and configured in the PWR_CR register, PVDO can be used to generate an interrupt through the Extended Interrupt/event controller.

Once the PVD_LOCK is enabled (for CLASS B protection) PVDO cannot be disabled anymore.

Bit 1 SBF: Standby flag

This bit is set by hardware and cleared only by a POR/PDR (power on reset/power down reset) or by setting the CSBF bit in the *Power control register (PWR_CR)*

- 0: Device has not been in Standby mode
- 1: Device has been in Standby mode

Bit 0 WUF: Wakeup flag

This bit is set by hardware and cleared by a system reset or by setting the CWUF bit in the *Power control register (PWR_CR)*.

- 0: No wakeup event occurred
- 1: A wakeup event was received from the WKUP pin or from the RTC alarm

Note: An additional wakeup event is detected if the WKUP pin is enabled (by setting the EWUP bit) when the WKUP pin level is already high.



6.4.3 PWR register map

The following table summarizes the PWR registers.

Table 17. PWR register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x000	PWR_CR	Res.	ENSD3	ENSD2	ENSD1	DBP	PL	.S[2	:0]	PVDE	CSBF	CWUF	PDDS	LPDS																			
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x004	PWR_CSR	Res.	EWUP3	EWUP2	EWUP1	Res.	Res.	Res.	Res.	VREFINTRDYF	PVDO	SBF	WUF																				
	Reset value																						0	0	0					0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.

7 Reset and clock control (RCC)

7.1 Reset

There are three types of reset, defined as system reset, power reset and RTC domain reset.

7.1.1 Power reset

A power reset is generated when one of the following events occurs:

- Power-on/power-down reset (POR/PDR reset)
- 2. When exiting Standby mode

A power reset sets all registers to their reset values except the RTC domain (*Figure 7 on page 79*).

In STM32F378xx devices, the POR/PDR reset is not functional and the Standby mode is not available. Power reset must be provided from an external NPOR pin (active low and released by the application when all supply voltages are stabilized).

7.1.2 System reset

A system reset sets all registers to their reset values unless specified otherwise in the register description.

A system reset is generated when one of the following events occurs:

- A low level on the NRST pin (external reset)
- 2. Window watchdog event (WWDG reset)
- 3. Independent watchdog event (IWDG reset)
- 4. A software reset (SW reset) (see Software reset).
- 5. Low-power management reset (see Low-power management reset).
- 6. Option byte loader reset (see Option byte loader reset).
- 7. A power reset

The reset source can be identified by checking the reset flags in the Control/Status register, RCC_CSR (see Section 7.4.10: Control/status register (RCC_CSR)).

These sources act on the NRST pin and it is always kept low during the delay phase. The RESET service routine vector is fixed at address 0x0000 0004 in the memory map.

The system reset signal provided to the device is output on the NRST pin. The pulse generator guarantees a minimum reset pulse duration of 20 µs for each internal reset source. In the case of an external reset, the reset pulse is generated while the NRST pin is asserted low.






Figure 11. Simplified diagram of the reset circuit

Software reset

The SYSRESETREQ bit in Cortex[®]-M4 with FPU Application Interrupt and Reset Control Register must be set to force a software reset on the device. Refer to the *Cortex*[®]-*M0 technical reference manual* for more details.

Low-power management reset

There are two ways to generate a low-power management reset:

- Reset generated when entering Standby mode:
 This type of reset is enabled by resetting nRST_STDBY bit in User Option Bytes. In this case, whenever a Standby mode entry sequence is successfully executed, the device is reset instead of entering Standby mode.
- Reset when entering Stop mode:

This type of reset is enabled by resetting the nRST_STOP bit in User Option Bytes. In this case, whenever a Stop mode entry sequence is successfully executed, the device is reset instead of entering Stop mode.

For further information on the User Option Bytes, refer to Section 4: Option byte description.

Option byte loader reset

The option byte loader reset is generated when the OBL_LAUNCH bit (bit 13) is set in the FLASH CR register. This bit is used to launch the option byte loading by software.

7.1.3 RTC domain reset

The RTC domain has two specific resets that affect only the RTC domain (*Figure 7 on page 79*).

An RTC domain reset only affects the LSE oscillator, the RTC, the Backup registers and the RCC *RTC domain control register (RCC_BDCR)*. It is generated when one of the following events occurs.

- Software reset, triggered by setting the BDRST bit in the RTC domain control register (RCC BDCR).
- 2. V_{DD} power-up if V_{BAT} has been disconnected when it was low.



RM0313 Rev 7 101/913

The Backup registers are also reset when one of the following events occurs:

- 1. RTC tamper detection event.
- 2. Change of the read out protection from level 1 to level 0.

7.2 Clocks

Three different clock sources can be used to drive the system clock (SYSCLK):

- HSI 8 MHZ RC oscillator clock
- HSE oscillator clock
- PLL clock

The devices have the following additional clock sources:

- 40 kHz low speed internal RC (LSI RC) which drives the independent watchdog and optionally the RTC used for Auto-wakeup from Stop/Standby mode.
- 32.768 kHz low speed external crystal (LSE crystal) which optionally drives the realtime clock (RTCCLK)

Each clock source can be switched on or off independently when it is not used, to optimize power consumption.

Several prescalers allow to configure the frequency of the AHB, the high speed APB (APB2) and the low speed APB (APB1) domains. The AHB and the high speed APB domains maximum frequency is 72 MHz, while the low speed APB domain maximum frequency is 36 MHz.

The Cortex[®] system timer is always clocked by the AHB clock divided by 8 or directly by the AHB clock (through Cortex[®] Systick configuration bits).

All the peripheral clocks are derived from their bus clock (HCLK or PCLK) except:

- The flash memory programming interface clock (FLITFCLK) which is always the HSI clock.
- The option byte loader clock, which is always the HSI clock.
- The ADC clock is the high speed APB clock (APB2) divided by 2, 4, 6 or 8.
- The USART1/2/3 clock which is derived (selected by software) from one of the four following sources:
 - system clock
 - HSI clock
 - LSE clock
 - APB clock (PCLK)
- The I2C1/2 clock, which is derived (selected by software) from one of the two following sources:
 - system clock
 - HSI clock
- The CEC clock, which is derived from the HSI clock divided by 244 or from the LSE clock.
- The I2S clock, which is always the system clock.
- The RTC clock, which is derived from the LSE, LSI or from the HSE clock divided by 32.
- The IWDG clock, which is always the LSI clock.
- The timer clock frequencies are twice the frequency of the APB domain to which they
 are connected. Nevertheless, if the APB prescaler is 1, the timer clock frequency is the
 same as the frequency of the APB domain to which it is connected.

The RCC feeds the Cortex[®] System Timer (SysTick) external clock with the AHB clock (HCLK) divided by 8. The SysTick can work either with this clock or directly with the Cortex[®] clock (HCLK), configurable in the SysTick Control and Status Register.



RM0313 Rev 7 103/913




Figure 12. Clock tree part 1






Figure 13. Clock tree part 2

 For full details about the internal and external clock source characteristics, please refer to the "Electrical characteristics" section in your device datasheet.

7.2.1 HSE clock

The high speed external clock signal (HSE) can be generated from two possible clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock

The resonator and the load capacitors have to be placed as close as possible to the oscillator pins to minimize output distortion and startup stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.




Figure 14. HSE/ LSE clock sources

External crystal/ceramic resonator (HSE crystal)

The 4 to 32 MHz external oscillator has the advantage of producing a very accurate rate on the main clock.

The associated hardware configuration is shown in *Figure 14*. Refer to the electrical characteristics section of the *datasheet* for more details.

The HSERDY flag in the *Clock control register (RCC_CR)* indicates if the HSE oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the *Clock interrupt register (RCC_CIR)*.

The HSE crystal can be switched on and off using the HSEON bit in the *Clock control register (RCC_CR)*.

Caution:

To switch ON the HSE oscillator, 512 HSE clock pulses need to be seen by an internal stabilization counter after the HSEON bit is set. Even in the case that no crystal or resonator is connected to the device, excessive external noise on the OSC_IN pin may still lead the oscillator to start. Once the oscillator is started, it needs another 6 HSE clock pulses to complete a switching OFF sequence. If for any reason the oscillations are no more present on the OSC_IN pin, the oscillator cannot be switched OFF, locking the OSC pins from any other use and introducing unwanted power consumption. To avoid such situation, it is strongly recommended to always enable the Clock Security System (CSS) which is able to switch OFF the oscillator even in this case.

External source (HSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to 32 MHz. You select this mode by setting the HSEBYP and HSEON bits in the *Clock control register (RCC_CR)*. The external clock signal (square, sinus, or triangle) with ~40-60% duty cycle depending on the frequency (refer to the datasheet) has to drive the OSC_IN pin while the OSC_OUT pin can be used as GPIO. See *Figure 14*.



7.2.2 HSI clock

The HSI clock signal is generated from an internal 8 MHz RC Oscillator and can be used directly as a system clock or divided by 2 to be used as a PLL input.

The HSI RC oscillator has the advantage of providing a clock source at low cost (no external components). It also has a faster startup time than the HSE crystal oscillator however, even with calibration the frequency is less accurate than an external crystal oscillator or ceramic resonator.

Calibration

RC oscillator frequencies can vary from one chip to another due to manufacturing process variations, this is why each device is factory calibrated by ST for 1% accuracy at $T_A=25^{\circ}$ C.

After reset, the factory calibration value is loaded in the HSICAL[7:0] bits in the *Clock control register (RCC_CR)*.

If the application is subject to voltage or temperature variations this may affect the RC oscillator speed. You can trim the HSI frequency in the application using the HSITRIM[4:0] bits in the *Clock control register (RCC_CR)*.

For more details on how to measure the HSI frequency variation please refer to Section 7.2.13: Internal/external clock measurement using TIM14 on page 111.

The HSIRDY flag in the *Clock control register (RCC_CR)* indicates if the HSI RC is stable or not. At startup, the HSI RC output clock is not released until this bit is set by the hardware.

The HSI RC can be switched on and off using the HSION bit in the *Clock control register* (RCC_CR).

The HSI signal can also be used as a backup source (Auxiliary clock) if the HSE crystal oscillator fails. Refer to Section 7.2.7: Clock security system (CSS) on page 109.

7.2.3 PLL

The internal PLL can be used to multiply the HSI or HSE output clock frequency. Refer to *Figure 12* and *Clock control register (RCC CR)*.

The PLL configuration (selection of the input clock, and multiplication factor) must be done before enabling the PLL. Once the PLL is enabled, these parameters cannot be changed.

To modify the PLL configuration, proceed as follows:

- 1. Disable the PLL by setting PLLON to 0.
- 2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
- 3. Change the desired parameter.
- 4. Enable the PLL again by setting PLLON to 1.

An interrupt can be generated when the PLL is ready, if enabled in the *Clock interrupt register (RCC_CIR)*.

The PLL output frequency must be set in the range 16-72 MHz.

7.2.4 LSE clock

The LSE crystal is a 32.768 kHz Low Speed External crystal or ceramic resonator. It has the advantage of providing a low-power but highly accurate clock source to the real-time clock peripheral (RTC) for clock/calendar or other timing functions.



RM0313 Rev 7 107/913

The LSE crystal is switched on and off using the LSEON bit in *RTC domain control register* (*RCC_BDCR*). The crystal oscillator driving strength can be changed at runtime using the LSEDRV[1:0] bits in the *RTC domain control register* (*RCC_BDCR*) to obtain the best compromise between robustness and short startup time on one side and low-power-consumption on the other.

The LSERDY flag in the *RTC domain control register (RCC_BDCR)* indicates whether the LSE crystal is stable or not. At startup, the LSE crystal output clock signal is not released until this bit is set by the hardware. An interrupt can be generated if enabled in the *Clock interrupt register (RCC_CIR)*.

Caution:

To switch ON the LSE oscillator, 4096 LSE clock pulses need to be seen by an internal stabilization counter after the LSEON bit is set. Even in the case that no crystal or resonator is connected to the device, excessive external noise on the OSC32_IN pin may still lead the oscillator to start. Once the oscillator is started, it needs another 6 LSE clock pulses to complete a switching OFF sequence. If for any reason the oscillations are no more present on the OSC_IN pin, the oscillator cannot be switched OFF, locking the OSC32 pins from any other use and introducing unwanted power consumption. The only way to recover such a situation is to perform the RTC domain reset by software.

External source (LSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to 1 MHz. You select this mode by setting the LSEBYP and LSEON bits in the *RTC domain control register (RCC_BDCR)*. The external clock signal (square, sinus, or triangle) with ~50% duty cycle has to drive the OSC32_IN pin while the OSC32_OUT pin can be used as GPIO. See *Figure 14*.

7.2.5 LSI clock

The LSI RC acts as a low-power clock source that can be kept running in Stop and Standby mode for the independent window watchdog (IWDG) and RTC. The clock frequency is around 40 kHz (between 30 kHz and 60 kHz). For more details, refer to the electrical characteristics section of the datasheets.

The LSI RC can be switched on and off using the LSION bit in the *Control/status register* (RCC_CSR).

The LSIRDY flag in the *Control/status register (RCC_CSR)* indicates if the LSI oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the *Clock interrupt register (RCC_CIR)*.

7.2.6 System clock (SYSCLK) selection

Three different clock sources can be used to drive the system clock (SYSCLK):

- HSI oscillator
- HSE oscillator
- PLL

After a system reset, the HSI oscillator is selected as the system clock. When a clock source is used directly or through the PLL as a system clock, it is not possible to stop it.

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source, which is not yet ready is selected, the switch will occur when the clock source becomes ready. Status bits in the



Clock control register (RCC_CR) indicate which clock(s) is (are) ready and which clock is currently used as a system clock.

7.2.7 Clock security system (CSS)

Clock Security System can be activated by software. In this case, the clock detector is enabled after the HSE oscillator startup delay, and disabled when this oscillator is stopped.

If a failure is detected on the HSE clock, the HSE oscillator is automatically disabled, a clock failure event is sent to the break input of the TIM15/TIM16/TIM17 timers and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex[®]-M4 with FPU NMI (Non-Maskable Interrupt) exception vector.

Note:

Once the CSS is enabled and if the HSE clock fails, the CSS interrupt occurs and an NMI is automatically generated. The NMI will be executed indefinitely unless the CSS interrupt pending bit is cleared. As a consequence, in the NMI ISR user must clear the CSS interrupt by setting the CSSC bit in the Clock interrupt register (RCC_CIR).

If the HSE oscillator is used directly or indirectly as the system clock (indirectly means: it is used as PLL input clock, and the PLL clock is used as system clock), a detected failure causes a switch of the system clock to the HSI oscillator and the disabling of the HSE oscillator. If the HSE clock (divided or not) is the clock entry of the PLL used as the system clock when the failure occurs, the PLL is disabled too.

7.2.8 ADC clock

The ADC clock is derived from the APB2 high speed clock divided by 2,4,6,8 (duty cycle 50%).

7.2.9 SDADC clock

The SDADC clock source is derived from the system clock divided by a selectable divider with a 50% duty cycle. Possible division factors are 2, 4, 6, 8, 10, 12, 14, 16, 20, 24, 28, 32, 36, 40, 44, and 48.

The SDADC clock is automatically stopped in deepsleep mode.

The maximum and minimum operating frequencies of the SDAC are 6 MHz and 500 kHz, respectively.

7.2.10 RTC clock

The RTCCLK clock source can be either the HSE/32, LSE or LSI clocks. This is selected by programming the RTCSEL[1:0] bits in the *RTC domain control register (RCC_BDCR)*. This selection cannot be modified without resetting the RTC domain. The system must be always configured in a way that the PCLK frequency is greater than or equal to the RTCCLK frequency for proper operation of the RTC.



The LSE clock is in the RTC domain, whereas the HSE and LSI clocks are not. Consequently:

- If LSE is selected as the RTC clock:
 - The RTC continues to work even if the V_{DD} supply is switched off, provided the V_{BAT} supply is maintained.
- If LSI is selected as the RTC clock:
 - The RTC state is not guaranteed if the V_{DD} supply is powered off.
- If the HSE clock divided by 32 is used as the RTC clock:
 - The RTC state is not guaranteed if the V_{DD} supply is powered off or if the internal voltage regulator is powered off (removing power from the 1.8 V domain).

7.2.11 Watchdog clock

If the Independent watchdog (IWDG) is started by either hardware option or software access, the LSI oscillator is forced ON and cannot be disabled. After the LSI oscillator temporization, the clock is provided to the IWDG.

7.2.12 Clock-out capability

The microcontroller clock output (MCO) capability allows the clock to be output onto the external MCO pin. The configuration registers of the corresponding GPIO port must be programmed in alternate function mode. One of 5 clock signals can be selected as the MCO clock.

- LSI
- LSE
- SYSCLK
- HSI
- HSE
- PLL clock divided by 2


The selection is controlled by the MCO[2:0] bits of the *Clock configuration register* (RCC_CFGR).



7.2.13 Internal/external clock measurement using TIM14

It is possible to indirectly measure the frequency of all on-board clock sources by means of the TIM14 channel 1 input capture. As represented on *Figure 15*.

Figure 15. Frequency measurement with TIM14 in capture mode



The input capture channel of the Timer 14 can be a GPIO line or an internal clock of the MCU. This selection is performed through the TI1_RMP [1:0] bits in the TIM14_OR register. The possibilities available are the following ones.

- TIM14 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM14 Channel1 is connected to the RTCCLK.
- TIM14 Channel1 is connected to the HSE/32 Clock.
- TIM14 Channel1 is connected to the microcontroller clock output (MCO). Refer to section *Section 7.2.12: Clock-out capability* for MCO clock configuration.

Calibration of the HSI

The primary purpose of connecting the LSE, through the MCO multiplexer, to the channel 1 input capture is to be able to precisely measure the HSI system clocks (for this, the HSI should be used as the system clock source). The number of HSI clock counts between consecutive edges of the LSE signal provides a measure of the internal clock period. Taking advantage of the high precision of LSE crystals (typically a few tens of ppm's), it is possible to determine the internal clock frequency with the same resolution, and trim the source to compensate for manufacturing-process- and/or temperature- and voltage-related frequency deviations.

The HSI oscillator has dedicated user-accessible calibration bits for this purpose.

The basic concept consists in providing a relative measurement (for example, the HSI/LSE ratio): the precision is therefore closely related to the ratio between the two clock sources. The higher the ratio is, the better the measurement will be.

If LSE is not available, HSE/32 will be the better option to reach the most precise calibration possible.

Calibration of the LSI

The calibration of the LSI will follow the same pattern that for the HSI, but changing the reference clock. It will be necessary to connect the LSI clock to the channel 1 input capture of the TIM14. Then define the HSE as system clock source, the number of its clock counts



RM0313 Rev 7 111/913

between consecutive edges of the LSI signal provides a measure of the internal low speed clock period.

The basic concept consists in providing a relative measurement (for example, the HSE/LSI ratio): the precision is therefore closely related to the ratio between the two clock sources. The higher the ratio is, the better the measurement will be.

7.3 Low-power modes

APB peripheral clocks and DMA clock can be disabled by software.

Sleep mode stops the CPU clock. The memory interface clocks (Flash and RAM interfaces) can be stopped by software during sleep mode. The AHB to APB bridge clocks are disabled by hardware during Sleep mode when all the clocks of the peripherals connected to them are disabled.

Stop mode stops all the clocks in the V18 domain and disables the PLL and the HSI, and HSE oscillators.

HDMI CEC, USART1/2/3, and I2C1/2 have the capability to enable the HSI oscillator even when the MCU is in Stop mode (if HSI is selected as the clock source for that peripheral).


HDMI CEC and USART1/2/3 can also be driven by the LSE oscillator when the system is in Stop mode (if LSE is selected as clock source for that peripheral) and the LSE oscillator is enabled (LSEON) but they do not have the capability to turn on the LSE oscillator.

Standby mode stops all the clocks in the V18 domain and disables the PLL and the HSI, and HSE oscillators.

The CPU's deepsleep mode can be overridden for debugging by setting the DBG_STOP or DBG_STANDBY bits in the DBGMCU_CR register.

When waking up from deepsleep after an interrupt (Stop mode) or reset (Standby mode), the HSI oscillator is selected as the system clock.

If a Flash programming operation is on going, deepsleep mode entry is delayed until the Flash interface access is finished. If an access to the APB domain is ongoing, deepsleep mode entry is delayed until the APB access is finished.



7.4 RCC registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

7.4.1 Clock control register (RCC_CR)

Address offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

Access: no wait state, word, half-word, and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	PLL RDY	PLLON	Res.	Res.	Res.	Res.	CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			HSIC	AL[7:0]					Н	SITRIM[4	:0]		Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

Bits 31:26 Reserved, must be kept at reset value.

Bit 25 PLLRDY: PLL clock ready flag

Set by hardware to indicate that the PLL is locked.

0: PLL unlocked 1: PLL locked

Bit 24 PLLON: PLL enable

Set and cleared by software to enable PLL.

Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the PLL clock is used as system clock or is selected to become the system clock.

0: PLL OFF 1: PLL ON

Bits 23:20 Reserved, must be kept at reset value.

Bit 19 CSSON: Clock security system enable

Set and cleared by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected.

0: Clock detector OFF

1: Clock detector ON (Clock detector ON if the HSE oscillator is ready, OFF if not).

Bit 18 HSEBYP: HSE crystal oscillator bypass

Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit can be written only if the HSE oscillator is disabled.

0: HSE crystal oscillator not bypassed

1: HSE crystal oscillator bypassed with external clock



RM0313 Rev 7 113/913

Bit 17 HSERDY: HSE clock ready flag

Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of the HSE oscillator clock to fall down after HSEON reset.

0: HSE oscillator not ready

1: HSE oscillator ready

Bit 16 HSEON: HSE clock enable

Set and cleared by software.

Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.

0: HSE oscillator OFF 1: HSE oscillator ON

Bits 15:8 HSICAL[7:0]: HSI clock calibration

These bits are initialized automatically at startup.

Bits 7:3 HSITRIM[4:0]: HSI clock trimming

These bits provide an additional user-programmable trimming value that is added to the HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI.

The default value is 16, which, when added to the HSICAL value, should trim the HSI to 8 MHz \pm 1%. The trimming step ($F_{hsitrim}$) is around 40 kHz between two consecutive HSICAL steps.

Bit 2 Reserved, must be kept at reset value.

Bit 1 HSIRDY: HSI clock ready flag

Set by hardware to indicate that HSI oscillator is stable. After the HSION bit is cleared, HSIRDY goes low after 6 HSI oscillator clock cycles.

0: HSI oscillator not ready

1: HSI oscillator ready

Bit 0 HSION: HSI clock enable

Set and cleared by software.

Set by hardware to force the HSI oscillator ON when leaving Stop or Standby mode or in case of failure of the HSE crystal oscillator used directly or indirectly as system clock. This bit cannot be reset if the HSI is used directly or indirectly as system clock or is selected to become the system clock.

0: HSI oscillator OFF 1: HSI oscillator ON

7.4.2 Clock configuration register (RCC_CFGR)

Address offset: 0x04

Reset value: 0x0000 0000

Access: $0 \le \text{wait state} \le 2$, word, half-word, and byte access.

1 or 2 wait states inserted only if the access occurs during the clock source switch.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	S	DPRE[4:0	0]			MCO[2:0]	l	Res.	USBP RE		PLLMI	UL[3:0]		PLL XTPRE	PLL SRC
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPI	RE[1:0]	Р	PRE2[2:0	0]	ı	PPRE1[2:0	0]		HPRE	E[3:0]		SWS	S[1:0]	SW	[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw



Bits 31:27 SDPRE[4:0]: SDADC prescaler

These bits are set and reset by software to control AHB clocks division factor.

0xxxx: system clock divided by 2

10000: system clock divided by 2

10001: system clock divided by 4

10010: system clock divided by 6

10011: system clock divided by 8

10100: system clock divided by 10

10101: system clock divided by 12

10110: system clock divided by 14

10111: system clock divided by 16

11000: system clock divided by 20

11001: system clock divided by 24

11010: system clock divided by 28

11011: system clock divided by 32

11100: system clock divided by 36

11101: system clock divided by 40

11110: system clock divided by 44

11111: system clock divided by 48

Bits 26:24 MCO[2:0]: Microcontroller clock output

Set and cleared by software.

000: MCO output disabled, no clock on MCO

001: Reserved

010: LSI clock selected

011: LSE clock selected

100: System clock (SYSCLK) selected

101: HSI clock selected

110: HSE clock selected

111: PLL clock divided by 2 selected

Note: This clock output may have some truncated cycles at startup or during MCO clock source switching.

Bit 23 Reserved, must be kept at reset value.

Bit 22 USBPRE: USB prescaler

This bit is set and reset by software to generate the 48 MHz USB clock. They must be valid before enabling USB clocks.

0: PLL clock is divided by 1,5

1: PLL clock is not divided

Bits 21:18 PLLMUL[3:0]: PLL multiplication factor

These bits are written by software to define the PLL multiplication factor. These bits can be written only when PLL is disabled.

Caution: The PLL output frequency must not exceed 72 MHz.

0000: PLL input clock x 2 0001: PLL input clock x 3

0010: PLL input clock x 4

0011: PLL input clock x 5

0100: PLL input clock x 6

0101: PLL input clock x 7

0110: PLL input clock x 8

0111: PLL input clock x 9

1000: PLL input clock x 10

1001: PLL input clock x 11

1010: PLL input clock x 12

1011: PLL input clock x 13

1100: PLL input clock x 14 1101: PLL input clock x 15

1110: PLL input clock x 16

1111: PLL input clock x 16

Bit 17 PLLXTPRE: HSE divider for PLL input clock

This bits is set and cleared by software to select the HSE division factor for the PLL. It can be written only when the PLL is disabled.

0000: HSE input to PLL not divided

0001: HSE input to PLL divided by 2

Note: This bit is the same as the LSB of PREDIV in Clock configuration register 2 (RCC_CFGR2) (for compatibility with other STM32 products)

Bit 16 PLLSRC: PLL entry clock source

Set and cleared by software to select PLL clock source. This bit can be written only when PLL is disabled.

0: HSI/2 selected as PLL input clock

1: HSE/PREDIV selected as PLL input clock (refer to Section 7.4.12: Clock configuration register 2 (RCC_CFGR2) on page 138

Bits 15:14 ADCPRE[1:0]: ADC prescaler

These bits are set and cleared by software to select the frequency of the clock to the ADC.

00: PCLK divided by 2

01: PCLK divided by 4

10: PCLK divided by 6

11: PCLK divided by 8

Bits 13:11 PPRE2[2:0]: APB high speed prescaler (APB2)

These bits are set and reset by software to control the high speed APB clock division factor.

0xx: AHB clock not divided

100: AHB clock divided by 2

101: AHB clock divided by 4

110: AHB clock divided by 8

111: AHB clock divided by 16



RM0313 Rev 7 117/913

Bits 10:8 **PPRE1[2:0]:** APB low speed prescaler (APB1)

These bits are set and cleared by software to control the low speed APB clock division factor.

0xx: APB1 clock not divided 100: APB1 divided by 2 101: APB1 divided by 4 110: APB1 divided by 8 111: APB1 divided by 16

Bits 7:4 HPRE[3:0]: AHB prescaler

Set and cleared by software to control the division factor of the AHB clock.

0xxx: SYSCLK not divided 1000: SYSCLK divided by 2 1001: SYSCLK divided by 4 1010: SYSCLK divided by 8 1011: SYSCLK divided by 16 1100: SYSCLK divided by 64 1101: SYSCLK divided by 128 1110: SYSCLK divided by 256 1111: SYSCLK divided by 512

Note: The prefetch buffer must be kept on when using a prescaler different from 1 on the AHB clock. Refer to section Read operations on page 50 for more details.

Bits 3:2 SWS[1:0]: System clock switch status

Set and cleared by hardware to indicate which clock source is used as system

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

Bits 1:0 SW[1:0]: System clock switch

Set and cleared by software to select SYSCLK source.

Cleared by hardware to force HSI selection when leaving Stop and Standby mode or in case of failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security System is enabled).

00: HSI selected as system clock 01: HSE selected as system clock 10: PLL selected as system clock 11: not allowed



7.4.3 Clock interrupt register (RCC_CIR)

Address offset: 0x08

Reset value: 0x0000 0000

Access: no wait state, word, half-word, and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CSSC	Res.	Res.	PLL RDYC	HSE RDYC	HSI RDYC	LSE RDYC	LSI RDYC
								w			w	w	w	W	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	PLL RDYIE	HSE RDYIE	HSI RDYIE	LSE RDYIE	LSI RDYIE	CSSF	Res.	Res.	PLL RDYF	HSE RDYF	HSI RDYF	LSE RDYF	LSI RDYF
			rw	rw	rw	rw	rw	r			r	r	r	r	r

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 CSSC: Clock security system interrupt clear

This bit is set by software to clear the CSSF flag.

0: No effect

1: Clear CSSF flag

Bit 22 Reserved, must be kept at reset value.

Bit 21 Reserved, must be kept at reset value.

Bit 20 PLLRDYC: PLL ready interrupt clear

This bit is set by software to clear the PLLRDYF flag.

0: No effect

1: Clear PLLRDYF flag

Bit 19 HSERDYC: HSE ready interrupt clear

This bit is set by software to clear the HSERDYF flag.

0: No effect

1: Clear HSERDYF flag

Bit 18 HSIRDYC: HSI ready interrupt clear

This bit is set software to clear the HSIRDYF flag.

0: No effect

1: Clear HSIRDYF flag

Bit 17 LSERDYC: LSE ready interrupt clear

This bit is set by software to clear the LSERDYF flag.

0: No effect

1: LSERDYF cleared

Bit 16 LSIRDYC: LSI ready interrupt clear

This bit is set by software to clear the LSIRDYF flag.

0: No effect

1: LSIRDYF cleared

Bits 15:13 Reserved, must be kept at reset value.



RM0313 Rev 7 119/913

Bit 12 PLLRDYIE: PLL ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by PLL lock.

0: PLL lock interrupt disabled

1: PLL lock interrupt enabled

Bit 11 HSERDYIE: HSE ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization.

0: HSE ready interrupt disabled

1: HSE ready interrupt enabled

Bit 10 HSIRDYIE: HSI ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the HSI oscillator stabilization.

0: HSI ready interrupt disabled

1: HSI ready interrupt enabled

Bit 9 LSERDYIE: LSE ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization.

0: LSE ready interrupt disabled

1: LSE ready interrupt enabled

Bit 8 LSIRDYIE: LSI ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization.

0: LSI ready interrupt disabled

1: LSI ready interrupt enabled

Bit 7 CSSF: Clock security system interrupt flag

Set by hardware when a failure is detected in the HSE oscillator.

Cleared by software setting the CSSC bit.

0: No clock security interrupt caused by HSE clock failure

1: Clock security interrupt caused by HSE clock failure

Bits 6:5 Reserved, must be kept at reset value.

Bit 4 PLLRDYF: PLL ready interrupt flag

Set by hardware when the PLL locks and PLLRDYDIE is set.

Cleared by software setting the PLLRDYC bit.

0: No clock ready interrupt caused by PLL lock

1: Clock ready interrupt caused by PLL lock

Bit 3 HSERDYF: HSE ready interrupt flag

Set by hardware when the HSE clock becomes stable and HSERDYDIE is set. Cleared by software setting the HSERDYC bit.

0: No clock ready interrupt caused by the HSE oscillator

1: Clock ready interrupt caused by the HSE oscillator



Bit 2 HSIRDYF: HSI ready interrupt flag

Set by hardware when the HSI clock becomes stable and HSIRDYDIE is set in a response to setting the HSION (refer to Clock control register (RCC_CR)). When HSION is not set but the HSI oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.

Cleared by software setting the HSIRDYC bit.

0: No clock ready interrupt caused by the HSI oscillator

1: Clock ready interrupt caused by the HSI oscillator

Bit 1 LSERDYF: LSE ready interrupt flag

Set by hardware when the LSE clock becomes stable and LSERDYDIE is set. Cleared by software setting the LSERDYC bit.

0: No clock ready interrupt caused by the LSE oscillator

1: Clock ready interrupt caused by the LSE oscillator

Bit 0 LSIRDYF: LSI ready interrupt flag

Set by hardware when the LSI clock becomes stable and LSIRDYDIE is set.

Cleared by software setting the LSIRDYC bit.

0: No clock ready interrupt caused by the LSI oscillator

1: Clock ready interrupt caused by the LSI oscillator

7.4.4 APB2 peripheral reset register (RCC_APB2RSTR)

Address offset: 0x0C

Reset value: 0x00000 0000

Access: no wait state, word, half-word, and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	SDAD3 RST	SDAD2 RST	SDAD1 RST	Res.	Res.	Res.	Res.	TIM19 RST	TIM17 RST	TIM16 RST	TIM15 RST
					rw	rw	rw					rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	USART1 RST	Res.	SPI1 RST	Res.	Res.	ADC RST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYS CFG RST
	rw		rw			rw									rw

Bits 31:27 Reserved, must be kept at reset value.

Bit 26 SDAD3RST: SDADC3 (Sigma delta ADC 3) reset

This bit is set and reset by software.

0: does not reset the SDADC3

1: resets the SDADC3

Bit 25 SDAD2RST: SDADC2 (Sigma delta ADC 2) reset

This bit is set and reset by software.

0: does not reset the SDADC2

1: resets the SDADC2

RM0313 Rev 7 121/913

Bit 24 SDAD1RST: SDADC1 (Sigma delta ADC 1) reset

This bit is set and reset by software.

0: does not reset the SDADC1

1: resets the SDADC1

Bits 22:20 Reserved, must be kept at reset value.

Bit 19 TIM19RST: TIM19 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM19 timer

Bit 18 TIM17RST: TIM17 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM17 timer

Bit 17 TIM16RST: TIM16 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM16 timer

Bit 16 TIM15RST: TIM15 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM15 timer

Bit 15 Reserved, must be kept at reset value.

Bit 14 USART1RST: USART1 reset

Set and cleared by software.

0: No effect

1: Reset USART1

Bit 13 Reserved, must be kept at reset value.

Bit 12 SPI1RST: SPI1 reset

Set and cleared by software.

0: No effect

1: Reset SPI1

Bits 11:10 Reserved, must be kept at reset value.

Bit 9 ADCRST: ADC interface reset

Set and cleared by software.

0: No effect

1: Reset ADC interface

Bits 8:1 Reserved, must be kept at reset value.

Bit 0 SYSCFGRST: SYSCFG reset

Set and cleared by software.

0: No effect

1: Reset all SYSCFG registers except for SYSCFG_CFGR2

7.4.5 APB1 peripheral reset register (RCC_APB1RSTR)

Address offset: 0x10

Reset value: 0x0000 0000

Access: no wait state, word, half-word, and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	CECR ST	DAC1 RST	PWR RST	Res.	DAC2 RST	CAN RST	Res.	USB RST	I2C2 RST	I2C1 RST	Res.	Res.	USART3 RST	USART 2RST	Res.
	rw	rw	rw		rw	rw		rw	rw	rw			rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 RST	SPI2 RST	Res.	Res.	WWD GRST	Res.	TIM18 RST	TIM14 RST	TIM13 RST	TIM12 RST	TIM7 RST	TIM6 RST	TIM5 RST	TIM4 RST	TIM3 RST	TIM2 RST
rw	rw			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31 Reserved, must be kept at reset value.

Bit 30 CECRST HDMI CEC reset

Set and cleared by software.

0: No effect

1: Reset HDMI CEC

Bit 29 DAC1RST: DAC1 interface reset

Set and cleared by software.

0: No effect

1: Reset DAC1 interface

Bit 28 PWRRST: Power interface reset

Set and cleared by software.

0: No effect

1: Reset power interface

Bit 27 Reserved, must be kept at reset value.

Bit 26 DAC2RST: DAC2 interface reset

Set and cleared by software.

0: No effect

1: Reset DAC2 interface

Bit 25 CANRST: CAN interface reset

Set and cleared by software.

0: No effect

1: Reset CAN interface

Bit 24 Reserved, must be kept at reset value.

Bit 23 USBRST: USB interface reset

Set and cleared by software.

0: No effect

1: Reset USB interface



RM0313 Rev 7 123/913

Bit 22 I2C2RST: I2C2 reset

Set and cleared by software.

0: No effect

1: Reset I2C2

Bit 21 I2C1RST: I2C1 reset

Set and cleared by software.

0: No effect

1: Reset I2C1

Bits 20:19 Reserved, must be kept at reset value.

Bit 18 USART3RST: USART3 reset

Set and cleared by software.

0: No effect

1: Reset USART3

Bit 17 USART2RST: USART2 reset

Set and cleared by software.

0: No effect

1: Reset USART2

Bit 16 Reserved, must be kept at reset value.

Bit 15 SPI3RST: SPI3 reset

Set and cleared by software.

0: No effect

1: Reset SPI3

Bit 14 SPI2RST: SPI2 reset

Set and cleared by software.

0: No effect

1: Reset SPI2

Bits 13:12 Reserved, must be kept at reset value.

Bit 11 WWDGRST: Window watchdog reset

Set and cleared by software.

0: No effect

1: Reset window watchdog

Bit 10 Reserved, must be kept at reset value.

Bit 9 TIM18RST: TIM18 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM18

Bit 8 TIM14RST: TIM14 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM14

Bit 7 TIM13RST: TIM13 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM13

Bit 6 TIM12RST: TIM12 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM12

Bit 5 TIM7RST: TIM7 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM7

Bit 4 TIM6RST: TIM6 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM6

Bit 3 TIM5RST: TIM5 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM5

Bit 2 TIM4RST: TIM4 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM4

Bit 1 TIM3RST: TIM3 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM3

Bit 0 TIM2RST: TIM2 timer reset

Set and cleared by software.

0: No effect

1: Reset TIM2

7.4.6 AHB peripheral clock enable register (RCC_AHBENR)

Address offset: 0x14

Reset value: 0x0000 0014

Access: no wait state, word, half-word, and byte access.

Note: When the peripheral clock is not active, the peripheral register values may not be readable

by software and the returned value is always 0x0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	TSCEN	Res.	IOPFE N	IOPE EN	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Res.						
							rw		rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	CRCE N	Res.	FLITF EN	Res.	SRAM EN	DMA2 EN	DMA EN							
									rw		rw		rw	rw	rw



RM0313 Rev 7 125/913

Bits 31:25 Reserved, must be kept at reset value.

Bit 24 TSCEN: Touch sensing controller clock enable

Set and cleared by software.

0: TSC clock disabled

1: TSC clock enabled

Bit 23 Reserved, must be kept at reset value.

Bit 22 IOPFEN: I/O port F clock enable

Set and cleared by software.

0: I/O port F clock disabled

1: I/O port F clock enabled

Bit 21 IOPEEN: I/O port E clock enable

Set and cleared by software.

0: I/O port E clock disabled

1: I/O port E clock enabled

Bit 20 IOPDEN: I/O port D clock enable

Set and cleared by software.

0: I/O port D clock disabled

1: I/O port D clock enabled

Bit 19 IOPCEN: I/O port C clock enable

Set and cleared by software.

0: I/O port C clock disabled

1: I/O port C clock enabled

Bit 18 IOPBEN: I/O port B clock enable

Set and cleared by software.

0: I/O port B clock disabled

1: I/O port B clock enabled

Bit 17 IOPAEN: I/O port A clock enable

Set and cleared by software.

0: I/O port A clock disabled

1: I/O port A clock enabled

Bits 16:7 Reserved, must be kept at reset value.

Bit 6 CRCEN: CRC clock enable

Set and cleared by software.

0: CRC clock disabled

1: CRC clock enabled

Bit 5 Reserved, must be kept at reset value.

Bit 4 FLITFEN: FLITF clock enable

Set and cleared by software to disable/enable FLITF clock during Sleep mode.

0: FLITF clock disabled during Sleep mode

1: FLITF clock enabled during Sleep mode

Bit 3 Reserved, must be kept at reset value.

Bit 2 **SRAMEN:** SRAM interface clock enable

Set and cleared by software to disable/enable SRAM interface clock during Sleep mode.

0: SRAM interface clock disabled during Sleep mode.1: SRAM interface clock enabled during Sleep mode

Bit 1 DMA2EN: DMA2 clock enable

Set and cleared by software.

0: DMA2 clock disabled

1: DMA2 clock enabled

Bit 0 DMAEN: DMA clock enable

Set and cleared by software.

0: DMA clock disabled

1: DMA clock enabled

7.4.7 APB2 peripheral clock enable register (RCC_APB2ENR)

Address: 0x18

Reset value: 0x0000 0000

Access: word, half-word, and byte access

No wait states, except if the access occurs while an access to a peripheral in the APB domain is on going. In this case, wait states are inserted until the access to the APB

peripheral is finished.

Note: When the peripheral clock is not active, the peripheral register values may not be readable

by software and the returned value is always 0x0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	SDAD C3EN	SDAD C2EN	SDAD C1EN	Res.	DBGM CUEN	Res.	Res.	TIM19 EN	TIM17 EN	TIM16 EN	TIM15 EN
					rw	rw	rw		rw			rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	USAR T1EN	Res.	SPI1 EN	Res.	Res.	ADC EN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYS CFG EN
	rw		rw			rw									rw

Bits 31:27 Reserved, must be kept at reset value.

Bit 26 SDADC3: SDADC3 (Sigma Delta ADC 3) clock enable

Set and reset by software.
0: SDADC3 clock disabled
1: SDADC3 clock enabled

Bit 25 SDADC2: SDADC2 (Sigma Delta ADC 2) clock enable

Set and reset by software.

0: SDADC2 clock disabled

1: SDADC2 clock enabled



RM0313 Rev 7 127/913

Bit 24 SDADC1: SDADC1 (Sigma Delta ADC 1) clock enable

Set and reset by software.

0: SDADC1 clock disabled 1: SDADC1 clock enabled

Bits 23:22 Reserved, must be kept at reset value.

Bits 21:20 Reserved, must be kept at reset value.

Bit 19 TIM19EN: TIM19 timer clock enable

Set and cleared by software.

0: TIM19 timer clock disabled

1: TIM19 timer clock enabled

Bit 18 TIM17EN: TIM17 timer clock enable

Set and cleared by software.

0: TIM17 timer clock disabled

1: TIM17 timer clock enabled

Bit 17 TIM16EN: TIM16 timer clock enable

Set and cleared by software.

0: TIM16 timer clock disabled

1: TIM16 timer clock enabled

Bit 16 TIM15EN: TIM15 timer clock enable

Set and cleared by software.

0: TIM15 timer clock disabled

1: TIM15 timer clock enabled

Bit 15 Reserved, must be kept at reset value.

Bit 14 USART1EN: USART1clock enable

Set and cleared by software.

0: USART1clock disabled

1: USART1clock enabled

Bit 13 Reserved, must be kept at reset value.

Bit 12 SPI1EN: SPI1 clock enable

Set and cleared by software.

0: SPI1 clock disabled

1: SPI1 clock enabled

Bit 11 Reserved, must be kept at reset value.

Bit 10 Reserved, must be kept at reset value.

Bit 9 ADCEN: ADC interface clock enable

Set and cleared by software.

0: ADC interface disabled

1: ADC interface clock enabled

Bits 8:1 Reserved, must be kept at reset value.

Bit 0 SYSCFGEN: COMP and SYSCFG clock enable

Set and cleared by software.

0: COMP/SYSCFG clock disabled

1: COMP/SYSCFG clock enabled



7.4.8 APB1 peripheral clock enable register (RCC_APB1ENR)

Address: 0x1C

Reset value: 0x0000 0000

Access: word, half-word, and byte access

No wait state, except if the access occurs while an access to a peripheral on the APB1 domain is on going. In this case, wait states are inserted until this access to the APB1

peripheral is finished.

Note: When the peripheral clock is not active, the peripheral register values may not be readable

by software and the returned value is always 0x0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	CEC EN	DAC1 EN	PWR EN	Res.	DAC2 EN	CAN EN	Res.	USB EN	I2C2 EN	I2C1 EN	Res.	Res.	USART3 EN	USART2 EN	Res.
	rw	rw	rw		rw	rw		rw	rw	rw			rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 EN	SPI2 EN	Res.	Res.	WWD GEN	Res.	TIM18 EN	TIM14 EN	TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN
rw	rw		·	rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31 Reserved, must be kept at reset value.

Bit 30 CECEN: HDMI CEC interface clock enable

Set and cleared by software.

0: HDMI CEC clock disabled

1: HDMI CEC clock enabled.

Bit 29 DAC1EN: DAC1 interface clock enable

Set and cleared by software.

0: DAC1 interface clock disabled

1: DAC1 interface clock enabled

Bit 28 PWREN: Power interface clock enable

Set and cleared by software.

0: Power interface clock disabled

1: Power interface clock enabled

Bit 27 Reserved, must be kept at reset value.

Bit 26 DAC2EN: DAC2 interface clock enable

Set and cleared by software.

0: DAC2 interface clock disabled

1: DAC2 interface clock enabled

Bit 25 CANEN: CAN interface clock enable

Set and cleared by software.

0: CAN interface clock disabled

1: CAN interface clock enabled

Bit 24 Reserved, must be kept at reset value.

577

RM0313 Rev 7 129/913

Bit 23 USBEN: USB interface clock enable

Set and cleared by software.

0: USB interface clock disabled

1: USB interface clock enabled

Bit 22 I2C2EN: I2C2 clock enable

Set and cleared by software.

0: I2C2 clock disabled

1: I2C2 clock enabled

Bit 21 I2C1EN: I2C1 clock enable

Set and cleared by software.

0: I2C1 clock disabled

1: I2C1 clock enabled

Bits 20:18 Reserved, must be kept at reset value.

Bit 17 USART2EN: USART2 clock enable

Set and cleared by software.

0: USART2 clock disabled

1: USART2 clock enabled

Bit 16 Reserved, must be kept at reset value.

Bit 15 SPI3EN: SPI3 clock enable

Set and cleared by software.

0: SPI3 clock disabled

1: SPI3 clock enabled

Bit 14 SPI2EN: SPI2 clock enable

Set and cleared by software.

0: SPI2 clock disabled

1: SPI2 clock enabled

Bits 13:12 Reserved, must be kept at reset value.

Bit 11 WWDGEN: Window watchdog clock enable

Set and cleared by software.

0: Window watchdog clock disabled

1: Window watchdog clock enabled

Bit 10 Reserved, must be kept at reset value.

Bit 9 TIM18EN: TIM18 timer clock enable

Set and cleared by software.

0: TIM18 clock disabled

1: TIM18 clock enabled

Bit 8 TIM14EN: TIM14 timer clock enable

Set and cleared by software.

0: TIM14 clock disabled

1: TIM14 clock enabled

Bit 7 TIM13EN: TIM13 timer clock enable

Set and cleared by software.

0: TIM13 clock disabled

1: TIM13 clock enabled

Bit 6 TIM12EN: TIM12 timer clock enable

Set and cleared by software.

0: TIM12 clock disabled

1: TIM12 clock enabled

Bit 5 TIM7EN: TIM7 timer clock enable

Set and cleared by software.

0: TIM7 clock disabled

1: TIM7 clock enabled

Bit 4 TIM6EN: TIM6 timer clock enable

Set and cleared by software.

0: TIM6 clock disabled

1: TIM6 clock enabled

Bit 3 TIM5EN: TIM5 timer clock enable

Set and cleared by software.

0: TIM5 clock disabled

1: TIM5 clock enabled

Bit 2 TIM4EN: TIM4 timer clock enable

Set and cleared by software.

0: TIM4 clock disabled

1: TIM4 clock enabled

Bit 1 TIM3EN: TIM3 timer clock enable

Set and cleared by software.

0: TIM3 clock disabled

1: TIM3 clock enabled

Bit 0 TIM2EN: TIM2 timer clock enable

Set and cleared by software.

0: TIM2 clock disabled

1: TIM2 clock enabled



RM0313 Rev 7 131/913

7.4.9 RTC domain control register (RCC_BDCR)

Address offset: 0x20

Reset value: $0x0000\ 0000$, reset by RTC domain Reset. Access: $0 \le \text{wait state} \le 3$, word, half-word, and byte access.

Wait states are inserted in case of successive accesses to this register.

Note:

The LSEON, LSEBYP, RTCSEL and RTCEN bits of the RTC domain control register (RCC_BDCR) are in the RTC domain. As a result, after Reset, these bits are write-protected and the DBP bit in the Power control register (PWR_CR) has to be set before these can be modified. Refer to Section 6.1.3 on page 84 for further information. These bits are only reset after an RTC domain Reset (see Section 7.1.3: RTC domain reset). Any internal or external Reset will not have any effect on these bits.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BDRST
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTC EN	Res.	Res.	Res.	Res.	Res.	RTCSI	EL[1:0]	Res.	Res.	Res.	LSEDI	RV[1:0]	LSE BYP	LSE RDY	LSEON
rw						rw	rw				rw	rw	rw	r	rw

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 BDRST: RTC domain software reset

Set and cleared by software.

0: Reset not activated

1: Resets the entire RTC domain

Bit 15 RTCEN: RTC clock enable

Set and cleared by software.

0: RTC clock disabled

1: RTC clock enabled

Bits 14:10 Reserved, must be kept at reset value.

Bits 9:8 RTCSEL[1:0]: RTC clock source selection

Set by software to select the clock source for the RTC. Once the RTC clock source has been selected, it cannot be changed anymore unless the RTC domain is reset. The BDRST bit can be used to reset them.

00: No clock

01: LSE oscillator clock used as RTC clock

10: LSI oscillator clock used as RTC clock

11: HSE oscillator clock divided by 32 used as RTC clock

Bits 7:5 Reserved, must be kept at reset value.

Bits 4:3 LSEDRV LSE oscillator drive capability

Set and reset by software to modulate the LSE oscillator's drive capability. A reset of the RTC domain restores the default value.

00: 'Xtal mode' lower driving capability

01: 'Xtal mode' medium high driving capability

10: 'Xtal mode' medium low driving capability

11: 'Xtal mode' higher driving capability (reset value)

Note: The oscillator is in Xtal mode when it is not in bypass mode.

Bit 2 LSEBYP: LSE oscillator bypass

Set and cleared by software to bypass oscillator in debug mode. This bit can be written only when the external 32 kHz oscillator is disabled.

0: LSE oscillator not bypassed

1: LSE oscillator bypassed

Bit 1 LSERDY: LSE oscillator ready

Set and cleared by hardware to indicate when the external 32 kHz oscillator is stable. After the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles.

0: LSE oscillator not ready

1: LSE oscillator ready

Bit 0 LSEON: LSE oscillator enable

Set and cleared by software.

0: LSE oscillator OFF

1: LSE oscillator ON



RM0313 Rev 7 133/913

7.4.10 Control/status register (RCC_CSR)

Address: 0x24

Reset value: 0x0C00 0000, reset by system Reset, except reset flags by power Reset only.

Access: $0 \le \text{wait state} \le 3$, word, half-word, and byte access.

Wait states are inserted in case of successive accesses to this register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPWR RSTF	WWDG RSTF	I WDG RSTF	SFT RSTF	POR RSTF	PIN RSTF	OB LRSTF	RMVF	V18P WRRS TF	Res.	Res.	Res.	Res.	Res.	Res.	Res.
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LSI RDY	LSION
														r	rw

Bit 31 LPWRRSTF: Low-power reset flag

Set by hardware when a Low-power management reset occurs.

Cleared by writing to the RMVF bit.

0: No Low-power management reset occurred

1: Low-power management reset occurred

For further information on Low-power management reset, refer to Low-power management reset.

Bit 30 WWDGRSTF: Window watchdog reset flag

Set by hardware when a window watchdog reset occurs.

Cleared by writing to the RMVF bit.

0: No window watchdog reset occurred

1: Window watchdog reset occurred

Bit 29 IWDGRSTF: Independent window watchdog reset flag

Set by hardware when an independent watchdog reset from V_{DD} domain occurs. Cleared by writing to the RMVF bit.

0: No watchdog reset occurred

1: Watchdog reset occurred

Bit 28 SFTRSTF: Software reset flag

Set by hardware when a software reset occurs.

Cleared by writing to the RMVF bit.

0: No software reset occurred

1: Software reset occurred

Bit 27 PORRSTF: POR/PDR reset flag

Set by hardware when a POR/PDR reset occurs.

Cleared by writing to the RMVF bit.

0: No POR/PDR reset occurred

1: POR/PDR reset occurred



Bit 26 PINRSTF: PIN reset flag

Set by hardware when a reset from the NRST pin occurs.

Cleared by writing to the RMVF bit.

0: No reset from NRST pin occurred

1: Reset from NRST pin occurred

Bit 25 **OBLRSTF**: Option byte loader reset flag

Set by hardware when a reset from the OBL occurs.

Cleared by writing to the RMVF bit.

0: No reset from OBL occurred

1: Reset from OBL occurred

Bit 24 RMVF: Remove reset flag

Set by software to clear the reset flags.

0: No effect

1: Clear the reset flags

Bit 23 V18PWRRSTF: Reset flag of the 1.8 V domain.

Set by hardware when a POR/PDR of the 1.8 V domain occurred. Cleared by writing to the RMVF bit.

0: No POR/PDR reset of the 1.8 V domain occurred

1: POR/PDR reset of the 1.8 V domain occurred

Bits 22:2 Reserved, must be kept at reset value.

Bit 1 LSIRDY: LSI oscillator ready

Set and cleared by hardware to indicate when the LSI oscillator is stable. After the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles.

0: LSI oscillator not ready

1: LSI oscillator ready

Bit 0 LSION: LSI oscillator enable

Set and cleared by software.

0: LSI oscillator OFF

1: LSI oscillator ON



RM0313 Rev 7 135/913

7.4.11 AHB peripheral reset register (RCC_AHBRSTR)

Address: 0x28

Reset value: 0x0000 0000

Access: no wait states, word, half-word, and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	TSC RST	Res.	GPIOP F RST	GPIOP E RST	GPIOP D RST	GPIOP C RST	GPIOP B RST	GPIOP A RST	Res.						
							rw		rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							

Bits 31:25 Reserved, must be kept at reset value.

Bit 24 TSCRST: Touch sensing controller reset

Set and cleared by software.

0: No effect

1: Reset TSC

Bit 23 Reserved, must be kept at reset value.

Bit 22 GPIOPFRST: I/O port F reset

Set and cleared by software.

0: No effect

1: Reset I/O port F

Bit 21 GPIOPERST: I/O port E reset

Set and cleared by software.

0: No effect

1: Reset I/O port E

Bit 20 GPIOPDRST: I/O port D reset

Set and cleared by software.

0: No effect

1: Reset I/O port D

Bit 19 GPIOPCRST: I/O port C reset

Set and cleared by software.

0: No effect

1: Reset I/O port C

Bit 18 GPIOPBRST: I/O port B reset

Set and cleared by software.

0: No effect

1: Reset I/O port B

Bit 17 GPIOPARST: I/O port A reset

Set and cleared by software.

0: No effect

1: Reset I/O port A

Bits 16:0 Reserved, must be kept at reset value.



7.4.12 Clock configuration register 2 (RCC_CFGR2)

Address: 0x2C

Reset value: 0x0000 0000

Access: no wait states, word, half-word, and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	PREDIV[3:0]														
												rw	rw	rw	rw

Bits 31:4 Reserved, must be kept at reset value.

Bits 3:0 PREDIV[3:0] PREDIV division factor

These bits are set and cleared by software to select PREDIV1 division factor. They can be written only when the PLL is disabled.

Note: Bit 0 is the same bit as bit17 in Clock configuration register (RCC_CFGR), so modifying bit17 Clock configuration register (RCC_CFGR) also modifies bit 0 in Clock configuration register 2 (RCC_CFGR2) (for compatibility with other STM32 products)

0000: HSE input to PLL not divided 0001: HSE input to PLL divided by 2 0010: HSE input to PLL divided by 3 0011: HSE input to PLL divided by 4 0100: HSE input to PLL divided by 5 0101: HSE input to PLL divided by 6 0110: HSE input to PLL divided by 7 0111: HSE input to PLL divided by 8 1000: HSE input to PLL divided by 9 1001: HSE input to PLL divided by 10 1010: HSE input to PLL divided by 11 1011: HSE input to PLL divided by 12 1100: HSE input to PLL divided by 13 1101: HSE input to PLL divided by 14 1110: HSE input to PLL divided by 15 1111: HSE input to PLL divided by 16

7.4.13 Clock configuration register 3 (RCC_CFGR3)

Address: 0x30

Reset value: 0x0000 0000

Access: no wait states, word, half-word, and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	USART3	3SW[1:0]	USART2	2SW[1:0]									
												rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CEC SW	I2C2 SW	I2C1 SW	Res.	Res.	USART1	SW[1:0]								
									rw	rw	rw			rw	rw

Bits 31:20 Reserved, must be kept at reset value.

Bits 19:18 USART3SW[1:0]: USART3 clock source selection

This bit is set and cleared by software to select the USART3 clock source.

00: PCLK selected as USART3 clock source (default)

01: System clock (SYSCLK) selected as USART3 clock

10: LSE clock selected as USART3 clock

11: HSI clock selected as USART3 clock

Bits 17:16 USART2SW[1:0]: USART2 clock source selection

This bit is set and cleared by software to select the USART2 clock source.

00: PCLK selected as USART2 clock source (default)

01: System clock (SYSCLK) selected as USART2 clock

10: LSE clock selected as USART2 clock

11: HSI clock selected as USART2 clock

Bits 15:7 Reserved, must be kept at reset value.

Bit 6 CECSW: HDMI CEC clock source selection

This bit is set and cleared by software to select the CEC clock source.

0: HSI clock, divided by 244, selected as CEC clock (default)

1: LSE clock selected as CEC clock

Bit 5 I2C2SW: I2C2 clock source selection

This bit is set and cleared by software to select the I2C2 clock source.

0: HSI clock selected as I2C2 clock source (default)

1: System clock (SYSCLK) selected as I2C2 clock

577

140/913

Bit 4 I2C1SW: I2C1 clock source selection

This bit is set and cleared by software to select the I2C1 clock source.

0: HSI clock selected as I2C1 clock source (default)

1: System clock (SYSCLK) selected as I2C1 clock

Bits 3:2 Reserved, must be kept at reset value.

Bits 1:0 USART1SW[1:0]: USART1 clock source selection

This bit is set and cleared by software to select the USART1 clock source.

00: PCLK selected as USART1 clock source (default)

01: System clock (SYSCLK) selected as USART1 clock

10: LSE clock selected as USART1 clock

11: HSI clock selected as USART1 clock



7.4.14 RCC register map

The following table gives the RCC register map and the reset values.

Table 18. RCC register map and reset values

				_								_						_															
Offset	Register	31	30	53	28	27	5 6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	-	0
0x00	RCC_CR	Res.	Res.	Res.	Res.	Res.	Res.	PLL RDY	PLL ON	Res.	Res.	Res.	Res.	CSSON	HSEBYP	HSERD	HSEON			HS	SICA	\L[7	:0]			F	ISIT	RIM	1[4:C	0] 8		HSIRDY	HSION
	Reset value							0	0					0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0		1	1
0x04	RCC_CFGR	;	SDF	PRE	[4:0]]	MCO [2:0]			Res.	USBPRE	USBPRE		LLMUL[3:0		PLLXTPRE	PLLSRC	ADC PRE [2:			PRE [2:0]			PRI [2:0]		Η	IPRE	≣[3:0	0]	SV [1:		S\ [1:	
	Reset value	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	RCC_CIR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OSSO	Res.	Res.	PLLRDYC	HSERDYC	HSIRDYC	LSERDYC	LSIRDYC	Res.	Res.	Res.	PLLRDYIE	HSERDYIE	HSIRDYIE	LSERDYIE	LSIRDYIE	CSSF	Res.	Res.	PLLRDYF	HSERDYF	HSIRDYF	LSERDYF	LSIRDYF
	Reset value									0			0	0	0	0	0				0	0	0	0	0	0			0	0	0	0	0
0x0C	RCC_APB2RS TR	Res.	Res.	Res.	Res.	Res.	SDAD3RST	SDAD2RST	SDAD1RST	Res.	Res.	Res.	Res.	TIM19RST	TIM17RST	TIM16RST	TIM15RST	Res.	USART1RST	Res.	SPI1RST	Res.	Res.	ADCRST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYSCFGRST
	Reset value						0	0	0					0	0	0	0		0		0			0									0
0x010	RCC_APB1RS TR	Res.	CECRST	DAC1RST	PWRRST	Res.	DAC2RST	CANRST	Res.	USBRST	12C2RST	I2C1RST	Res.	Res.	USART3RST	USART2RST	Res.	SPI3RST	SPI2RST	Res.	Res.	WWDGRST	Res.	TIM18RST	TIM14RST	TIM13RST	TIM12RST	TIM7RST	TM6RST	TIM5RST	TIM4RST	TIM3RST	TIM2RST
	Reset value		0	0	0		0	0		0	0	0			0	0		0	0			0		0	0	0	0	0	0	0	0	0	0
0x14	RCC_AHBENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TSCEN	Res.	IOPFEN	IOPEEN	IOPDEN	IOPCEN	IOPBEN	IOPAEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CRCEN	Res.	FLITFEN	Res.	SRAMEN	DMA2EN	DMAEN
	Reset value								0		0	0	0	0	0	0											0		1		1	0	0
0x18	RCC_APB2EN R	Res.	Res.	Res.	Res.	Res.	SDADC3EN	SDADC2EN	SDADC1EN	Res.	Res.	Res.	Res.	TIM19 EN	TIM17 EN	TIM16 EN	TIM15 EN	Res.	USART1EN	Res.	SPI1EN	Res.	Res.	ADCEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYSCFGEN
	Reset value						0	0	0					0	0	0	0		0		0			0									0
0x1C	RCC_APB1EN R	Res.	CECEN	DAC1EN	PWREN	Res.	DAC2EN	CANEN	Res.	USBEN	I2C2EN	I2C1EN	Res.	Res.	USART3EN	USART2EN	Res.	SPI3EN	SPI2EN	Res.	Res.	WWDGEN	Res.	TIM18EN	TIM14EN	TIM13EN	TIM12EN	TIM7EN	TIMGEN	TIMSEN	TIM4EN	TIM3EN	TIM2EN
	Reset value		0	0	0		0	0		0	0	0			0	0		0	0			0		0	0	0	0	0	0	0	0	0	0
0x20	RCC_BDCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BDRST	RTCEN	Res.	Res.	Res.	Res.	Res.	RT SE [1:	ΞL	Res.	Res.	Res.	LS DF [1:	٦V	LSEBYP	LSERDY	LSEON
	Reset value																0	0						0	0				0	0	0	0	0



RM0313 Rev 7 141/913

Table 18. RCC register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x24	RCC_CSR	LPWRSTF	WWDGRSTF	IWDGRSTF	SFTRSTF	PORRSTF	PINRSTF	OBLRSTF	RMVF	V18PWRRSTF	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LSIRDY	LSION
	Reset value	0	0	0	0	1	1	0	0	0																						0	0
0x28	RCC_AHBRST R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TSC RST	Res.	IOPF RST	IOPE RST	IOPD RST	IOPC RST	IOPB RST	IOPARST	R e s.	Res.	Res.	Res.	Res.	Res.	Res.	Res.									
	Reset value								0		0	0	0	0	0	0																	
0x2C	RCC_CFGR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	R e s.	Res.	Res.	Res.	PR	REDI	IV[3	:0]									
	Reset value																													0	0	0	0
0x30	RCC_CFGR3		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res. USART3SW[1:0]		USART2SW[1:0] -		Res.	CECSW	12S2SW	I2C1SW	Res.	Res.	11S ADT1SW(101)	[a::]Ma								
	Reset value													0	0	0	0										0	0	0			0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.

8 General-purpose I/Os (GPIO)

8.1 Introduction

Each general-purpose I/O port has four 32-bit configuration registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR and GPIOx_PUPDR), two 32-bit data registers (GPIOx_IDR and GPIOx_ODR), a 32-bit set/reset register (GPIOx_BSRR), a 32-bit locking register (GPIOx_LCKR) and two 32-bit alternate function selection registers (GPIOx_AFRH and GPIOx_AFRL).

8.2 GPIO main features

- Output states: push-pull or open drain + pull-up/down
- Output data from output data register (GPIOx_ODR) or peripheral (alternate function output)
- Speed selection for each I/O
- Input states: floating, pull-up/down, analog
- Input data to input data register (GPIOx IDR) or peripheral (alternate function input)
- Bit set and reset register (GPIOx_BSRR) for bitwise write access to GPIOx_ODR
- Locking mechanism (GPIOx_LCKR) provided to freeze the port A, B and D I/O port configuration.
- Analog function
- Alternate function selection registers
- Fast toggle capable of changing every one AHB clock cycle
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions

8.3 GPIO functional description

Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each port bit of the general-purpose I/O (GPIO) ports can be individually configured by software in several modes:

- Input floating
- Input pull-up
- Input-pull-down
- Analog
- Output open-drain with pull-up or pull-down capability
- Output push-pull with pull-up or pull-down capability
- Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability

Each I/O port bit is freely programmable, however the I/O port registers have to be accessed as 32-bit words, half-words or bytes. The purpose of the GPIOx_BSRR register is to allow atomic read/modify accesses to any of the GPIOx_ODR registers. In this way, there is no risk of an IRQ occurring between the read and the modify access.





RM0313 Rev 7 143/913

Figure 16 and *Figure 17* show the basic structures of a standard and a 5-Volt tolerant I/O port bit, respectively. *Table 19* gives the possible port bit configurations.

Analog To on-chip peripheral Alternate function input on/off Input data register Read Protection trigger on/of diode Input driver I/O pin Write Output data register set/reset Output driver V_{DD} on/off Protection diode Β̈́ P-MOS Output control N-MOS Read/write Push-pull, open-drain or From on-chip Alternate function output peripheral disabled Analog ai15938

Figure 16. Basic structure of an I/O port bit





^{1.} V_{DD_FT} is a potential specific to 5-Volt tolerant I/Os and different from V_{DD} .

4

Table 19. Port bit configuration table⁽¹⁾

MODER(i) [1:0]	OTYPER(i)	OSPE	EEDR(i) I:0]	PUP	DR(i) :0]	I/O cor	nfiguration
	0			0	0	GP output	PP
	0			0	1	GP output	PP + PU
	0			1	0	GP output	PP + PD
01	0	SP	EED	1	1	Reserved	•
01	1	[1	1:0]	0	0	GP output	OD
	1			0	1	GP output	OD + PU
	1			1	0	GP output	OD + PD
	1			1	1	Reserved (GP	output OD)
	0			0	0	AF	PP
	0			0	1	AF	PP + PU
	0			1	0	AF	PP + PD
10	0	SP	EED	1	1	Reserved	
10	1	[′	1:0]	0	0	AF	OD
	1			0	1	AF	OD + PU
	1			1	0	AF	OD + PD
	1			1	1	Reserved	
	Х	х	х	0	0	Input	Floating
00	Х	х	х	0	1	Input	PU
00	Х	х	х	1	0	Input	PD
	х	х	х	1	1	Reserved (inpu	t floating)
	Х	х	х	0	0	Input/output	Analog
11	Х	х	х	0	1		
11	х	х	х	1	0	Reserved	
	Х	х	Х	1	1		

^{1.} GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function.

8.3.1 General-purpose I/O (GPIO)

During and just after reset, the alternate functions are not active and most of the I/O ports are configured in input floating mode.

The debug pins are in AF pull-up/pull-down after reset:

PA15: JTDI in pull-up
 PA14: JTCK in pull-down
 PA13: JTMS in pull-up

PB4: NJTRST in pull-up



RM0313 Rev 7 145/913

When the pin is configured as output, the value written to the output data register (GPIOx_ODR) is output on the I/O pin. It is possible to use the output driver in push-pull mode or open-drain mode (only the low level is driven, high level is HI-Z).

The input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.

All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or not depending on the value in the GPIOx_PUPDR register.

8.3.2 I/O pin alternate function multiplexer and mapping

The device I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals available on the same I/O pin.

Each I/O pin has a multiplexer with up to sixteen alternate function inputs (AF0 to AF15) that can be configured through the GPIOx_AFRL (for pin 0 to 7) and GPIOx_AFRH (for pin 8 to 15) registers:

- After reset the multiplexer selection is alternate function 0 (AF0). The I/Os are configured in alternate function mode through GPIOx MODER register.
- The specific alternate function assignments for each pin are detailed in the device datasheet.

In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripherals available in smaller packages.

To use an I/O in a given configuration, the user has to proceed as follows:

- **Debug function:** after each device reset these pins are assigned as alternate function pins immediately usable by the debugger host
- GPIO: configure the desired I/O as output, input or analog in the GPIOx_MODER register.

• Peripheral alternate function:

- Connect the I/O to the desired AFx in one of the GPIOx_AFRL or GPIOx_AFRH register.
- Select the type, pull-up/pull-down and output speed via the GPIOx_OTYPER, GPIOx_PUPDR and GPIOx_OSPEEDER registers, respectively.
- Configure the desired I/O as an alternate function in the GPIOx MODER register.

Additional functions:

- For the ADC and DACs, configure the desired I/O in analog mode in the GPIOx_MODER register and configure the required function in the ADC or DAC registers.
- For the additional functions like RTC, WKUPx and oscillators, configure the required function in the related RTC, PWR and RCC registers. These functions have priority over the configuration in the standard GPIO registers.

EVENTOUT

 Configure the I/O pin used to output the core EVENTOUT signal by connecting it to AF15.

Note: EVENTOUT is not mapped onto the following I/O pins: PC13, PC14, PC15, PF0, and PF1.

4

Refer to the "Alternate function mapping" table in the device datasheet for the detailed mapping of the alternate function I/O pins.

8.3.3 I/O port control registers

Each of the GPIO ports has four 32-bit memory-mapped control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR) to configure up to 16 I/Os. The GPIOx_MODER register is used to select the I/O mode (input, output, AF, analog). The GPIOx_OTYPER and GPIOx_OSPEEDR registers are used to select the output type (pushpull or open-drain) and speed. The GPIOx_PUPDR register is used to select the pull-up/pull-down whatever the I/O direction.

8.3.4 I/O port data registers

Each GPIO has two 16-bit memory-mapped data registers: input and output data registers (GPIOx_IDR and GPIOx_ODR). GPIOx_ODR stores the data to be output, it is read/write accessible. The data input through the I/O are stored into the input data register (GPIOx_IDR), a read-only register.

See Section 8.4.5: GPIO port input data register (GPIOx_IDR) (x = A to F) and Section 8.4.6: GPIO port output data register (GPIOx_ODR) (x = A to F) for the register descriptions.

8.3.5 I/O data bitwise handling

The bit set register (GPIOx_BSRR) is a 32-bit register which allows the application to set and reset each individual bit in the output data register (GPIOx_ODR). The bit set reset register has twice the size of GPIOx_ODR.

To each bit in GPIOx_ODR, correspond two control bits in GPIOx_BSRR: BS(i) and BR(i). When written to 1, bit BS(i) **sets** the corresponding ODR(i) bit. When written to 1, bit BR(i) **resets** the ODR(i) corresponding bit.

Writing any bit to 0 in GPIOx_BSRR does not have any effect on the corresponding bit in GPIOx_ODR. If there is an attempt to both set and reset a bit in GPIOx_BSRR, the set action takes priority.

Using the GPIOx_BSRR register to change the values of individual bits in GPIOx_ODR is a "one-shot" effect that does not lock the GPIOx_ODR bits. The GPIOx_ODR bits can always be accessed directly. The GPIOx_BSRR register provides a way of performing atomic bitwise handling.

There is no need for the software to disable interrupts when programming the GPIOx_ODR at bit level: it is possible to modify one or more bits in a single atomic AHB write access.

8.3.6 GPIO locking mechanism

It is possible to freeze the GPIO control registers by applying a specific write sequence to the GPIOx_LCKR register. The frozen registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.

To write the GPIOx_LCKR register, a specific write / read sequence has to be applied. When the right LOCK sequence is applied to bit 16 in this register, the value of LCKR[15:0] is used to lock the configuration of the I/Os (during the write sequence the LCKR[15:0] value must be the same). When the LOCK sequence has been applied to a port bit, the value of the port bit can no longer be modified until the next MCU reset or peripheral reset. Each



RM0313 Rev 7 147/913

GPIOx_LCKR bit freezes the corresponding bit in the control registers (GPIOx_MODER, GPIOx OTYPER, GPIOx OSPEEDR, GPIOx PUPDR, GPIOx AFRL and GPIOx AFRH.

The LOCK sequence (refer to Section 8.4.8: GPIO port configuration lock register ($GPIOx_LCKR$) (x = A, B, and D)) can only be performed using a word (32-bit long) access to the $GPIOx_LCKR$ register due to the fact that $GPIOx_LCKR$ bit 16 has to be set at the same time as the [15:0] bits.

For more details refer to LCKR register description in Section 8.4.8: GPIO port configuration lock register (GPIOx_LCKR) (x = A, B, and D).

8.3.7 I/O alternate function input/output

Two registers are provided to select one of the alternate function inputs/outputs available for each I/O. With these registers, the user can connect an alternate function to some other pin as required by the application.

This means that a number of possible peripheral functions are multiplexed on each GPIO using the GPIOx_AFRL and GPIOx_AFRH alternate function registers. The application can thus select any one of the possible functions for each I/O. The AF selection signal being common to the alternate function input and alternate function output, a single channel is selected for the alternate function input/output of a given I/O.

To know which functions are multiplexed on each GPIO pin refer to the device datasheet.

8.3.8 External interrupt/wake-up lines

All ports have external interrupt capability. To use external interrupt lines, the port must be configured in input mode.

Refer to Section 11.2: Extended interrupts and events controller (EXTI) and to Section 11.2.3: Wake-up event management.

8.3.9 Input configuration

When the I/O port is programmed as input:

- · The output buffer is disabled
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register provides the I/O state

Figure 18 shows the input configuration of the I/O port bit.






Figure 18. Input floating / pull up / pull down configurations

8.3.10 Output configuration

When the I/O port is programmed as output:

- The output buffer is enabled:
 - Open drain mode: a "0" in the output register activates the N-MOS whereas a "1" in the output register leaves the port in Hi-Z (the P-MOS is never activated)
 - Push-pull mode: a "0" in the output register activates the N-MOS whereas a "1" in the output register activates the P-MOS
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state
- A read access to the output data register gets the last written value

Figure 19. Output configuration Input data register Read V_{DD} TTL Schmitt Bit set/reset registers trigger protection Write Input driver diode Output data register I/O pin Output driver V_{DD} on/off P-MOS protection Output Read/write control V_{SS} N-MOS Push-pull or Open-drain ai15941b

Figure 19 shows the output configuration of the I/O port bit.

8.3.11 Alternate function configuration

When the I/O port is programmed as alternate function:

- The output buffer can be configured in open-drain or push-pull mode
- The output buffer is driven by the signals coming from the peripheral (transmitter enable and data)
- The Schmitt trigger input is activated
- The weak pull-up and pull-down resistors are activated or not depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state

8.3.12

Figure 20. Alternate function configuration To on-chip Alternate function input peripheral register Read Input data registers trigger protection diode _Input driver Write I/O pin Output data register set/reset Output driver protection P-MOS Bit diode Output \bar{V}_{SS} control N-MOS Read/write push-pull or From on-chip Alternate function output peripheral ai15942b

Figure 20 shows the alternate function configuration of the I/O port bit.


When the I/O port is programmed as analog configuration:

The output buffer is disabled

Analog configuration

- The Schmitt trigger input is deactivated, providing zero consumption for every analog value of the I/O pin. The output of the Schmitt trigger is forced to a constant value (0).
- The weak pull-up and pull-down resistors are disabled by hardware
- Read access to the input data register gets the value "0"

Figure 21 shows the high-impedance, analog-input configuration of the I/O port bits.



8.3.13 Using the HSE or LSE oscillator pins as GPIOs

When the HSE or LSE oscillator is switched OFF (default state after reset), the related oscillator pins can be used as normal GPIOs.

When the HSE or LSE oscillator is switched ON (by setting the HSEON or LSEON bit in the RCC_CSR register) the oscillator takes control of its associated pins and the GPIO configuration of these pins has no effect.

When the oscillator is configured in a user external clock mode, only the OSC_IN or OSC32_IN pin is reserved for clock input and the OSC_OUT or OSC32_OUT pin can still be used as normal GPIO.

8.3.14 Using the GPIO pins in the RTC supply domain

The PC13/PC14/PC15 GPIO functionality is lost when the core supply domain is powered off (when the device enters Standby mode). In this case, if their GPIO configuration is not bypassed by the RTC configuration, these pins are set in an analog input mode.

For details about I/O control by the RTC, refer to Section 23.3: RTC functional description.



8.4 **GPIO** registers

For a summary of register bits, register address offsets and reset values, refer to *Table 20*.

The peripheral registers can be written in word, half word or byte mode.

8.4.1 GPIO port mode register (GPIOx_MODER) (x =A to F)

Address offset:0x00

Reset value: 0xA800 0000 for port A
Reset value: 0x0000 0280 for port B
Reset value: 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER	R15[1:0]	MODER	R14[1:0]	MODER	R13[1:0]	MODEF	R12[1:0]	MODER	R11[1:0]	MODER	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	R4[1:0]	MODE	R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw										

Bits 31:0 **MODER[15:0][1:0]:** Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O mode.

00: Input mode (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

8.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A to F)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 OT15	14 OT14	13 OT13	12 OT12	11 OT11	10 OT10	9 OT9	8 OT8	7 OT7	6 OT6	5 OT5	4 OT4	3 OT3	2 OT2	1 OT1	0 OT0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **OT[15:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output type.

0: Output push-pull (reset state)

1: Output open-drain

A7/

RM0313 Rev 7 153/913

8.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A to F)

Address offset: 0x08

Reset value: 0x0C00 0000 (for port A)
Reset value: 0x0000 00C0 (for port B)
Reset value: 0x0000 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	EDR15 :0]		EDR14 :0]		EDR13 :0]		EDR12 :0]		EDR11 :0]		EDR10 :0]		EDR9 :0]		EDR8 :0]
rw	rw	rw	rw	rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EDR7 :0]		EDR6 :0]		EDR5 :0]		EDR4 :0]		EDR3 :0]	OSPE [1	EDR2 :0]		EDR1 :0]		EDR0 :0]
rw	rw	rw	rw	rw	rw	rw	rw								

Bits 31:0 **OSPEEDR[15:0][1:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output speed.

x0: Low speed 01: Medium speed 11: High speed

Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..

8.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to F)

Address offset: 0x0C

Reset value: 0x6400 0000 (for port A)
Reset value: 0x0000 0100 (for port B)
Reset value: 0x0C00 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDF	R15[1:0]	PUPDF	R14[1:0]	PUPDF	R13[1:0]	PUPDF	R12[1:0]	PUPDF	R11[1:0]	PUPDF	R10[1:0]	PUPD	R9[1:0]	PUPDI	R8[1:0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDI	R7[1:0]	PUPD	R6[1:0]	PUPDI	R5[1:0]	PUPDI	R4[1:0]	PUPD	R3[1:0]	PUPDI	R2[1:0]	PUPD	R1[1:0]	PUPDI	R0[1:0]
rw	rw	rw	rw	rw	rw										

Bits 31:0 **PUPDR[15:0][1:0]:** Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up 10: Pull-down 11: Reserved

8.4.5 GPIO port input data register (GPIOx_IDR) (x = A to F)

Address offset: 0x10

Reset value: 0x0000 XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 IDR15	14 IDR14	13 IDR13	12 IDR12	11 IDR11	10 IDR10	9 IDR9	8 IDR8	7 IDR7	6 IDR6	5 IDR5	4 IDR4	3 IDR3	2 IDR2	1 IDR1	0 IDR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **IDR[15:0]**: Port x input data I/O pin y (y = 15 to 0)

These bits are read-only. They contain the input value of the corresponding I/O port.

8.4.6 GPIO port output data register (GPIOx_ODR) (x = A to F)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	14 ODR14		12 ODR12	11 ODR11	-	9 ODR9	8 ODR8	7 ODR7	6 ODR6	5 ODR5	4 ODR4	3 ODR3	2 ODR2	1 ODR1	0 ODR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **ODR[15:0]**: Port output data I/O pin y (y = 15 to 0)

These bits can be read and written by software.

Note: For atomic bit set/reset, the ODR bits can be individually set and/or reset by writing to the $GPIOx_BSRR$ register (x = A..F).

RM0313 Rev 7 155/913

8.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A to F)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	W	W	w	w	W	W	W	W	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BS15	14 BS14	13 BS13	12 BS12	11 BS11	10 BS10	9 BS9	8 BS8	7 BS7	6 BS6	5 BS5	4 BS4	3 BS3	2 BS2	1 BS1	0 BS0

Bits 31:16 **BR[15:0]**: Port x reset I/O pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Resets the corresponding ODRx bit

Note: If both BSx and BRx are set, BSx has priority.

Bits 15:0 **BS[15:0]**: Port x set I/O pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Sets the corresponding ODRx bit

8.4.8 GPIO port configuration lock register (GPIOx_LCKR) (x = A, B, and D)

This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.

Note:

A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.

Each lock bit freezes a specific configuration register (control and alternate function registers).

Address offset: 0x1C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw



Bits 31:17 Reserved, must be kept at reset value.

Bit 16 LCKK: Lock key

This bit can be read any time. It can only be modified using the lock key write sequence.

0: Port configuration lock key not active

1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.

LOCK key write sequence:

WR LCKR[16] = 1 + LCKR[15:0]

WR LCKR[16] = 0 + LCKR[15:0]

WR LCKR[16] = 1 + LCKR[15:0]

RD LCKR

RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active)

Note: During the LOCK key write sequence, the value of LCK[15:0] must not change.

Any error in the lock sequence aborts the lock.

After the first lock sequence on any bit of the port, any read access on the LCKK bit returns 1 until the next MCU reset or peripheral reset.

Bits 15:0 **LCK[15:0]:** Port x lock I/O pin y (y = 15 to 0)

These bits are read/write but can only be written when the LCKK bit is 0.

0: Port configuration not locked

1: Port configuration locked

8.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A to E)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	AFR	7[3:0]	•		AFR6	3[3:0]			AFR	5[3:0]			AFR	4[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AFR:	3[3:0]			AFR2	2[3:0]			AFR ²	1[3:0]			AFR	0[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 **AFRy[3:0]**: Alternate function selection for port x pin y (y = 0..7)

These bits are written by software to configure alternate function I/Os

AFRy selection:	1000: AF8 (Ports A, B and D only)
0000: AF0	, , , , , , , , , , , , , , , , , , , ,
0001: AF1	1001: AF9 (Ports A, B and D only)
0010: AF2	1010: AF10 (Ports A, B and D only)
0011: AF3	1011: AF11 (Ports A, B and D only)
0100: AF4	1100: AF12 (Ports A, B and D only)
0100: AF5	1101: AF13 (Ports A, B and D only)
* . *	1110: AF14 (Ports A, B and D only)
0110: AF6	1111: AF15 (Ports A, B and D only)
0111: AF7	•

57

8.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A to F)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	AFR1	5[3:0]			AFR1	4[3:0]			AFR1	3[3:0]			AFR1	2[3:0]	
rw	rw	rw	rw												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AFR1	1[3:0]			AFR1	0[3:0]			AFR	9[3:0]			AFR	8[3:0]	
rw	rw	rw	rw												

Bits 31:0 **AFRy[3:0]**: Alternate function selection for port x pin y (y = 8..15)

These bits are written by software to configure alternate function I/Os

AFRy selection:

0000: AF0 1000: AF8 (Ports A, B and D only) 0001: AF1 1001: AF9 (Ports A, B and D only) 1010: AF10 (Ports A, B and D only) 0010: AF2 1011: AF11 (Ports A, B and D only) 0011: AF3 0100: AF4 1100: AF12 (Ports A, B and D only) 0101: AF5 1101: AF13 (Ports A, B and D only) 1110: AF14 (Ports A, B and D only) 0110: AF6 1111: AF15 (Ports A, B and D only) 0111: AF7

8.4.11 GPIO port bit reset register (GPIOx_BRR) (x = A to F)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BR15	14 BR14	13 BR13	12 BR12	11 BR11	10 BR10	9 BR9	8 BR8	7 BR7	6 BR6	5 BR5	4 BR4	3 BR3	2 BR2	1 BR1	0 BR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **BR[15:0]**: Port x reset IO pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODx bit

1: Reset the corresponding ODx bit

8.4.12 GPIO register map

The following table gives the GPIO register map and reset values.

Table 20. GPIO register map and reset values

Offset	Register name	30	29	27	25	23	21	19	17	15	13	1 6	တ ထ	7	3 4	ω 7	0
0x00	GPIOA_MODER	MODER15[1:0].	MODER14[1:0]	MODER13[1:0].	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	0	1 0	1 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x00	GPIOB_MODER	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 0	1 0	0 0	0 0	0 0
0x00	GPIOx_MODER (where x = CF)	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x04	GPIOx_OTYPER (where x = AF)	Res.	Res.	Res.	Res. Res.	Res.	Res. Res.	Res.	Res.	OT15 OT14	OT13 OT12	OT11 OT10	OT9 OT8	OT7 OT6	OT5 OT4	OT3 OT2	OT1
	Reset value									0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x08	GPIOA_OSPEEDR	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 1	1 1	1 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x08	GPIOB_OSPEEDR	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 1	0 0	0 0	0 0
0x08	GPIOx_OSPEEDR (where x = CF)	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x0C	GPIOA_PUPDR	PUPDR15[1:0]	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]	PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]	PUPDR0[1:0]
	Reset value	0 1	1 0	0 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0



RM0313 Rev 7 159/913

Table 20. GPIO register map and reset values (continued)

Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	_	0
0x0C	GPIOB_PUPDR	DI IDOR 1511-01		DI IDOP1411-01		D IDDD 4314-01		[0.12[1-0]		[0.111.0]		[0:10F40F1-0]		PI IPDR9[1-0]		PI IPDR8[1-0]	[6]	PI IPDR711-01	5	PI IPDR6[1-0]	[c::]c::	PI IPDR511-01		DI 100 4[4:0]	[0:]t	0 1000011-01	- IO-1 COLON	10:17:01:01	D. 1210	DI IDDD 4171-01	ני. ן אטרטר	PI IPDR0[1-0]	[]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
0x10	GPIOx_IDR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	1DR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
	Reset value																	х	х	х	х	х	х	Х	х	х	х	Х	х	х	х	х	х
0x14	GPIOx_ODR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	GPIOx_BSRR (where x = AF)	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOx_LCKR (where x = A, B, D)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOx_AFRL (where x = AF)	AF		AFR 0]	7[3	AF		AFR 0]	6[3	AF	RLÆ		5[3	AF	RLÆ		4[3	AF	RL/		3[3	AFI		FR)]	2[3:	AF		AFR D]	1[3	AF	RL/		0[3
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	GPIOx_AFRH (where x = AF)	AF		AFR :0]	15[AF		4FF :0]	?14[AF	RH <i>A</i> 3:		13[AF	RH <i>A</i> 3:		12[AF		4FR 0]	11[AF		AFR 0]	10[AF		AFI 0]	₹9[AF	-RH 3:	AFF :0]	₹8[
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	GPIOx_BRR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



9 System configuration controller (SYSCFG)

The devices feature a set of configuration registers. The main purposes of the system configuration controller are the following:

- Enabling/disabling I²C Fast Mode Plus on some I/O ports
- Remapping some DMA trigger sources from TIM16 and TIM17, USART1, and ADC to different DMA channels
- · Remapping the memory located at the beginning of the code area
- Managing the external interrupt line connection to the GPIOs
- · Managing robustness feature

9.1 SYSCFG registers

9.1.1 SYSCFG configuration register 1 (SYSCFG_CFGR1)

This register is used for specific configurations on memory remap.

Two bits are used to configure the type of memory accessible at address 0x0000 0000. These bits are used to select the physical remap by software and so, bypass the BOOT pins.

After reset these bits take the value selected by the BOOT pin (BOOT0) and by the option bite (nBOOT1).

Address offset: 0x00

Reset value: 0x0000 000X (X is the memory mode selected by the BOOT0 pin and nBOOT1 option bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		FPU_IE[5:0]			Res.	VBAT_ MON	Res.	Res.	I2C2_ FMP	I2C1_ FMP	I2C_ PB9_ FMP	I2C_ PB8_ FMP	I2C_ PB7_ FMP	I2C_ PB6_ FMP
rw	rw	rw	rw	rw	rw		rw			rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TIM18_ DAC2_ OUT1_ DMA_RMP	TIM7 _DAC1_ OUT2_ DMA_RMP	TIM6 _DAC1_ OUT1_ DMA_RMP	TIM17_ DMA_ RMP	TIM16_ DMA_ RMP	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM_	MODE
rw	rw		rw	rw										rw	rw

RM0313 Rev 7 161/913

- Bits 31:26 FPU_IE[5:0]: Floating point unit interrupts enable bits.
 - FPU IE[5]: Inexact interrupt enable
 - FPU_IE[4]: Input denormal interrupt enable
 - FPU IE[3]: Overflow interrupt enable
 - FPU IE[2]: underflow interrupt enable
 - FPU IE[1]: Divide-by-zero interrupt enable
 - FPU IE[0]: Invalid operation interrupt enable
 - Bit 25 Reserved, must be kept at reset value.
 - Bit 24 **VBAT_MON**: V_{BAT} monitoring enable

This bit is set and cleared by software. When it is set, it enables the power switch to deliver V_{BAT} voltage on ADC channel 18 input.

- Bits 23:22 Reserved, must be kept at reset value.
 - Bit 21 **I2C2_FMP**: I2C2 Fast Mode Plus (Fm+) driving capability activation bit, whatever the AFI/AFO mapping.

This bit is set and cleared by software. When it is set, the Fm+ mode is enabled on I2C2 pins selected through IOPORT control registers AF selection bits. This bit is OR-ed with I2C PBx FMP bits.

Bit 20 **I2C1_FMP**: I2C1 Fast Mode Plus (Fm+) driving capability activation bit, whatever the AFI/AFO mapping.

This bit is set and cleared by software. When it is set, the Fm+ mode is enabled on I2C1 pins selected through IOPORT control registers AF selection bits. This bit is OR-ed with I2C_PBx_FMP bits.

Bits 19:16 I2C_PBx_FMP: Fast Mode Plus (Fm+) driving capability activation bits.

These bits are set and cleared by software. Each bit enables I²C Fm+ mode for PB6, PB7, PB8, and PB9 I/Os.

- 0: PBx pin operates in standard mode.
- 1: I²C Fm+ mode enabled on PBx pin, and the Speed control is bypassed.
- Bit 15 **TIM18_DAC2_OUT1_DMA_RMP**: TIM18 and DAC2_OUT1 DMA request remapping bit This bit is set and cleared by software. It controls the remapping of TIM18 and DAC2_OUT1 DMA request.
 - 0: No remap (TIM18 and DAC2_OUT1 DMA requests mapped on DMA2 channel 5)
 - 1: Remap (TIM18 and DAC2_OUT1 DMA requests mapped on DMA1 channel 5)
- Bit 14 **TIM7_DAC1_OUT2_DMA_RMP**: TIM7 and DAC1_OUT2 DMA request remapping bit

 This bit is set and cleared by software. It controls the remapping of TIM7 and DAC1_OUT2

 DMA request.
 - 0: No remap (TIM7 and DAC1 OUT2 DMA requests mapped on DMA2 channel 4)
 - 1: Remap (TIM7 and DAC1 OUT2 DMA requests mapped on DMA1 channel 4)
- Bit 13 **TIM6_DAC1_OUT1_DMA_RMP**: TIM6 and DAC1_OUT1 DMA request remapping bit

 This bit is set and cleared by software. It controls the remapping of TIM6 and DAC1_OUT1

 DMA request.
 - 0: No remap (TIM7 and DAC1_OUT1 DMA requests mapped on DMA2 channel 3)
 - 1: Remap (TIM7 and DAC1_OUT1 DMA requests mapped on DMA1 channel 3)
- Bit 12 TIM17 DMA RMP: TIM17 DMA request remapping bit

This bit is set and cleared by software. It controls the remapping of TIM17 DMA request.

- 0: No remap (TIM17_CH1 and TIM17_UP DMA requests mapped on DMA channel 1)
- 1: Remap (TIM17_CH1 and TIM17_UP DMA requests mapped on DMA channel 2)



Bit 11 TIM16_DMA_RMP: TIM16 DMA request remapping bit

This bit is set and cleared by software. It controls the remapping of TIM16 DMA request.

- 0: No remap (TIM16_CH1 and TIM16_UP DMA requests mapped on DMA channel 3)
- 1: Remap (TIM16 CH1 and TIM16 UP DMA requests mapped on DMA channel 4)

Bits 10:2 Reserved, must be kept at reset value.

Bits 1:0 MEM_MODE: Memory mapping selection bits

This bit is set and cleared by software. It controls the memory internal mapping at address 0x0000 0000. After reset these bits take on the memory mapping selected by BOOT0 pin and nBOOT1 option bit.

x0: Main Flash memory mapped at 0x0000 0000 01: System Flash memory mapped at 0x0000 0000 11: Embedded SRAM mapped at 0x0000 0000

9.1.2 SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)

Address offset: 0x08 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI	3[3:0]			EXTI	2[3:0]			EXTI	1[3:0]			EXTI	0[3:0]	
rw	rw	rw	rw												

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration bits (x = 0 to 3)

These bits are written by software to select the source input for the EXTIx external interrupt.

x000: PA[x] pin x001: PB[x] pin x010: PC[x] pin x011: PD[x] pin x100: PE[x] pin

x101: PF[x] pin (x = 0 to 2) other configurations: reserved

Note: Some of the I/O pins mentioned in the above register may not be available on small packages.

5

RM0313 Rev 7 163/913

9.1.3 SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)

Address offset: 0x0C Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI	7[3:0]			EXTI	6[3:0]			EXTI	5[3:0]			EXTI	4[3:0]	
rw	rw	rw	rw												

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIx[3:0]**: EXTI x configuration bits (x = 4 to 7)

These bits are written by software to select the source input for the EXTIx external interrupt.

x000: PA[x] pin x001: PB[x] pin x010: PC[x] pin x011: PD[x] pin

x100: PE[x] pin

x101: PF[x] pin (x = 4, 6, 7) other configurations: reserved

Note: Some of the I/O pins mentioned in the above register may not be available on small packages.

9.1.4 SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)

Address offset: 0x10 Reset value: 0x0000

31	30	29	28	21	26	25	24	23		21	20	19	18	17	10
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI1	1[3:0]			EXTI1	0[3:0]			EXTI	9[3:0]			EXTI	8[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw



Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIx[3:0]**: EXTI x configuration bits (x = 8 to 11)

These bits are written by software to select the source input for the $\ensuremath{\mathsf{EXTIx}}$

external interrupt.

x000: PA[x] pin

x001: PB[x] pin (x= 8 to 10)

x010: PC[x] pin

x011: PD[x] pin

x100: PE[x] pin

x101: PF[x] pin (x = 9, 10) other configurations: reserved

Note: Some of the I/O pins mentioned in the above register may not be available on small

packages.

9.1.5 SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)

Address offset: 0x14 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI1	15[3:0]			EXTI1	4[3:0]			EXTI1	3[3:0]			EXTI1	12[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration bits (x = 12 to 15)

These bits are written by software to select the source input for the EXTIx external interrupt.

x000: PA[x] pin

x001: PB[x] pin (x= 14, 15)

x010: PC[x] pin x011: PD[x] pin

x100: PE[x] pin

other configurations: reserved

Note: Some of the I/O pins mentioned in the above register may not be available on small

packages.

9.1.6 SYSCFG configuration register 2 (SYSCFG_CFGR2)

Address offset: 0x18

System reset value: 0x0000



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SRAM_ PEF	Res.	Res.	Res.	Res.	Res.	PVD_ LOCK	SRAM_ PARITY _LOCK	LOCUP _LOCK						
							rc_w1						rw	rw	rw

Bits 31:9 Reserved, must be kept at reset value

Bit 8 SRAM PEF: SRAM parity flag

This bit is set by hardware when an SRAM parity error is detected. It is cleared by software by writing '1'.

- 0: No SRAM parity error detected
- 1: SRAM parity error detected

Bits 7:3 Reserved, must be kept at reset value

Bit 2 PVD_LOCK: PVD lock enable bit

This bit is set by software and cleared by a system reset. It can be used to enable and lock the PVD connection to TIM15/16/17 Break input, as well as the PVDE and PLS[2:0] in the PWR CR register.

- 0: PVD interrupt disconnected from TIM15/16/17 Break input. PVDE and PLS[2:0] bits can be programmed by the application.
- 1: PVD interrupt connected to TIM15/16/17 Break input, PVDE and PLS[2:0] bits are read only.

Bit 1 SRAM_PARITY_LOCK: SRAM parity lock bit

This bit is set by software and cleared by a system reset. It can be used to enable and lock the SRAM parity error signal connection to TIM15/16/17 Break

- 0: SRAM parity error disconnected from TIM15/16/17 Break input
- 1: SRAM parity error connected to TIM15/16/17 Break input

Bit 0 LOCKUP_LOCK: Cortex®-M4F LOCKUP enable bit

This bit is set by software and cleared by a system reset. It can be used to enable and lock the connection of Cortex®-M4F LOCKUP (Hardfault) output to TIM15/16/17 Break input.

- 0: Cortex®-M4F LOCKUP output disconnected from TIM15/16/17 Break input
- 1: Cortex®-M4F LOCKUP output connected to TIM15/16/17 Break input



9.1.7 SYSCFG register maps

The following table gives the SYSCFG register map and the reset values.

Table 21. SYSCFG register map and reset values

												Ť				_																	\neg
Offset	Register	31	30	53	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	9	4	3	7	7	0
0x00	SYSCFG_CFGR1		FP	PU_I	E[5:	:0]		Res.	VBAT_MON	Res.	Res.	I2C2_FMP	I2C1_FMP	12C_PB9_FMP	I2C_PB8_FMP	I2C_PB7_FMP	12C_PB6_FMP	TIM18_DAC2_OUT1_DMA_RMP	TIM7_DAC1_OUT2_DMA_RMP	TIM6_DAC1_OUT1_DMA_RMP	TIM17_DMA_RMP	TIM16_DMA_RMP	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM MODE	
	Reset value	0	0	0	0	0	0		0			0	0	0	0	0	0	0	0	0	0	0										Χ	Х
0x08	SYSCFG_EXTIC R1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	E	XTI	3[3:0	0]	E	XTI2	2[3:	0]	E	XTI	1[3:0	0]	E	XTI	0:8]0)]							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	SYSCFG_EXTIC R2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	E	XTI	7[3:0	0]	E	XTI	6[3:	0]	E	XTI	5[3:0	0]	E	ΧΤΙ	4[3:0)]							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	SYSCFG_EXTIC R3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Ε>	KTI1	1[3:	0]	Ε>	(TI1	0[3:	:0]	Е	XTI	9[3:0	0]	E	XTI	3[3:0)]							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	SYSCFG_EXTIC R4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Ε>	CTI1	5[3:	0]	Ε>	(TI1	4[3:	:0]	ΕX	(TI1	3[3:	0]	Ε>	(TI1	2[3:	0]							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	SYSCFG_CFGR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SRAM_PEF	Res.	Res.	Res.	Res.	Res.	PVD_LOCK	SRAM_PARITY_LOCK	LOCUP_LOCK							
	Reset value																								0						0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



10 Direct memory access controller (DMA)

10.1 Introduction

The direct memory access (DMA) controller is a bus master and system peripheral.

The DMA is used to perform programmable data transfers between memory-mapped peripherals and/or memories, upon the control of an off-loaded CPU.

The DMA controller features a single AHB master architecture.

There are two instances of DMA, DMA1 and DMA2.

Each channel is dedicated to managing memory access requests from one or more peripherals. Each DMA includes an arbiter for handling the priority between DMA requests.

10.2 DMA main features

- Single AHB master
- Peripheral-to-memory, memory-to-peripheral, memory-to-memory and peripheral-to-peripheral data transfers
- Access, as source and destination, to on-chip memory-mapped devices such as flash memory, SRAM, and AHB and APB peripherals
- All DMA channels independently configurable:
 - Each channel is associated either with a DMA request signal coming from a peripheral, or with a software trigger in memory-to-memory transfers. This configuration is done by software.
 - Priority between the requests is programmable by software (four levels per channel: very high, high, medium, low) and by hardware in case of equality (such as request to channel 1 has priority over request to channel 2).
 - Transfer size of source and destination are independent (byte, half-word, word), emulating packing and unpacking. Source and destination addresses must be aligned on the data size.
 - Support of transfers from/to peripherals to/from memory with circular buffer management
 - Programmable number of data to be transferred: 0 to 2¹⁶ 1
- Generation of an interrupt request per channel. Each interrupt request is caused from any of the three DMA events: transfer complete, half transfer, or transfer error.

10.3 DMA implementation

10.3.1 DMA1 and DMA2

DMA1 and DMA2 are implemented with the hardware configuration parameters shown in the table below.

Table 22. DMA1 and DMA2 implementation

Feature	DMA1	DMA2
Number of channels	7	5

10.3.2 DMA request mapping

DMA controller

The hardware requests from the peripherals (TIMx, ADC1, DACx, SPIx, I2Cx, and USARTx) are simply logically ORed before entering the DMA. This means that on one channel, only one request must be enabled at a time (see *Figure 22* and *Figure 23*).

The peripheral DMA requests can be independently activated/de-activated by programming the DMA control bit in the registers of the corresponding peripheral.

Caution:

A same peripheral request can be assigned to two different channels only if the application ensures that these channels are not requested to be served at the same time. In other words, if two different channels receive a same asserted peripheral request at the same time, an unpredictable DMA hardware behavior occurs.

Table 23 and Table 24 list the DMA requests for each channel.




Figure 22. DMA1 request mapping

47/

DMA request mapped on this DMA channel only if the corresponding remapping bit is set in SYSCFG configuration register 1 (SYSCFG_CFGR1).




Figure 23. DMA2 request mapping

Table 23. DMA1 requests for each channel

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
ADC1	ADC1	-	-	-	-	-	-
SPI	-	SPI1_RX	SP1_TX	SPI2_RX	SPI2_TX	-	
USART	-	USART3_ TX	USART3_RX	USART1_ TX	USART1_ RX	USART2_RX	USART2_TX
I2C	-	-	-	I2C2_TX	I2C2_RX	I2C1_TX	I2C1_RX



RM0313 Rev 7 171/913

DMA request mapped on this DMA channel only if the corresponding remapping bit is cleared in SYSCFG configuration register 1 (SYSCFG_CFGR1).

Table 23. DMA1 requests for each channel (continued)

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
TIM2	TIM2_CH3	TIM2_UP	-	-	TIM2_CH1	-	TIM2_CH2 TIM2_CH4
TIM3	-	TIM3_CH3	TIM3_CH4 TIM3_UP	-	-	TIM3_CH1 TIM3_TRIG	-
TIM4	TIM4_CH1	-	-	TIM4_CH2	TIM4_CH3	-	TIM4_UP
TIM6/DAC channel 1	-	-	TIM6_UP DAC1_CH1	-	-	-	-
TIM7/DAC channel 2	-	-	-	TIM7_UP DAC1_CH2	-	-	-
TIM18/DAC channel 3	-	-	-	-	TIM18_UP DAC2_CH1	-	-
TIM15	-	-	-	-	TIM15_CH1 TIM15_UP TIM15_TRIG TIM15_COM	1	-
TIM16	-	-	TIM16_CH1 TIM16_UP	-	-	TIM16_CH1 TIM16_UP	-
TIM17	TIM17_CH1 TIM17_UP	-	-	-	-	-	TIM17_CH1 TIM17_UP
TIM19	TIM19_CH3 TIM19_UP	TIM19_CH1	TIM19_CH2	TIM19_UP	-	-	-

Table 24. DMA2 requests for each channel

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
SDADC	-	-	SDADC1	SDADC2	SDADC3
SPI	SPI3_RX	SPI3_TX	-	-	-
TIM5	TIM5_CH4 TIM5_TRIG	TIM5_CH3 TIM5_UP	-	TIM5_CH2	TIM5_CH1
TIM6/DAC channel 1	-	-	TIM6_UP DAC1_CH1	-	-
TIM7/DAC channel 2	-	-	-	TIM7_UP DAC1_CH2	-
TIM18/DAC channel 3	-	-	-	-	TIM18_UP DAC2_CH1

10.4 DMA functional description

10.4.1 DMA block diagram



MS19993V2

ICode FLITE Flash **DCode** Cortex-M4 System **SRAM** Bus matrix DMA1 Ch.1 DMA Ch.2 AHB System bus Bridge 2 Ch.7 APB2 Bridge 1 APB1 DMA Arbiter TIM2 SPI2 DMA request TIM3 SPI3 **AHB Slave** TIM4 USART2 ADC SPI1 TIM5 USART3 TIM6 12C1 USART1 DMA2 TIM7 I2C2 Ch.1 TIM15 TIM12 USB TIM13 CAN DMA request TIM16 Ch.2 TIM17 TIM14 DAC TIM19 TIM18 DAC3 SDADC1 SDADC2 Ch.5 SDADC3 DMA request Arbiter **AHB Slave** Reset & clock control (RCC)

The DMA block diagram is shown in the figure below.

Figure 24. DMA block diagram

The DMA controller performs direct memory transfer by sharing the AHB system bus with other system masters. The bus matrix implements round-robin scheduling. DMA requests may stop the CPU access to the system bus for a number of bus cycles, when CPU and DMA target the same destination (memory or peripheral).

According to its configuration through the AHB slave interface, the DMA controller arbitrates between the DMA channels and their associated received requests. The DMA controller also schedules the DMA data transfers over the single AHB port master.

The DMA controller generates an interrupt per channel to the interrupt controller.

10.4.2 DMA transfers

The software configures the DMA controller at channel level, in order to perform a block transfer, composed of a sequence of AHB bus transfers.

A DMA block transfer may be requested from a peripheral, or triggered by the software in case of memory-to-memory transfer.



RM0313 Rev 7 173/913

After an event, the following steps of a single DMA transfer occur:

- The peripheral sends a single DMA request signal to the DMA controller.
- 2. The DMA controller serves the request, depending on the priority of the channel associated to this peripheral request.
- 3. As soon as the DMA controller grants the peripheral, an acknowledge is sent to the peripheral by the DMA controller.
- The peripheral releases its request as soon as it gets the acknowledge from the DMA controller.
- 5. Once the request is de-asserted by the peripheral, the DMA controller releases the acknowledge.

The peripheral may order a further single request and initiate another single DMA transfer.

The request/acknowledge protocol is used when a peripheral is either the source or the destination of the transfer. For example, in case of memory-to-peripheral transfer, the peripheral initiates the transfer by driving its single request signal to the DMA controller. The DMA controller reads then a single data in the memory and writes this data to the peripheral.

For a given channel x, a DMA block transfer consists of a repeated sequence of:

- a single DMA transfer, encapsulating two AHB transfers of a single data, over the DMA AHB bus master:
 - a single data read (byte, half-word, or word) from the peripheral data register or a location in the memory, addressed through an internal current peripheral/memory address register.
 - The start address used for the first single transfer is the base address of the peripheral or memory, and is programmed in the DMA_CPARx or DMA_CMARx register.
 - a single data write (byte, half-word, or word) to the peripheral data register or a location in the memory, addressed through an internal current peripheral/memory address register.
 - The start address used for the first transfer is the base address of the peripheral or memory, and is programmed in the DMA CPARx or DMA CMARx register.
- post-decrementing of the programmed DMA_CNDTRx register
 This register contains the remaining number of data items to transfer (number of AHB 'read followed by write' transfers).

This sequence is repeated until DMA CNDTRx is null.

Note: The AHB master bus source/destination address must be aligned with the programmed size of the transferred single data to the source/destination.

10.4.3 DMA arbitration

The DMA arbiter manages the priority between the different channels.

When an active channel x is granted by the arbiter (hardware requested or software triggered), a single DMA transfer is issued (such as a AHB 'read followed by write' transfer of a single data). Then, the arbiter considers again the set of active channels and selects the one with the highest priority.

47/

The priorities are managed in two stages:

- software: priority of each channel is configured in the DMA_CCRx register, to one of the four different levels:
 - very high
 - high
 - medium
 - low
- hardware: if two requests have the same software priority level, the channel with the lowest index gets priority. For example, channel 2 gets priority over channel 4.

When a channel x is programmed for a block transfer in memory-to-memory mode, re arbitration is considered between each single DMA transfer of this channel x. Whenever there is another concurrent active requested channel, the DMA arbiter automatically alternates and grants the other highest-priority requested channel, which may be of lower priority than the memory-to-memory channel.

10.4.4 DMA channels

Each channel may handle a DMA transfer between a peripheral register located at a fixed address, and a memory address. The amount of data items to transfer is programmable. The register that contains the amount of data items to transfer is decremented after each transfer.

A DMA channel is programmed at block transfer level.

Programmable data sizes

The transfer sizes of a single data (byte, half-word, or word) to the peripheral and memory are programmable through, respectively, the PSIZE[1:0] and MSIZE[1:0] fields of the DMA_CCRx register.

Pointer incrementation

The peripheral and memory pointers may be automatically incremented after each transfer, depending on the PINC and MINC bits of the DMA_CCRx register.

If the **incremented mode** is enabled (PINC or MINC set to 1), the address of the next transfer is the address of the previous one incremented by 1, 2 or 4, depending on the data size defined in PSIZE[1:0] or MSIZE[1:0]. The first transfer address is the one programmed in the DMA_CPARx or DMA_CMARx register. During transfers, these registers keep the initially programmed value. The current transfer addresses (in the current internal peripheral/memory address register) are not accessible by software.

If the channel x is configured in **non-circular mode**, no DMA request is served after the last data transfer (once the number of single data to transfer reaches zero). The DMA channel must be disabled in order to reload a new number of data items into the DMA_CNDTRx register.

Note:

If the channel x is disabled, the DMA registers are not reset. The DMA channel registers (DMA_CCRx, DMA_CPARx and DMA_CMARx) retain the initial values programmed during the channel configuration phase.

In **circular mode**, after the last data transfer, the DMA_CNDTRx register is automatically reloaded with the initially programmed value. The current internal address registers are reloaded with the base address values from the DMA_CPARx and DMA_CMARx registers.



RM0313 Rev 7 175/913

Channel configuration procedure

The following sequence is needed to configure a DMA channel x:

- Set the peripheral register address in the DMA_CPARx register.
 The data is moved from/to this address to/from the memory after the peripheral event, or after the channel is enabled in memory-to-memory mode.
- 2. Set the memory address in the DMA_CMARx register.

 The data is written to/read from the memory after the peripheral event or after the channel is enabled in memory-to-memory mode.
- 3. Configure the total number of data to transfer in the DMA_CNDTRx register. After each data transfer, this value is decremented.
- 4. Configure the parameters listed below in the DMA CCRx register:
 - the channel priority
 - the data transfer direction
 - the circular mode
 - the peripheral and memory incremented mode
 - the peripheral and memory data size
 - the interrupt enable at half and/or full transfer and/or transfer error
- 5. Activate the channel by setting the EN bit in the DMA_CCRx register.

A channel, as soon as enabled, may serve any DMA request from the peripheral connected to this channel, or may start a memory-to-memory block transfer.

Note:

The two last steps of the channel configuration procedure may be merged into a single access to the DMA_CCRx register, to configure and enable the channel.

Channel state and disabling a channel

A channel x in the active state is an enabled channel (read DMA_CCRx.EN = 1). An active channel x is a channel that must have been enabled by the software (DMA_CCRx.EN set to 1) and afterwards with no occurred transfer error (DMA_ISR.TEIFx = 0). In case there is a transfer error, the channel is automatically disabled by hardware (DMA_CCRx.EN = 0).

The three following use cases may happen:

Suspend and resume a channel

This corresponds to the two following actions:

- An active channel is disabled by software (writing DMA_CCRx.EN = 0 whereas DMA_CCRx.EN = 1).
- The software enables the channel again (DMA_CCRx.EN set to 1) without reconfiguring the other channel registers (such as DMA_CNDTRx, DMA_CPARx and DMA_CMARx).

This case is not supported by the DMA hardware, that does not guarantee that the remaining data transfers are performed correctly.

Stop and abort a channel

If the application does not need any more the channel, this active channel can be disabled by software. The channel is stopped and aborted but the DMA_CNDTRx

register content may not correctly reflect the remaining data transfers versus the aborted source and destination buffer/register.

· Abort and restart a channel

This corresponds to the software sequence: disable an active channel, then reconfigure the channel and enable it again.

This is supported by the hardware if the following conditions are met:

- The application guarantees that, when the software is disabling the channel, a
 DMA data transfer is not occurring at the same time over its master port. For
 example, the application can first disable the peripheral in DMA mode, in order to
 ensure that there is no pending hardware DMA request from this peripheral.
- The software must operate separated write accesses to the same DMA_CCRx register: First disable the channel. Second reconfigure the channel for a next block transfer including the DMA_CCRx if a configuration change is needed. There are read-only DMA_CCRx register fields when DMA_CCRx.EN=1. Finally enable again the channel.

When a channel transfer error occurs, the EN bit of the DMA_CCRx register is cleared by hardware. This EN bit cannot be set again by software to reactivate the channel x, until the TEIFx bit of the DMA_ISR register is set.

Circular mode (in memory-to-peripheral/peripheral-to-memory transfers)

The circular mode is available to handle circular buffers and continuous data flows (such as ADC scan mode). This feature is enabled using the CIRC bit in the DMA CCRx register.

Note:

The circular mode must not be used in memory-to-memory mode. Before enabling a channel in circular mode (CIRC = 1), the software must clear the MEM2MEM bit of the DMA_CCRx register. When the circular mode is activated, the amount of data to transfer is automatically reloaded with the initial value programmed during the channel configuration phase, and the DMA requests continue to be served.

In order to stop a circular transfer, the software needs to stop the peripheral from generating DMA requests (such as quit the ADC scan mode), before disabling the DMA channel. The software must explicitly program the DMA_CNDTRx value before starting/enabling a transfer, and after having stopped a circular transfer.

Memory-to-memory mode

The DMA channels may operate without being triggered by a request from a peripheral. This mode is called memory-to-memory mode, and is initiated by software.

If the MEM2MEM bit in the DMA_CCRx register is set, the channel, if enabled, initiates transfers. The transfer stops once the DMA_CNDTRx register reaches zero.

Note:

The memory-to-memory mode must not be used in circular mode. Before enabling a channel in memory-to-memory mode (MEM2MEM = 1), the software must clear the CIRC bit of the DMA_CCRx register.



RM0313 Rev 7 177/913

Peripheral-to-peripheral mode

Any DMA channel can operate in peripheral-to-peripheral mode:

- when the hardware request from a peripheral is selected to trigger the DMA channel This peripheral is the DMA initiator and paces the data transfer from/to this peripheral to/from a register belonging to another memory-mapped peripheral (this one being not configured in DMA mode).
- when no peripheral request is selected and connected to the DMA channel The software configures a register-to-register transfer by setting the MEM2MEM bit of the DMA_CCRx register.

Programming transfer direction, assigning source/destination

The value of the DIR bit of the DMA_CCRx register sets the direction of the transfer, and consequently, it identifies the source and the destination, regardless the source/destination type (peripheral or memory):

- **DIR = 1** defines typically a memory-to-peripheral transfer. More generally, if DIR = 1:
 - The **source** attributes are defined by the DMA MARx register, the MSIZE[1:0] field, and MINC bit of the DMA CCRx register. Regardless of their usual naming, these 'memory' register, field, and bit are used to define the source peripheral in peripheral-to-peripheral mode.
 - The **destination** attributes are defined by the DMA PARx register, the PSIZE[1:0] field and the PINC bit of the DMA CCRx register. Regardless of their usual naming, these 'peripheral' register, field, and bit are used to define the destination memory in memory-to-memory mode.
- **DIR = 0** defines typically a peripheral-to-memory transfer. More generally, if DIR = 0:
 - The source attributes are defined by the DMA PARx register, the PSIZE[1:0] field and the PINC bit of the DMA_CCRx register. Regardless of their usual naming, these 'peripheral' register, field, and bit are used to define the source memory in memory-to-memory mode
 - The **destination** attributes are defined by the DMA MARx register, the MSIZE[1:0] field and the MINC bit of the DMA_CCRx register. Regardless of their usual naming, these 'memory' register, field and bit are used to define the destination peripheral in peripheral-to-peripheral mode.



10.4.5 DMA data width, alignment, and endianness

When PSIZE[1:0] and MSIZE[1:0] are not equal, the DMA controller performs some data alignments as described in the table below.

Table 25. Programmable data width and endian behavior (when PINC = MINC = 1)

Source port width (MSIZE if DIR = 1, else PSIZE)	Destinat ion port width (PSIZE if DIR = 1, else MSIZE)	Number of data items to transfer (NDT)	Source content: address / data (DMA_CMARx if DIR = 1, else DMA_CPARx)	DMA transfers	Destination content: address / data (DMA_CPARx if DIR = 1, else DMA_CMARx)
8	8	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	1: read B0[7:0] @0x0 then write B0[7:0] @0x0 2: read B1[7:0] @0x1 then write B1[7:0] @0x1 3: read B2[7:0] @0x2 then write B2[7:0] @0x2 4: read B3[7:0] @0x3 then write B3[7:0] @0x3	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3
8	16	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	1: read B0[7:0] @0x0 then write 00B0[15:0] @0x0 2: read B1[7:0] @0x1 then write 00B1[15:0] @0x2 3: read B2[7:0] @0x2 then write 00B2[15:0] @0x4 4: read B3[7:0] @0x3 then write 00B3[15:0] @0x6	@0x0 / 00B0 @0x2 / 00B1 @0x4 / 00B2 @0x6 / 00B3
8	32	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	1: read B0[7:0] @0x0 then write 000000B0[31:0] @0x0 2: read B1[7:0] @0x1 then write 000000B1[31:0] @0x4 3: read B2[7:0] @0x2 then write 000000B2[31:0] @0x8 4: read B3[7:0] @0x3 then write 000000B3[31:0] @0xC	@0x0 / 000000B0 @0x4 / 000000B1 @0x8 / 000000B2 @0xC / 000000B3
16	8	4	@0x0 / B1B0 @0x2 / B3B2 @0x4 / B5B4 @0x6 / B7B6	1: read B1B0[15:0] @0x0 then write B0[7:0] @0x0 2: read B3B2[15:0] @0x2 then write B2[7:0] @0x1 3: read B5B4[15:0] @0x4 then write B4[7:0] @0x2 4: read B7B6[15:0] @0x6 then write B6[7:0] @0x3	@0x0 / B0 @0x1 / B2 @0x2 / B4 @0x3 / B6
16	16	4	@0x0 / B1B0 @0x2 / B3B2 @0x4 / B5B4 @0x6 / B7B6	1: read B1B0[15:0] @0x0 then write B1B0[15:0] @0x0 2: read B3B2[15:0] @0x2 then write B3B2[15:0] @0x2 3: read B5B4[15:0] @0x4 then write B5B4[15:0] @0x4 4: read B7B6[15:0] @0x6 then write B7B6[15:0] @0x6	@0x0 / B1B0 @0x2 / B3B2 @0x4 / B5B4 @0x6 / B7B6
16	32	4	@0x0 / B1B0 @0x2 / B3B2 @0x4 / B5B4 @0x6 / B7B6	1: read B1B0[15:0] @0x0 then write 0000B1B0[31:0] @0x0 2: read B3B2[15:0] @0x2 then write 0000B3B2[31:0] @0x4 3: read B5B4[15:0] @0x4 then write 0000B5B4[31:0] @0x8 4: read B7B6[15:0] @0x6 then write 0000B7B6[31:0] @0xC	@0x0 / 0000B1B0 @0x4 / 0000B3B2 @0x8 / 0000B5B4 @0xC / 0000B7B6
32	8	4	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC	1: read B3B2B1B0[31:0] @0x0 then write B0[7:0] @0x0 2: read B7B6B5B4[31:0] @0x4 then write B4[7:0] @0x1 3: read BBBAB9B8[31:0] @0x8 then write B8[7:0] @0x2 4: read BFBEBDBC[31:0] @0xC then write BC[7:0] @0x3	@0x0 / B0 @0x1 / B4 @0x2 / B8 @0x3 / BC
32	16	4	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC	1: read B3B2B1B0[31:0] @0x0 then write B1B0[15:0] @0x0 2: read B7B6B5B4[31:0] @0x4 then write B5B4[15:0] @0x2 3: read BBBAB9B8[31:0] @0x8 then write B9B8[15:0] @0x4 4: read BFBEBDBC[31:0] @0xC then write BDBC[15:0] @0x6	@0x0 / B1B0 @0x2 / B5B4 @0x4 / B9B8 @0x6 / BDBC
32	32	4	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC	1: read B3B2B1B0[31:0] @0x0 then write B3B2B1B0[31:0] @0x0 2: read B7B6B5B4[31:0] @0x4 then write B7B6B5B4[31:0] @0x4 3: read BBBAB9B8[31:0] @0x8 then write BBBAB9B8[31:0] @0x8 4: read BFBEBDBC[31:0] @0xC then write BFBEBDBC[31:0] @0xC	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC



RM0313 Rev 7 179/913

Addressing AHB peripherals not supporting byte/half-word write transfers

When the DMA controller initiates an AHB byte or half-word write transfer, the data are duplicated on the unused lanes of the AHB master 32-bit data bus (HWDATA[31:0]).

When the AHB slave peripheral does not support byte or half-word write transfers and does not generate any error, the DMA controller writes the 32 HWDATA bits as shown in the two examples below:

- To write the half-word 0xABCD, the DMA controller sets the HWDATA bus to 0xABCDABCD with a half-word data size (HSIZE = HalfWord in the AHB master bus).
- To write the byte 0xAB, the DMA controller sets the HWDATA bus to 0xABABABAB with a byte data size (HSIZE = Byte in the AHB master bus).

Assuming the AHB/APB bridge is an AHB 32-bit slave peripheral that does not take into account the HSIZE data, any AHB byte or half-word transfer is changed into a 32-bit APB transfer as described below:

- An AHB byte write transfer of 0xB0 to one of the 0x0, 0x1, 0x2, or 0x3 addresses, is converted to an APB word write transfer of 0xB0B0B0B0 to the 0x0 address.
- An AHB half-word write transfer of 0xB1B0 to the 0x0 or 0x2 addresses is converted to an APB word write transfer of 0xB1B0B1B0 to the 0x0 address.

10.4.6 DMA error management

A DMA transfer error is generated when reading from or writing to a reserved address space. When a DMA transfer error occurs during a DMA read or write access, the faulty channel x is automatically disabled through a hardware clear of its EN bit in the corresponding DMA_CCRx register.

The TEIFx bit of the DMA_ISR register is set. An interrupt is then generated if the TEIE bit of the DMA_CCRx register is set.

The EN bit of the DMA_CCRx register cannot be set again by software (channel x reactivated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).

When the software is notified with a transfer error over a channel, which involves a peripheral, the software has first to stop this peripheral in DMA mode, in order to disable any pending or future DMA request. Then software may normally reconfigure both DMA and the peripheral in DMA mode for a new transfer.

10.5 DMA interrupts

An interrupt can be generated on a half transfer, transfer complete or transfer error for each DMA channel x. Separate interrupt enable bits are available for flexibility.

Table 26. DMA interrupt requests

Interrupt request	Interrupt event	Event flag	Interrupt enable bit
	Half transfer on channel x	HTIFx	HTIEx
Channel x interrupt	Transfer complete on channel x	TCIFx	TCIEx
Charmer x interrupt	Transfer error on channel x	TEIFx	TEIEx
	Half transfer or transfer complete or transfer error on channel x	GIFx	-

10.6 DMA registers

Refer to Section 1.2 for a list of abbreviations used in register descriptions.

The DMA registers have to be accessed by words (32-bit).

10.6.1 DMA interrupt status register (DMA_ISR)

Address offset: 0x00

Reset value: 0x0000 0000

The content of this register is linked to the DMA channels availability. See *Section 10.3: DMA implementation* for more details.

Every status bit is cleared by hardware when the software sets the corresponding clear bit or the corresponding global clear bit CGIFx, in the DMA_IFCR register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	TEIF7	HTIF7	TCIF7	GIF7	TEIF6	HTIF6	TCIF6	GIF6	TEIF5	HTIF5	TCIF5	GIF5
				r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEIF4	HTIF4	TCIF4	GIF4	TEIF3	HTIF3	TCIF3	GIF3	TEIF2	HTIF2	TCIF2	GIF2	TEIF1	HTIF1	TCIF1	GIF1
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:28 Reserved, must be kept at reset value.

Bit 27 TEIF7: Transfer error (TE) flag for channel 7

0: No TE event

1: A TE event occurred.

Bit 26 HTIF7: Half transfer (HT) flag for channel 7

0: No HT event

1: An HT event occurred.

Bit 25 TCIF7: Transfer complete (TC) flag for channel 7

0: No TC event

1: A TC event occurred.



RM0313 Rev 7 181/913

- Bit 24 GIF7: Global interrupt flag for channel 7
 - 0: No TE, HT, or TC event
 - 1: A TE, HT, or TC event occurred.
- Bit 23 TEIF6: Transfer error (TE) flag for channel 6
 - 0: No TE event
 - 1: A TE event occurred.
- Bit 22 HTIF6: Half transfer (HT) flag for channel 6
 - 0: No HT event
 - 1:An HT event occurred.
- Bit 21 TCIF6: Transfer complete (TC) flag for channel 6
 - 0: No TC event
 - 1: A TC event occurred.
- Bit 20 GIF6: Global interrupt flag for channel 6
 - 0: No TE, HT, or TC event
 - 1: A TE, HT, or TC event occurred.
- Bit 19 TEIF5: Transfer error (TE) flag for channel 5
 - 0: No TE event
 - 1: A TE event occurred.
- Bit 18 HTIF5: Half transfer (HT) flag for channel 5
 - 0: No HT event
 - 1: An HT event occurred.
- Bit 17 TCIF5: Transfer complete (TC) flag for channel 5
 - 0: No TC event
 - 1: A TC event occurred.
- Bit 16 GIF5: global interrupt flag for channel 5
 - 0: No TE, HT, or TC event
 - 1: A TE, HT, or TC event occurred.
- Bit 15 TEIF4: Transfer error (TE) flag for channel 4
 - 0: No TE event
 - 1: A TE event occurred.
- Bit 14 HTIF4: Half transfer (HT) flag for channel 4
 - 0: No HT event
 - 1: An HT event occurred.
- Bit 13 TCIF4: Transfer complete (TC) flag for channel 4
 - 0: No TC event
 - 1: A TC event occurred.
- Bit 12 GIF4: global interrupt flag for channel 4
 - 0: No TE, HT, or TC event
 - 1: A TE, HT, or TC event occurred.
- Bit 11 **TEIF3**: Transfer error (TE) flag for channel 3
 - 0: No TE event
 - 1: A TE event occurred.
- Bit 10 HTIF3: Half transfer (HT) flag for channel 3
 - 0: No HT event
 - 1: An HT event occurred.

- Bit 9 TCIF3: Transfer complete (TC) flag for channel 3
 - 0: No TC event
 - 1: A TC event occurred.
- Bit 8 GIF3: Global interrupt flag for channel 3
 - 0: No TE, HT, or TC event
 - 1: A TE, HT, or TC event occurred.
- Bit 7 TEIF2: Transfer error (TE) flag for channel 2
 - 0: No TE event
 - 1: A TE event occurred.
- Bit 6 HTIF2: Half transfer (HT) flag for channel 2
 - 0: No HT event
 - 1: An HT event occurred.
- Bit 5 TCIF2: Transfer complete (TC) flag for channel 2
 - 0: No TC event
 - 1: A TC event occurred.
- Bit 4 GIF2: Global interrupt flag for channel 2
 - 0: No TE, HT, or TC event
 - 1: A TE, HT, or TC event occurred.
- Bit 3 TEIF1: Transfer error (TE) flag for channel 1
 - 0: No TE event
 - 1: A TE event occurred.
- Bit 2 HTIF1: Half transfer (HT) flag for channel 1
 - 0: No HT event
 - 1: An HT event occurred.
- Bit 1 TCIF1: Transfer complete (TC) flag for channel 1
 - 0: No TC event
 - 1: A TC event occurred.
- Bit 0 GIF1: Global interrupt flag for channel 1
 - 0: No TE, HT, or TC event
 - 1: A TE, HT, or TC event occurred.

183/913

10.6.2 DMA interrupt flag clear register (DMA_IFCR)

Address offset: 0x04

Reset value: 0x0000 0000

The content of this register is linked to the DMA channels availability. See Section 10.3: DMA implementation for more details.

Setting the global clear bit CGIFx of the channel x in this DMA_IFCR register, causes the DMA hardware to clear the corresponding GIFx bit and any individual flag among TEIFx, HTIFx, TCIFx, in the DMA_ISR register.

Setting any individual clear bit among CTEIFx, CHTIFx, CTCIFx in this DMA_IFCR register, causes the DMA hardware to clear the corresponding individual flag and the global flag GIFx in the DMA_ISR register, provided that none of the two other individual flags is set.

Writing 0 into any flag clear bit has no effect.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	CTEIF7	CHTIF7	CTCIF7	CGIF7	CTEIF6	CHTIF6	CTCIF6	CGIF6	CTEIF5	CHTIF5	CTCIF5	CGIF5
				W	W	w	W	W	W	w	W	W	W	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTEIF4	CHTIF4	CTCIF4	CGIF4	CTEIF3	CHTIF3	CTCIF3	CGIF3	CTEIF2	CHTIF2	CTCIF2	CGIF2	CTEIF1	CHTIF1	CTCIF1	CGIF1
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bits 31:28 Reserved, must be kept at reset value.

Bit 27 CTEIF7: Transfer error flag clear for channel 7

Bit 26 CHTIF7: Half transfer flag clear for channel 7

Bit 25 CTCIF7: Transfer complete flag clear for channel 7

Bit 24 CGIF7: Global interrupt flag clear for channel 7

Bit 23 CTEIF6: Transfer error flag clear for channel 6

Bit 22 CHTIF6: Half transfer flag clear for channel 6

Bit 21 CTCIF6: Transfer complete flag clear for channel 6

Bit 20 CGIF6: Global interrupt flag clear for channel 6

Bit 19 CTEIF5: Transfer error flag clear for channel 5

Bit 18 CHTIF5: Half transfer flag clear for channel 5

Bit 17 CTCIF5: Transfer complete flag clear for channel 5

Bit 16 CGIF5: Global interrupt flag clear for channel 5

Bit 15 CTEIF4: Transfer error flag clear for channel 4

Bit 14 CHTIF4: Half transfer flag clear for channel 4

Bit 13 CTCIF4: Transfer complete flag clear for channel 4

Bit 12 CGIF4: Global interrupt flag clear for channel 4

Bit 11 CTEIF3: Transfer error flag clear for channel 3

Bit 10 CHTIF3: Half transfer flag clear for channel 3

Bit 9 CTCIF3: Transfer complete flag clear for channel 3

Bit 8 CGIF3: Global interrupt flag clear for channel 3

Bit 7 CTEIF2: Transfer error flag clear for channel 2

Bit 6 CHTIF2: Half transfer flag clear for channel 2

Bit 5 CTCIF2: Transfer complete flag clear for channel 2

Bit 4 CGIF2: Global interrupt flag clear for channel 2

Bit 3 CTEIF1: Transfer error flag clear for channel 1

Bit 2 CHTIF1: Half transfer flag clear for channel 1

Bit 1 CTCIF1: Transfer complete flag clear for channel 1

Bit 0 CGIF1: Global interrupt flag clear for channel 1

10.6.3 DMA channel x configuration register (DMA_CCRx)

Address offset: 0x08 + 0x14 * (x - 1), (x = 1 to 7)

Reset value: 0x0000 0000

The address offsets of these registers are linked to the DMA channels availability. See Section 10.3: DMA implementation for more details.

The register fields/bits MEM2MEM, PL[1:0], MSIZE[1:0], PSIZE[1:0], MINC, PINC, and DIR are read-only when EN = 1.

The states of MEM2MEM and CIRC bits must not be both high at the same time.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	MEM2 MEM	PL[1:0]	MSIZ	E[1:0]	PSIZ	E[1:0]	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:15 Reserved, must be kept at reset value.

Bit 14 MEM2MEM: Memory-to-memory mode

0: Disabled 1: Enabled

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bits 13:12 PL[1:0]: Priority level

00: Low 01: Medium 10: High 11: Very high

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).



Bits 11:10 MSIZE[1:0]: Memory size

Defines the data size of each DMA transfer to the identified memory.

In memory-to-memory mode, this bitfield identifies the memory source if DIR = 1 and the memory destination if DIR = 0.

In peripheral-to-peripheral mode, this bitfield identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.

00: 8 bits 01: 16 bits 10: 32 bits

11: Reserved

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bits 9:8 PSIZE[1:0]: Peripheral size

Defines the data size of each DMA transfer to the identified peripheral.

In memory-to-memory mode, this bitfield identifies the memory destination if DIR = 1 and the memory source if DIR = 0.

In peripheral-to-peripheral mode, this bitfield identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.

00: 8 bits 01: 16 bits 10: 32 bits 11: Reserved

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bit 7 MINC: Memory increment mode

Defines the increment mode for each DMA transfer to the identified memory.

In memory-to-memory mode, this bit identifies the memory source if DIR = 1 and the memory destination if DIR = 0.

In peripheral-to-peripheral mode, this bit identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.

0: Disabled 1: Enabled

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bit 6 **PINC**: Peripheral increment mode

Defines the increment mode for each DMA transfer to the identified peripheral.

n memory-to-memory mode, this bit identifies the memory destination if DIR = 1 and the memory source if DIR = 0.

In peripheral-to-peripheral mode, this bit identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.

0: Disabled 1: Enabled

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

Bit 5 CIRC: Circular mode

0: Disabled 1: Enabled

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).



Bit 4 DIR: Data transfer direction

This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.

- 0: Read from peripheral
 - Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register.
 This is still valid in a memory-to-memory mode.
 - Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.
- 1: Read from memory
 - Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.
 - Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.
 This is still valid in a peripheral-to-peripheral mode.

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

- Bit 3 TEIE: Transfer error interrupt enable
 - 0: Disabled
 - 1: Enabled

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

- Bit 2 HTIE: Half transfer interrupt enable
 - 0: Disabled
 - 1: Enabled

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

- Bit 1 TCIE: Transfer complete interrupt enable
 - 0: Disabled
 - 1: Enabled

Note: This bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

Bit 0 EN: Channel enable

When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).

- 0: Disabled
- 1: Enabled

Note: This bit is set and cleared by software.



RM0313 Rev 7 187/913

10.6.4 DMA channel x number of data to transfer register (DMA_CNDTRx)

Address offset: 0x0C + 0x14 * (x - 1), (x = 1 to 7)

Reset value: 0x0000 0000

The address offsets of these registers are linked to the DMA channels availability. See Section 10.3: DMA implementation for more details.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							NDT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw								

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **NDT[15:0]**: Number of data to transfer (0 to 2¹⁶ - 1)

This bitfield is updated by hardware when the channel is enabled:

- It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.
- It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the DMA_CCRx register).
- It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).

If this bitfield is zero, no transfer can be served whatever the channel status (enabled or not).

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).

10.6.5 DMA channel x peripheral address register (DMA CPARx)

Address offset: 0x10 + 0x14 * (x - 1), (x = 1 to 7)

Reset value: 0x0000 0000

The address offsets of these registers are linked to the DMA channels availability. See Section 10.3: DMA implementation for more details.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							PA[3	1:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PA[1	15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 PA[31:0]: Peripheral address

It contains the base address of the peripheral data register from/to which the data is read/written.

When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.

When PSIZE[1:0] = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.

In memory-to-memory mode, this bitfield identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.

In peripheral-to-peripheral mode, this bitfield identifies the peripheral destination address if DIR = 1 and the peripheral source address if DIR = 0.

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

10.6.6 DMA channel x memory address register (DMA CMARx)

Address offset: 0x14 + 0x14 * (x - 1), (x = 1 to 7)

Reset value: 0x0000 0000

The address offsets of these registers are linked to the DMA channels availability. See *Section 10.3: DMA implementation* for more details.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_						MA[3	31:16]	_					_	
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_						MA[15:0]	_					_	
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 MA[31:0]: Peripheral address

It contains the base address of the memory from/to which the data is read/written.

When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.

When MSIZE[1:0] = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.

In memory-to-memory mode, this bitfield identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.

In peripheral-to-peripheral mode, this bitfield identifies the peripheral source address if DIR = 1 and the peripheral destination address if DIR = 0.

Note: This bitfield is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).

10.6.7 DMA register map

Table 27. DMA register map and reset values

Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	ဘ	2	1	0
0x000	DMA_ISR	Res.	Res.	Res.	Res.	TEIF7	HTIF7	TCIF7	GIF7	TEIF6	нтіғ6	TCIF6	GIF6	TEIF5	HTIF5	TCIF5	GIF5	TEIF4	HTIF4	TCIF4	GIF4	TEIF3	нтгв	TCIF3	GIF3	TEIF2	нтг	TCIF2	GIF2	TEIF1	HTIF1	TCIF1	GIF1
	Reset value					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



RM0313 Rev 7 189/913

Table 27. DMA register map and reset values (continued)

Offset	Register name	31	30	29	28	27	56		24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	, &	7	9	2	4	3	7	1	0
0x004	DMA_IFCR	Res.	Res.	Res.	Res.	CTEIF7	CHTIF7	CTCIF7	CGIF7	CTEIF6	CHTIF6	CTCIF6	CGIF6	CTEIF5	CHTIF5	CTCIF5	CGIF5	CTEIF4	CHTIF4	CTCIF4	CGIF4	CTEIF3	CHTIF3	CTCIF3	CGIF3	CTEIF2	CHTIF2	CTCIF2	CGIF2	CTEIF1	CHTIF1	CTCIF1	CGIF1
	Reset value					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x008	DMA_CCR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	DI [1-0]	١٦ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ	MSIZET4.01	MSIZE[1.0]	0017514.01		MINC	PINC	CIRC	DIR	TEIE	HTE	TCIE	EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA_CNDTR1	es.	es.	es.	es.	es.	es.	es.	es.	es.	es.	es.	es.	es.	es.	es.	es.							NI	OTR	(15	:0]						
0x00C	Reset value	œ	œ	œ	œ	œ	œ	œ	ĸ	ĸ	ĸ	r	r	ĸ	œ	X	œ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0.040	DMA_CPAR1			1	ļ <u>.</u>	1	ļ <u>.</u>					<u> </u>	<u> </u>	<u> </u>	<u> </u>	F	PA[3	31:0		_			_				_		_		ت		Ť
0x010	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x014	DMA_CMAR1			•		•						•	•	•	•	N	_ :	31:0)]					•	•	•			•				
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x018	Reserved															R	ese	rve	d.			_							1		_		
0x01C	DMA_CCR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	[4.0]	r L[1:0]	MSIZEI1-01	NISIZE .U]	10.17517.01	r 312E[1.0]	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x020	DMA_CNDTR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							NI	OTR	(15	:0]						
0x020	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x024	DMA_CPAR2			1		1										F	PA[3	31:0]														
0.024	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x028	DMA_CMAR2															_		31:0	_														
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x02C	Reserved		1	1	1	1	1					1	ı —	l	ı —	R	ese	rve	d. 5	1		-			_	ı —	1		ı				
0x030	DMA_CCR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	[0.17]		MSIZEI1.01	_	10.1717.00	_	MINC	PINC	CIRC	DIR	TEIE			EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x034	DMA_CNDTR3	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							NI	OTF	[15	:0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x038	DMA_CPAR3		1		1		1	1									_	31:0	_								1						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x03C	DMA_CMAR3	_	_	Ι.	_	Ι.	_	_	_	_	_	_	_	_	_			31:0		_	^	^	_	0	_	_	_	_	_	^		_	_
0x040	Reset value Reserved	U	U	0	U	0	0	0	0	0	U	0	0	0	0	0	000	0	0	U	U	U	U	U	U	0	U	U	0	U	0	0	0
0x044	DMA_CCR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	10.17	r L[1.0]	MSIZEI1-01	W312E[1.0]	10.1751701	O:]=	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN
	Reset value																		0	0	0	0	0	0		0	0	0	0	0	0	0	0
0.040	DMA_CNDTR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							NI	OTF	[15	:0]						
0x048	Reset value	4	4	Ľ.	<u> </u>	<u> </u>	<u> </u>	Ľ.	4	<u> </u>		Ť	<u> </u>	Ť.	-	т.	Т.	0	0	0	0	0	0	0	_	0	0	0	0	0	0	0	0
0:040	DMA_CPAR4		·									•				F	PA[3	31:0									·						
0x04C	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x050	DMA_CMAR4		-									-	_		_			31:0					_		_	-					_	_	_
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x054	Reserved	<u> </u>														K	ese	rve	ul.														



Table 27. DMA register map and reset values (continued)

Offset	Register name	31	30	59	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1 2	6	8	7	9	2	4	3	2	7	0
0x058	DMA_CCR5	Res.	MEM2MEM	PI [1:0]		MSIZE[1:0]	DC17E14-01	r 312 E. I . UJ	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN																
	Reset value																		0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x05C	DMA_CNDTR5	Res.						NE	OTR	[15	:0]																					
0,000	Reset value																	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0.000	DMA_CPAR5															ı	PA[3	31:0]													
0x060	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x064	DMA_CMAR5							•			•			•	•	N	MA[31:0]							•						
0X004	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x068	Reserved															R	Rese	erve	d.													
0x06C	DMA_CCR6	Res.	MEM2MEM	PI [1·0]	[]	MSIZE[1:0]	DC17E14-01	rəizel I.Uj	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN																
	Reset value																		0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x070	DMA_CNDTR6	Res.			•	•		NI	OTR	[15	:0]																					
0.070	Reset value												-			-		0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0.074	DMA_CPAR6															ı	PA[3	31:0]													
0x074	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x078	DMA_CMAR6															N	MA[31:0]													
0x076	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x07C	Reserved															R	Rese	erve	d.													
0x080	DMA_CCR7	Res.	MEM2MEM	PI [1-0]	[]	MSIZE[1:0]	DC17E14-01	r312E[1.0]	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN																
	Reset value																		0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x084	DMA_CNDTR7	Res.						NI	OTR	[15	:0]																					
0,004	Reset value																	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0000	DMA_CPAR7															F	PA[3	31:0]													
0x088	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
0x08C	DMA_CMAR7															N	MA[31:0]													
UXUOC	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 for the register boundary addresses.



RM0313 Rev 7 191/913

Interrupts and events RM0313

11 Interrupts and events

11.1 Nested vectored interrupt controller (NVIC)

11.1.1 NVIC main features

- 1 non-maskable interrupt line (NMI)
- 64 maskable interrupt channels
- 16 programmable priority levels (2 bits of interrupt priority are used)
- Low-latency exception and interrupt handling
- Power management control
- Implementation of System Control Registers

The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts.

All interrupts including the core exceptions are managed by the NVIC. For more information on exceptions and NVIC programming, refer to the *PM0214 programming manual*.

11.1.2 SysTick calibration value register

The SysTick calibration value is set to 9000, which gives a reference time base of 1 ms with the SysTick clock set to 9 MHz (max $f_{HCLK}/8$).

11.1.3 Interrupt and exception vectors

Table 28 is the vector table for STM32F37xxx devices.

Table 28. List of vectors

Position	Priority	Type of priority	Acronym	Description	Address
-	-	i	-	Reserved	0x0000 0000
-	-3	fixed	Reset	Reset	0x0000 0004
-	-2	fixed	NMI	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0x0000 0008
-	-1	fixed	HardFault	Hardware fault	0x0000 000C
-	0	fixed	MemManage	MPU fault	0x0000 0010
-	1	settable	BusFault	Prefetch fault or memory access error	0x0000 0014
-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000 0018

Table 28. List of vectors (continued)

	,		10.010 _01 _1	T vectors (continued)	T
Position	Priority	Type of priority	Acronym	Description	Address
-	3	settable	SVCall	System service call via SWI instruction	0x0000 002C
-	4	settable	DebugMonitor	Debug monitor	0x0000 0030
-	5	settable	PendSV	Pendable request for system service	0x0000 0038
-	6	settable	SysTick	System tick timer	0x0000 003C
0	7	settable	WWDG	Window Watchdog interrupt	0x0000 0040
1	8	settable	PVD	Power voltage detector through EXTI line detection interrupt	0x0000 0044
2	9	settable	TAMP	Tamper and timestamp through EXTI19 line	0x0000 0048
3	10	settable	RTC_WKUP	RTC	0x0000 004C
4	11	settable	FLASH	Flash global interrupt	0x0000 0050
5	12	settable	RCC	RCC global interrupt	0x0000 0054
6	13	settable	EXTI0	EXTI Line 0 interrupt	0x0000 0058
7	14	settable	EXTI1	EXTI Line 1 interrupt	0x0000 005C
8	15	settable	EXTI2_TS	EXTI Line 2 and routing interface interrupt	0x0000 0060
9	16	settable	EXTI3	EXTI Line 3 interrupt	0x0000 0064
10	17	settable	EXTI4	EXTI Line 4 interrupt	0x0000 0068
11	18	settable	DMA1_CH1	DMA1 channel 1 interrupt	0x0000 006C
12	19	settable	DMA1_CH2	DMA1 channel 2 interrupt	0x0000 0070
13	20	settable	DMA1_CH3	DMA1 channel 3 interrupt	0x0000 0074
14	21	settable	DMA1_CH4	DMA1 channel 4 interrupt	0x0000 0078
15	22	settable	DMA1_CH5	DMA1 channel 5 interrupt	0x0000 007C
16	23	settable	DMA1_CH6	DMA1 channel 6 interrupt	0x0000 0080
17	24	settable	DMA1_CH7	DMA1 channel 7 interrupt	0x0000 0084
18	25	settable	ADC1	ADC1 interrupt	0x0000 0088
19	26	settable	CAN TX	CAN_TX interrupt	0x0000 008C
20	27	settable	CAN RXD	CAN_RXD interrupt	0x0000 0090
21	28	settable	CAN RXI	CAN_RXI interrupt	0x0000 0094
22	29	settable	CAN SCE	CAN_SCE interrupt	0x0000 0098



Interrupts and events RM0313

Table 28. List of vectors (continued)

	1		1	,	
Position	Priority	Type of priority	Acronym	Description	Address
23	30	settable	EXTI5_9	EXTI Line[9:5] interrupts	0x0000 009C
24	31	settable	TIM15	Timer 15 global interrupt	0x0000 00A0
25	32	settable	TIM16	Timer 16 global interrupt	0x0000 00A4
26	33	settable	TIM17	Timer 17 global interrupt	0x0000 00A8
27	34	settable	TIM18_DAC2	Timer 18 global interrupt/DAC2 underrun interrupt	0x0000 00AC
28	35	settable	TIM2	Timer 2 global interrupt	0x0000 00B0
29	36	settable	TIM3	Timer 3 global interrupt	0x0000 00B4
30	37	settable	TIM4	Timer 4 global interrupt	0x0000 00B8
31	38	settable	I2C1_EV	I2C1_EV global interrupt/EXTI Line[3:2] interrupts	0x0000 00BC
32	39	settable	I2C1_ER	I2C1_ER	0x0000 00C0
33	40	settable	I2C2_EV	I2C2_EV global interrupt/EXTI Line[4:2] interrupts	0x0000 00C4
34	41	settable	I2C2_ER	I2C2_ER	0x0000 00C8
35	42	settable	SPI1	SPI1 global interrupt	0x0000 00CC
36	43	settable	SPI2	SPI2 global interrupt	0x0000 00D0
37	44	settable	USART1	USART1 global interrupt/EXTI25 (USART1 wakeup event)	0x0000 00D4
38	45	settable	USART2	USART2 global interrupt/EXTI26 (USART2 wakeup event)	0x0000 00D8
39	46	settable	USART3	USART3 global interrupt/EXTI28 (USART3 wakeup event)	0x0000 00DC
40	47	settable	EXTI15_10	EXTI Line[15:10] interrupts	0x0000 00E0
41	48	settable	RTC_ALARM_IT	RTC alarm interrupt	0x0000 00E4
42	49	settable	CEC	CEC interrupt	0x0000 00E8
43	50	settable	TIM12	Timer 12 global interrupt	0x0000 00EC
44	51	settable	TIM13	Timer 13 global interrupt	0x0000 00F0
45	52	settable	TIM14	Timer 14 global interrupt	0x0000 00F4
46- 49	53- 56	Reserved			0x0000 00F8- 0x0000 0104
50	57	settable	TIM5	Timer 5 global interrupt	0x0000 0108
51	58	settable	SPI3	SPI3 global interrupt	0x0000 010C

RM0313 Interrupts and events

Table 28. List of vectors (continued)

				st of vectors (continued)	
Position	Priority	Type of priority	Acronym	Description	Address
52- 53	59- 60	Reserved			0x0000 0110- 0x0000 0114
54	61	settable	TIM6_DAC1	Timer 6 global interrupt/DAC1 underrun interrupt	0x0000 0118
55	62	settable	TIM7	Timer 7 global interrupt	0x0000 011C
56	63	settable	DMA2_CH1	DMA2 channel 1 interrupt	0x0000 0120
57	64	settable	DMA2_CH2	DMA2 channel 2 interrupt	0x0000 0124
58	65	settable	DMA2_CH3	DMA2 channel 3 interrupt	0x0000 0128
59	66	settable	DMA2_CH4	DMA2 channel 4 interrupt	0x0000 012C
60	67	settable	DMA2_CH5	DMA2 channel 5 interrupt	0x0000 0130
61	68	settable	SDADC1	ADC sigma delta 1 (SDADC1) global interrupt	0x0000 0134
62	69	settable	SDADC2	ADC sigma delta 2 (SDADC2) global interrupt	0x0000 0138
63	70	settable	SDADC3	ADC sigma delta 1 (SDADC3) global interrupt	0x0000 013C
64	71	settable	COMP1_2	Comparator 1/comparator 2 global interrupts (EXTI21/EXTI22)	0x0000 0140
65- 73	72- 80	Reserved			0x0000 0144- 0x0000 0164
74	81	settable	USB_HP	USB high priority interrupt	0x0000 0168
75	82	settable	USB_LP	USB low priority interrupt	0x0000 016C
76	83	settable	USB_WAKEUP	USB wakeup interrupt	0x0000 0170
77	84	Reserved			0x0000 0174
78	85	settable	TIM19	Timer 19 global interrupt	0x0000 0178
79- 80	86- 87	Reserved			0x0000 017C- 0x0000 0180
81	88	settable	FPU	Floating point unit interrupt	0x0000 0184

11.2 Extended interrupts and events controller (EXTI)

The extended interrupts and events controller (EXTI) manages the external and internal asynchronous events/interrupts and generates the event request to the CPU/Interrupt Controller and a wake-up request to the Power Manager.



Interrupts and events RM0313

The EXTI allows the management of up to 29 external/internal event line (21 external event lines and 8 internal event lines).

The active edge of each external interrupt line can be chosen independently, whilst for internal interrupt the active edge is always the rising one. An interrupt could be left pending: in case of an external one, a status register is instantiated and indicates the source of the interrupt; an event is always a simple pulse and it is used for triggering the core Wake-up. For internal interrupts, the pending status is assured by the generating IP, so no need for a specific flag. Each input line can be masked independently for interrupt or event generation. In addition, the internal lines are sampled only in STOP mode. This controller also allows to emulate the (only) external events by software, multiplexed with the corresponding hardware event line, by writing to a dedicated register.

11.2.1 Main features

The EXTI main features are the following:

- Support generation of up to 29 event/interrupt requests
- Independent configuration of each line as an external or an internal event requests
- Independent mask on each event/interrupt line
- · Automatic disable of internal lines when the system is not in STOP mode
- Independent trigger for external event/interrupt line
- Dedicated status bit for external interrupt line
- Emulation for all the external event requests

11.2.2 Block diagram

The extended interrupt/event block diagram is shown in Figure 25.

RM0313 Interrupts and events




Figure 25. EXTI extended interrupt/event block diagram

11.2.3 Wake-up event management

The STM32F37xxx is able to handle external or internal events to wake up the core (WFE). The wake-up event can be generated either by:

- enabling an interrupt in the peripheral control register but not in the NVIC, and enabling
 the SEVONPEND bit in the Cortex[®]-M4 with FPU System Control register. When the
 MCU resumes from WFE, the EXTI peripheral interrupt pending bit and the peripheral
 NVIC IRQ channel pending bit (in the NVIC interrupt clear pending register) have to be
 cleared.
- or by configuring an external or internal EXTI line in event mode. When the CPU
 resumes from WFE, it is not necessary to clear the peripheral interrupt pending bit or
 the NVIC IRQ channel pending bit as the pending bit corresponding to the event line is
 not set.

11.2.4 Asynchronous Internal Interrupts

Some communication peripherals (UART, I2C, CEC) are able to generate events when the system is in run mode and also when the system is in stop mode allowing to wake up the system from stop mode.

To accomplish this, the peripheral is asked to generate both a synchronized (to the system clock, for example, the APB clock) and an asynchronous version of the event.

Interrupts and events RM0313

11.2.5 Functional description

For the external interrupt lines, to generate the interrupt, the interrupt line should be configured and enabled. This is done by programming the two trigger registers with the desired edge detection and by enabling the interrupt request by writing a '1' to the corresponding bit in the interrupt mask register. When the selected edge occurs on the external interrupt line, an interrupt request is generated. The pending bit corresponding to the interrupt line is also set. This request is reset by writing a '1' in the pending register.

For the internal interrupt lines, the active edge is always the rising edge. The interrupt is enabled by default in the interrupt mask register and there is no corresponding pending bit in the pending register.

To generate the event, the event line should be configured and enabled. This is done by programming the two trigger registers with the desired edge detection and by enabling the event request by writing a '1' to the corresponding bit in the event mask register. When the selected edge occurs on the event line, an event pulse is generated. The pending bit corresponding to the event line is not set.

For the external lines, an interrupt/event request can also be generated by software by writing a '1' in the software interrupt/event register.

Note:

The interrupts or events associated to the internal lines can be triggered only when the system is in STOP mode. If the system is still running, no interrupt/event is generated.

Hardware interrupt selection

To configure a line as an interrupt source, use the following procedure:

- Configure the corresponding mask bit in the EXTLIMR register.
- Configure the Trigger Selection bits of the Interrupt line (EXTI_RTSR and EXTI_FTSR)
- Configure the enable and mask bits that control the NVIC IRQ channel mapped to the EXTI so that an interrupt coming from one of the EXTI lines can be correctly acknowledged.

Hardware event selection

To configure a line as an event source, use the following procedure:

- Configure the corresponding mask bit in the EXTLEMR register.
- Configure the Trigger Selection bits of the Event line (EXTL RTSR and EXTL FTSR)

Software interrupt/event selection

Any of the external lines can be configured as software interrupt/event lines. The following is the procedure to generate a software interrupt.

- Configure the corresponding mask bit (EXTI_IMR, EXTI_EMR)
- Set the required bit of the software interrupt register (EXTL SWIER)

RM0313 Interrupts and events

11.2.6 External and internal interrupt/event line mapping

In the STM32F37xxx, 29 interrupt/event lines are available: 8 lines are internal (including the reserved ones) and the remaining 21 lines are external.

The GPIOs are connected to the 16 external interrupt/event lines in the following manner:

Figure 26. Extended interrupt/event GPIO mapping

The remaining lines are connected as follows:

- EXTI line 16 is connected to the PVD output
- EXTI line 17 is connected to the RTC Alarm event
- EXTI line 18 is connected to USB FS wake-up event (on STM32F373 only)
- EXTI line 19 is connected to RTC tamper and Timestamps
- EXTI line 20 is connected to RTC wake-up
- EXTI line 21 is connected to Comparator 1 output
- EXTI line 22 is connected to Comparator 2 output
- EXTI line 23 is connected to I2C1 wake-up
- EXTI line 24 is connected to I2C2 wake-up
- EXTI line 25 is connected to USART1 wake-up
- EXTI line 26 is connected to USART2 wake-up
- EXTI line 27 is connected to CEC wake-up
- EXTI line 28 is connected to USART3 wake-up.

Note: EXTI lines 23, 24, 25, 26, 27, and 28 are internal.



RM0313 Rev 7 199/913

Interrupts and events RM0313

11.3 EXTI registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers have to be accessed by words (32-bit).

11.3.1 Interrupt mask register (EXTI_IMR)

Address offset: 0x00

Reset value: 0x1F80 0000 (See note below)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	MR28	MR27	MR26	MR25	MR24	MR23	MR22	MR21	MR20	MR19	MR18	MR17	MR16
			rw												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw															

Bits 31:29 Reserved, must be kept at reset value (0).

Bits 28:0 MRx: Interrupt Mask on external/internal line x

0: Interrupt request from Line x is masked

1: Interrupt request from Line x is not masked

Note: The reset value for the internal lines (23, 24, 25, 26, 27 and 28) is set to '1' to enable the

interrupt by default.

11.3.2 Event mask register (EXTI_EMR)

Address offset: 0x04 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	MR28	MR27	MR26	MR25	MR24	MR23	MR22	MR21	MR20	MR19	MR18	MR17	MR16
			rw												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw															

Bits 31:29 Reserved, must be kept at reset value (0).

Bits 28:0 MRx: Event mask on external/internal line x

0: Event request from Line x is masked

1: Event request from Line x is not masked

11.3.3 Rising trigger selection register (EXTI_RTSR)

Address offset: 0x08 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	TR22	TR21	TR20	TR19	TR18	TR17	TR16								
									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw															

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx**: Rising trigger event configuration bit of line x (x = 22 to 0)

0: Rising trigger disabled (for Event and Interrupt) for input line

1: Rising trigger enabled (for Event and Interrupt) for input line.

Note:

The external wake-up lines are edge triggered. No glitches must be generated on these lines. If a rising edge on an external interrupt line occurs during a write operation to the EXTI_RTSR register, the pending bit is not set.

Rising and falling edge triggers can be set for the same interrupt line. In this case, both generate a trigger condition.

11.3.4 Falling trigger selection register (EXTI_FTSR)

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	TR22	TR21	TR20	TR19	TR18	TR17	TR16								
									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw															

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx:** Falling trigger event configuration bit of line x (x = 22 to 0)

0: Rising trigger disabled (for Event and Interrupt) for input line

1: Rising trigger enabled (for Event and Interrupt) for input line.

Note:

The external wake-up lines are edge triggered. No glitches must be generated on these lines. If a falling edge on an external interrupt line occurs during a write operation to the EXTI FTSR register, the pending bit is not set.

Rising and falling edge triggers can be set for the same interrupt line. In this case, both generate a trigger condition.

201/913

Interrupts and events RM0313

11.3.5 Software interrupt event register (EXTI_SWIER)

Address offset: 0x10 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SWIER 22	SWIER 21	SWIER 20	SWIER 19	SWIER 18	SWIER 17	SWIER 16
									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWIER 15	SWIER 14	SWIER 13	SWIER 12	SWIER 11	SWIER 10	SWIER 9	SWIER 8	SWIER 7	SWIER 6	SWIER 5	SWIER 4	SWIER 3	SWIER 2	SWIER 1	SWIER 0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **SWIERx:** Software interrupt on line x (x = 22 to 0)

If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it is at '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generation.

This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing a 1 into the bit).

11.3.6 Pending register (EXTI_PR)

Address offset: 0x14 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	PR22	PR21	PR20	PR19	PR18	PR17	PR16								
									rc_w1						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PR15	PR14	PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
rc_w1															

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **PRx**: Pending bit on line x (x = 22 to 0)

0: No trigger request occurred

1: selected trigger request occurred

This bit is set when the selected edge event arrives on the external interrupt line.

This bit is cleared by writing a 1 into the bit.

11.3.7 EXTI register map

The following table gives the EXTI register map and the reset values.

Table 29. Extended interrupt/event controller register map and reset values

																						_											
Offset	Register	31	30	59	28	27	26	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	7	-	0
0x00	EXTI_IMR	Res.	Res.	Res.														MF	R[28	:0]													
•	Reset value				1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	EXTI_EMR	Res.	Res.	Res.														MF	R[28	:0]													
•	Reset value				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	0x08 EXTI_RTSR $\begin{tabular}{c c c c c c c c c c c c c c c c c c c $																																
-	Reset value										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	EXTI_FTSR	Res.											TF	R[22	:0]																		
-	Reset value										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	EXTI_SWIER	Res.										5	SWII	ER[2	22:0)]																	
-	Reset value										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	EXTI_PR	Res.											PF	R[22	:0]					•													
	Reset value										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.

12 Analog-to-digital converter (ADC)

12.1 ADC introduction

The 12-bit ADC is a successive approximation analog-to-digital converter. It has up to 19 multiplexed channels allowing it measure signals from 16 external and three internal sources. A/D conversion of the various channels can be performed in single, continuous, scan or discontinuous mode. The result of the ADC is stored in a left-aligned or right-aligned 16-bit data register.

The analog watchdog feature allows the application to detect if the input voltage goes outside the user-defined high or low thresholds.

The ADC input clock is generated from the PCLK2 clock divided by a prescaler (refer to *Figure 12: Clock tree part 1*).

12.2 ADC main features

- 12-bit resolution
- Interrupt generation at End of Conversion, End of Injected conversion and Analog watchdog event
- Single and continuous conversion modes
- Scan mode for automatic conversion of channel 0 to channel 'n'
- Self-calibration
- Data alignment with in-built data coherency
- Channel by channel programmable sampling time
- External trigger option for both regular and injected conversion
- Discontinuous mode
- ADC conversion time:
 - 1 μs at 56 MHz (1.17 μs at 72 MHz)
- ADC supply requirement: 2.4 V to 3.6 V
- ADC input range: V_{REF-} ≤V_{IN} ≤V_{REF+}
- DMA request generation during regular channel conversion

The block diagram of the ADC is shown in Figure 27.

Note: V_{RFF-} , if available (depending on package), must be tied to V_{SSA} .

12.3 **ADC** functional description

Figure 27 shows a single ADC block diagram and Table 30 gives the ADC pin description.

Interrupt enable bits Flags EOCIE ADC Interrupt to NVIC End of injected conversion JEO JEOCIE Analog watchdog eve AWDIE Analog watchdog Compare result High Threshold (12 bits) Low Threshold (12 bits) Injected data registers (4x16 bits) Address/Data bus V_{REF+} V_{SSA} /V_{REF} Regular data register (16 bits) $V_{\rm DDA}$ DMA request ADCx_IN0 GPIO ADCx IN1 up to 4 **ADCCLK** Injected channels Analog to digital converter up to 16 Regular channels ADCx_IN15 V_{REFINT} V_{BAT} From ADC prescaler JEXTSEL[2:0] bits TIM19_CC1-JEXTRIG 5 TIM19_CC2-TIM2_TRGO-TIM2_CC1-TIM3_CC4-TIM4_TRGO-Start trigger (injected group) EXTI_15 EXTRIG EXTSEL[2:0] bits TIM19_TRGO TIM19_CC3 Start trigger (regular group) TIM19_CC4 TIM2 CC2 TIM3_TRGO TIM4 CC4 EXTI_11 MS19995V2

Figure 27. Single ADC block diagram

Name	Signal type	Remarks
V _{REF+}	Input, analog reference positive	The higher/positive reference voltage for the ADC
V _{DDA} ⁽¹⁾	Input, analog supply	Analog power supply equal to V _{DD}
V _{REF-}	Input, analog reference negative	The lower/negative reference voltage for the ADC, V _{REF-} = V _{SSA}
V _{SSA} ⁽¹⁾	Input, analog supply ground	Ground for analog power supply equal to V _{SS}
ADC_IN[15:0]	Analog signals	Up to 16 external analog channels plus three internal: V _{BAT} , temperature sensor, and V _{REFINT} ⁽²⁾

Table 30. ADC pins

- 1. V_{DDA} and V_{SSA} have to be connected to V_{DD} and V_{SS} , respectively.
- For full details about the ADC I/O pins, please refer to the "Pinouts and pin descriptions" section of the corresponding device datasheet.

12.3.1 ADC on-off control

The ADC can be powered-on by setting the ADON bit in the ADC_CR2 register. When the ADON bit is set for the first time, it wakes up the ADC from power-down mode.

Conversion starts when ADON bit is set for a second time by software after ADC power-up time (t_{STAB}).

You can stop conversion and put the ADC in power-down mode by resetting the ADON bit. In this mode the ADC consumes almost no power (only a few μ A).

12.3.2 ADC clock

The ADCCLK clock provided by the Clock Controller is synchronous with the PCLK2 (APB2 clock). The RCC controller has a dedicated programmable prescaler for the ADC clock (refer to Section 6: Reset and clock control (RCC) for more details.

12.3.3 Channel selection

There are 16 multiplexed channels. It is possible to organize the conversions in two groups: regular and injected. A group consists of a sequence of conversions which can be done on any channel and in any order. For instance, it is possible to do the conversion in the following order: Ch3, Ch8, Ch2, Ch2, Ch0, Ch2, Ch15.

- The **regular group** is composed of up to 16 conversions. The regular channels and their order in the conversion sequence must be selected in the ADC_SQRx registers. The total number of conversions in the regular group must be written in the L[3:0] bits in the ADC_SQR1 register.
- The injected group is composed of up to 4 conversions. The injected channels and their order in the conversion sequence must be selected in the ADC_JSQR register.
 The total number of conversions in the injected group must be written in the L[1:0] bits in the ADC_JSQR register.

If the ADC_SQRx or ADC_JSQR registers are modified during a conversion, the current conversion is reset and a new start pulse is sent to the ADC to convert the new chosen group.



Temperature sensor/V_{REFINT}/V_{BAT} internal channels

The Temperature sensor is connected to channel ADC_IN16, the internal reference voltage V_{REFINT} is connected to ADC_IN17, and the V_{BAT} is connected to ADC_IN18. These internal channels can be selected and converted as injected or regular channels.

12.3.4 Single conversion mode

In single conversion mode the ADC does one conversion. This mode is started either by setting the ADON bit in the ADC_CR2 register (for a regular channel only) or by external trigger (for a regular or injected channel), while the CONT bit is 0.

Once the conversion of the selected channel is complete:

- If a regular channel was converted:
 - The converted data is stored in the 16-bit ADC DR register
 - The EOC (End Of Conversion) flag is set
 - and an interrupt is generated if the EOCIE is set.
- If an injected channel was converted:
 - The converted data is stored in the 16-bit ADC_DRJ1 register
 - The JEOC (End Of Conversion Injected) flag is set
 - and an interrupt is generated if the JEOCIE bit is set.

The ADC is then stopped.

12.3.5 Continuous conversion mode

In continuous conversion mode ADC starts another conversion as soon as it finishes one. This mode is started either by external trigger or by setting the ADON bit in the ADC_CR2 register, while the CONT bit is 1.

After each conversion:

- If a regular channel was converted:
 - The converted data is stored in the 16-bit ADC DR register
 - The EOC (End Of Conversion) flag is set
 - An interrupt is generated if the EOCIE is set.
- If an injected channel was converted:
 - The converted data is stored in the 16-bit ADC DRJ1 register
 - The JEOC (End Of Conversion Injected) flag is set
 - An interrupt is generated if the JEOCIE bit is set.

12.3.6 Timing diagram

As shown in *Figure 28*, the ADC needs a stabilization time of t_{STAB} before it starts converting accurately. After the start of ADC conversion and after 14 clock cycles, the EOC flag is set and the 16-bit ADC Data register contains the result of the conversion.



207/913




Figure 28. Timing diagram

12.3.7 **Analog watchdog**

The AWD analog watchdog status bit is set if the analog voltage converted by the ADC is below a low threshold or above a high threshold. These thresholds are programmed in the 12 least significant bits of the ADC_HTR and ADC_LTR 16-bit registers. An interrupt can be enabled by using the AWDIE bit in the ADC_CR1 register.

The threshold value is independent of the alignment selected by the ALIGN bit in the ADC_CR2 register. The comparison is done before the alignment (see Section 12.5).

The analog watchdog can be enabled on one or more channels by configuring the ADC CR1 register as shown in Table 31.

Analog voltage High threshold HTR Guarded area Low threshold **LTR** MS30523V1

Figure 29. Analog watchdog guarded area

Table 31. Analog watchdog channel selection

Channels to be guarded by analog	ADC_CR1 reg	gister control bits (x	c = don't care)
watchdog	AWDSGL bit	AWDEN bit	JAWDEN bit
None	X	0	0
All injected channels	0	0	1
All regular channels	0	1	0
All regular and injected channels	0	1	1
Single ⁽¹⁾ injected channel	1	0	1
Single ⁽¹⁾ regular channel	1	1	0
Single ⁽¹⁾ regular or injected channel	1	1	1

RM0313 Rev 7 208/913

1. Selected by AWDCH[4:0] bits

12.3.8 Scan mode

This mode is used to scan a group of analog channels.

Scan mode can be selected by setting the SCAN bit in the ADC_CR1 register. Once this bit is set, ADC scans all the channels selected in the ADC_SQRx registers (for regular channels) or in the ADC_JSQR (for injected channels). A single conversion is performed for each channel of the group. After each end of conversion the next channel of the group is converted automatically. If the CONT bit is set, conversion does not stop at the last selected group channel but continues again from the first selected group channel.

When using scan mode, DMA bit must be set and the direct memory access controller is used to transfer the converted data of regular group channels to SRAM after each update of the ADC_DR register.

The injected channel converted data is always stored in the ADC_JDRx registers.

12.3.9 Injected channel management

Triggered injection

To use triggered injection, the JAUTO bit must be cleared and SCAN bit must be set in the ADC_CR1 register.

- Start conversion of a group of regular channels either by external trigger or by setting the ADON bit in the ADC_CR2 register.
- If an external injected trigger occurs during the regular group channel conversion, the current conversion is reset and the injected channel sequence is converted in scan once mode.
- 3. Then, the regular group channel conversion is resumed from the last interrupted regular conversion. If a regular event occurs during an injected conversion, it does not interrupt it but the regular sequence is executed at the end of the injected sequence. Figure 30 shows the timing diagram.

Note:

When using triggered injection, one must ensure that the interval between trigger events is longer than the injection sequence. For instance, if the sequence length is 28 ADC clock cycles (that is two conversions with a 1.5 clock-period sampling time), the minimum interval between triggers must be 29 ADC clock cycles.

Auto-injection

If the JAUTO bit is set, then the injected group channels are automatically converted after the regular group channels. This can be used to convert a sequence of up to 20 conversions programmed in the ADC SQRx and ADC JSQR registers.

In this mode, external trigger on injected channels must be disabled.

If the CONT bit is also set in addition to the JAUTO bit, regular channels followed by injected channels are continuously converted.

For ADC clock prescalers ranging from 4 to 8, a delay of 1 ADC clock period is automatically inserted when switching from regular to injected sequence (respectively injected to regular). When the ADC clock prescaler is set to 2, the delay is 2 ADC clock periods.

Note:

It is not possible to use both auto-injected and discontinuous modes simultaneously.



RM0313 Rev 7 209/913




Figure 30. Injected conversion latency

1. The maximum latency value can be found in the electrical characteristics of the product datasheet.

12.3.10 Discontinuous mode

Regular group

This mode is enabled by setting the DISCEN bit in the ADC_CR1 register. It can be used to convert a short sequence of n conversions (n <=8) which is a part of the sequence of conversions selected in the ADC_SQRx registers. The value of n is specified by writing to the DISCNUM[2:0] bits in the ADC_CR1 register.

When an external trigger occurs, it starts the next n conversions selected in the ADC_SQRx registers until all the conversions in the sequence are done. The total sequence length is defined by the L[3:0] bits in the ADC_SQR1 register.

Example:

n = 3, channels to be converted = 0, 1, 2, 3, 6, 7, 9, 10

1st trigger: sequence converted 0, 1, 2; an EOC event is generated at each conversion 2nd trigger: sequence converted 3, 6, 7; an EOC event is generated at each conversion

3rd trigger: sequence converted 9, 10; an EOC event is generated at each conversion 4th trigger: sequence converted 0, 1, 2; an EOC event is generated at each conversion

Note:

When a regular group is converted in discontinuous mode, no rollover will occur. When all sub groups are converted, the next trigger starts conversion of the first sub-group.

In the example above, the 4th trigger reconverts the 1st sub-group channels 0, 1 and 2.

Injected group

This mode is enabled by setting the JDISCEN bit in the ADC_CR1 register. It can be used to convert the sequence selected in the ADC_JSQR register, channel by channel, after an external trigger event.

When an external trigger occurs, it starts the next channel conversions selected in the ADC_JSQR registers until all the conversions in the sequence are done. The total sequence length is defined by the JL[1:0] bits in the ADC_JSQR register.

Example:

n = 1, channels to be converted = 1, 2, 3

1st trigger: channel 1 converted 2nd trigger: channel 2 converted



3rd trigger: channel 3 converted and EOC and JEOC events generated 4th trigger: channel 1

Note:

When all injected channels are converted, the next trigger starts the conversion of the first injected channel. In the example above, the 4th trigger reconverts the 1st injected channel 1

It is not possible to use both auto-injected and discontinuous modes simultaneously.

The user must avoid setting discontinuous mode for both regular and injected groups together. Discontinuous mode must be enabled only for one group conversion.

12.4 Calibration

The ADC has a built-in self calibration mode. Calibration significantly reduces accuracy errors due to internal capacitor bank variations. During calibration, an error-correction code (digital word) is calculated for each capacitor, and during all subsequent conversions, the error contribution of each capacitor is removed using this code.

Calibration is started by setting the CAL bit in the ADC_CR2 register. Once calibration is over, the CAL bit is reset by hardware and normal conversion can be performed. It is recommended to calibrate the ADC once at power-on. The calibration codes are stored in the ADC_DR as soon as the calibration phase ends.

Note:

It is recommended to perform a calibration after each power-up.

Before starting a calibration the ADC must have been in power-on state (ADON bit = 1) for at least two ADC clock cycles.




Figure 31. Calibration timing diagram

12.5 Data alignment

ALIGN bit in the ADC_CR2 register selects the alignment of data stored after conversion. Data can be left or right aligned as shown in *Figure 32*. and *Figure 33*.

The injected group channels converted data value is decreased by the user-defined offset written in the ADC_JOFRx registers so the result can be a negative value. The SEXT bit is the extended sign value.

For regular group channels no offset is subtracted so only twelve bits are significant.

57

Figure 32. Right alignment of data





Figure 33. Left alignment of data



12.6 Channel-by-channel programmable sample time

ADC samples the input voltage for a number of ADC_CLK cycles which can be modified using the SMP[2:0] bits in the ADC_SMPR1 and ADC_SMPR2 registers. Each channel can be sampled with a different sample time.

The total conversion time is calculated as follows:

Tconv = Sampling time + 12.5 cycles

Example:

With an ADCCLK = 12 MHz and a sampling time of 1.5 cycles:

Tconv = 1.5 + 12.5 = 14 cycles = $1.17 \mu s$

12.7 Conversion on external trigger

Conversion can be triggered by an external event (e.g. timer capture, EXTI line). If the EXTTRIG control bit is set then external events are able to trigger a conversion. The EXTSEL[2:0] and JEXTSEL[2:0] control bits allow the application to select decide which out of 8 possible events can trigger conversion for the regular and injected groups.

Note:

When an external trigger is selected for ADC regular or injected conversion, only the rising edge of the signal can start the conversion.

Source EXTSEL[2:0] Type TIM19 TRGO 000 TIM19 CC3 001 TIM19 CC4 010 Internal signal from on-chip timers TIM2 CC2 event 011 TIM3_TRGO event 100 TIM4 CC4 event 101 EXTI line 11 External pin 110 **SWSTART** 111 Software control bit

Table 32. External trigger for regular channels for ADC1

Table 33. External trigger for injected channels for ADC1

Source	Connection type	JEXTSEL[2:0]
TIM19_CC1		000
TIM19_CC2		001
TIM2_TRGO event	Internal signal from on-chip	010
TIM2_CC1 event	timers	011
TIM3_CC4 event		100
TIM4_TRGO event		101
EXTI line 15	External pin	110
JSWSTART	Software control bit	111

The software source trigger events can be generated by setting a bit in a register (SWSTART and JSWSTART in ADC CR2).

A regular group conversion can be interrupted by an injected trigger.

12.8 DMA request

Since converted regular channels value are stored in a unique data register, it is necessary to use DMA for conversion of more than one regular channel. This avoids the loss of data already stored in the ADC_DR register.

Only the end of conversion of a regular channel generates a DMA request, which allows the transfer of its converted data from the ADC_DR register to the destination location selected by the user.

12.9 Temperature sensor and internal reference voltage

The temperature sensor can be used to measure the ambient temperature (T_A) of the device. The temperature sensor is internally connected to the ADC_IN16 input channel



RM0313 Rev 7 213/913

which is used to convert the sensor output voltage into a digital value. The recommended sampling time for the temperature sensor is 17.1 µs.

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC_IN17 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Figure 34 shows the block diagram of the temperature sensor.

When not in use, this sensor can be put in power-down mode.

Note: The TSVREFE bit must be set to enable both internal channels: ADC_IN16 (temperature sensor) and ADC_IN17 (V_{REFINT}) conversion.

The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip to chip due to process variation (up to 45 °C from one chip to another).

The internal temperature sensor is more suited for applications that detect temperature variations instead of absolute temperatures. If accurate temperature readings are needed, an external temperature sensor part should be used.

During the manufacturing process, the calibration data of the temperature sensor and the internal voltage reference are stored in the system memory area. The user application can then read them and use them to improve the accuracy of the temperature sensor or the internal reference. Refer to the datasheet for additional information.




Figure 34. Temperature sensor and V_{REFINT} channel block diagram

Reading the temperature

To use the sensor:

47/

- 1. Select the ADC IN16 input channel.
- 2. Select a sample time of 17.1 µs
- 3. Set the TSVREFE bit in the *ADC control register 2 (ADC_CR2)* to wake up the temperature sensor from power-down mode.
- 4. Start the ADC conversion by setting the ADON bit (or by external trigger).
- 5. Read the resulting V_{SENSE} data in the ADC data register
- 6. Obtain the temperature using the following formula:

Temperature (in °C) = $\{(V_{25} - V_{SENSE}) / Avg_Slope\} + 25$.

Where,

V₂₅ = V_{SENSE} value for 25° C and

Avg_Slope = Average Slope for curve between Temperature vs. V_{SENSE} (given in mV/° C or μ V/ °C).

Refer to the Electrical characteristics section for the actual values of V_{25} and Avg Slope.

Note:

The sensor has a startup time after waking from power-down mode before it can output V_{SENSE} at the correct level. The ADC also has a startup time after power-on, so to minimize the delay, the ADON and TSVREFE bits should be set at the same time.

12.10 Battery voltage monitoring

The VBAT_MON bit in the SYSCFG_CFGR1 register allows the backup battery voltage on the V_{BAT} pin to be measured.

As the V_{BAT} voltage can be higher than V_{DDA} , to ensure the correct operation of the ADC, the V_{BAT} pin is internally connected to a bridge divider by 2. This bridge is automatically enabled when VBAT_MON is set, to connect $V_{BAT}/2$ to the ADC1_IN18 input channel. Consequently, the converted digital value is half the V_{BAT} voltage. To prevent any unwanted consumption on the battery, it is recommended to enable the bridge divider only when needed, for ADC conversion.

12.11 ADC interrupts

An interrupt can be produced on end of conversion for regular and injected groups and when the analog watchdog status bit is set. Separate interrupt enable bits are available for flexibility.

Two other flags are present in the ADC_SR register, but there is no interrupt associated with them:

- JSTRT (Start of conversion for injected group channels)
- STRT (Start of conversion for regular group channels)

Table 34. ADC interrupts

Interrupt event	Event flag	Enable Control bit		
End of conversion regular group	EOC	EOCIE		
End of conversion injected group	JEOC	JEOCIE		
Analog watchdog status bit is set	AWD	AWDIE		



RM0313 Rev 7

12.12 ADC registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers have to be accessed by words (32-bit).

12.12.1 ADC status register (ADC_SR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	STRT	JSTRT	JEOC	EOC	AWD										
											rc_w0	rc_w0	rc_w0	rc_w0	rc_w0

Bits 31:5 Reserved, must be kept at reset value.

Bit 4 STRT: Regular channel Start flag

This bit is set by hardware when regular channel conversion starts. It is cleared by software.

- 0: No regular channel conversion started
- 1: Regular channel conversion has started

Bit 3 JSTRT: Injected channel Start flag

This bit is set by hardware when injected channel group conversion starts. It is cleared by software.

- 0: No injected group conversion started
- 1: Injected group conversion has started

Bit 2 **JEOC:** Injected channel end of conversion

This bit is set by hardware at the end of all injected group channel conversion. It is cleared by software.

- 0: Conversion is not complete
- 1: Conversion complete

Bit 1 EOC: End of conversion

This bit is set by hardware at the end of a group channel conversion (regular or injected). It is cleared by software or by reading the ADC_DR.

- 0: Conversion is not complete
- 1: Conversion complete

Bit 0 AWD: Analog watchdog flag

This bit is set by hardware when the converted voltage crosses the values programmed in the ADC LTR and ADC HTR registers. It is cleared by software.

- 0: No Analog watchdog event occurred
- 1: Analog watchdog event occurred

12.12.2 ADC control register 1 (ADC_CR1)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	AWDE N	JAWDE N	Res.	Res.	Res.	Res.	Res.	Res.
								rw	rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIS	SCNUM[2	2:0]	JDISC EN	DISC EN	JAUT O	AWD SGL	SCAN	JEOC IE	AWDIE	EOCIE	AWDCH[4:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 AWDEN: Analog watchdog enable on regular channels

This bit is set/reset by software.

- 0: Analog watchdog disabled on regular channels
- 1: Analog watchdog enabled on regular channels
- Bit 22 JAWDEN: Analog watchdog enable on injected channels

This bit is set/reset by software.

- 0: Analog watchdog disabled on injected channels
- 1: Analog watchdog enabled on injected channels
- Bits 21:16 Reserved, must be kept at reset value.
- Bits 15:13 DISCNUM[2:0]: Discontinuous mode channel count

These bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger.

000: 1 channel 001: 2 channels

.....

111: 8 channels

Bit 12 JDISCEN: Discontinuous mode on injected channels

This bit set and cleared by software to enable/disable discontinuous mode on injected group channels

- 0: Discontinuous mode on injected channels disabled
- 1: Discontinuous mode on injected channels enabled
- Bit 11 **DISCEN**: Discontinuous mode on regular channels

This bit set and cleared by software to enable/disable discontinuous mode on regular channels.

- 0: Discontinuous mode on regular channels disabled
- 1: Discontinuous mode on regular channels enabled
- Bit 10 JAUTO: Automatic Injected Group conversion

This bit set and cleared by software to enable/disable automatic injected group conversion after regular group conversion.

- 0: Automatic injected group conversion disabled
- 1: Automatic injected group conversion enabled



RM0313 Rev 7 217/913

Bit 9 AWDSGL: Enable the watchdog on a single channel in scan mode

This bit set and cleared by software to enable/disable the analog watchdog on the channel identified by the AWDCH[4:0] bits.

- 0: Analog watchdog enabled on all channels
- 1: Analog watchdog enabled on a single channel

Bit 8 SCAN: Scan mode

This bit is set and cleared by software to enable/disable scan mode. In scan mode, the inputs selected through the ADC_SQRx or ADC_JSQRx registers are converted.

- 0: Scan mode disabled
- 1: Scan mode enabled

Note: An EOC or JEOC interrupt is generated only on the end of conversion of the last channel if the corresponding EOCIE or JEOCIE bit is set

Bit 7 **JEOCIE**: Interrupt enable for injected channels

This bit is set and cleared by software to enable/disable the end of conversion interrupt for injected channels.

- 0: JEOC interrupt disabled
- 1: JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set.

Bit 6 AWDIE: Analog watchdog interrupt enable

This bit is set and cleared by software to enable/disable the analog watchdog interrupt.

- 0: Analog watchdog interrupt disabled
- 1: Analog watchdog interrupt enabled

Bit 5 EOCIE: Interrupt enable for EOC

This bit is set and cleared by software to enable/disable the End of Conversion interrupt.

- 0: EOC interrupt disabled
- 1: EOC interrupt enabled. An interrupt is generated when the EOC bit is set.

Bits 4:0 AWDCH[4:0]: Analog watchdog channel select bits

These bits are set and cleared by software. They select the input channel to be guarded by the Analog watchdog.

00000: ADC analog Channel0

00001: ADC analog Channel1

....

01111: ADC analog Channel15

10000: ADC analog Channel16

10001: ADC analog Channel17

10010: ADC analog Channel18

Other values reserved.

Note: ADC1 analog Channel16, Channel17 and Channel 18 are internally connected to the temperature sensor, to V_{REFINT} and to $V_{BAT}/2$ respectively.



12.12.3 ADC control register 2 (ADC_CR2)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TSVRE FE	SWSTA RT	JSWST ART	EXTTR IG	E	XTSEL[2:	0]	Res.
								rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JEXTT RIG	JE	XTSEL[2	::0]	ALIGN	Res.	Res.	DMA	Res.	Res.	Res.	Res.	RST CAL	CAL	CONT	ADON
rw	rw	rw	rw	rw			rw					rw	rw	rw	rw

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 $\,$ TSVREFE: Temperature sensor and $\,$ V $_{REFINT}$ enable

This bit is set and cleared by software to enable/disable the temperature sensor and V_{REFINT} channel.

- 0: Temperature sensor and V_{REFINT} channel disabled
- 1: Temperature sensor and V_{REFINT} channel enabled

Bit 22 **SWSTART**: Start conversion of regular channels

This bit is set by software to start conversion and cleared by hardware as soon as conversion starts. It starts a conversion of a group of regular channels if SWSTART is selected as trigger event by the EXTSEL[2:0] bits.

- 0: Reset state
- 1: Starts conversion of regular channels

Bit 21 JSWSTART: Start conversion of injected channels

This bit is set by software and cleared by software or by hardware as soon as the conversion starts. It starts a conversion of a group of injected channels (if JSWSTART is selected as trigger event by the JEXTSEL[2:0] bits.

- 0: Reset state
- 1: Starts conversion of injected channels

Bit 20 **EXTTRIG**: External trigger conversion mode for regular channels

This bit is set and cleared by software to enable/disable the external trigger used to start conversion of a regular channel group.

- 0: Conversion on external event disabled
- 1: Conversion on external event enabled

Bits 19:17 EXTSEL[2:0]: External event select for regular group

These bits select the external event used to trigger the start of conversion of a regular group:

000: Timer 19 TRGO event

001: Timer 19 CC3 event

010: Timer 19 CC4 event

011: Timer 2 CC2 event

100: Timer 3 TRGO event

101: Timer 4 CC4 event

110: EXTI line 11

111: SWSTART

Bit 16 Reserved, must be kept at reset value.



RM0313 Rev 7 219/913

Bit 15 **JEXTTRIG**: External trigger conversion mode for injected channels

This bit is set and cleared by software to enable/disable the external trigger used to start conversion of an injected channel group.

- 0: Conversion on external event disabled
- 1: Conversion on external event enabled

Bits 14:12 **JEXTSEL[2:0]**: External event select for injected group

These bits select the external event used to trigger the start of conversion of an injected group:

000: Timer 19 CC1 event

001: Timer 19 CC2 event

010: Timer 2 TRGO event

011: Timer 2 CC1 event

100: Timer 3 CC4 event

101: Timer 4 TRGO event

110: EXTI line15

111: JSWSTART

Bit 11 ALIGN: Data alignment

This bit is set and cleared by software. Refer to Figure 32. and Figure 33.

0: Right Alignment

1: Left Alignment

Bits 10:9 Reserved, must be kept at reset value.

Bit 8 DMA: Direct memory access mode

This bit is set and cleared by software. Refer to the DMA controller chapter for more details.

0: DMA mode disabled

1: DMA mode enabled

Bits 7:4 Reserved, must be kept at reset value.

Bit 3 RSTCAL: Reset calibration

This bit is set by software and cleared by hardware. It is cleared after the calibration registers are initialized.

- 0: Calibration register initialized.
- 1: Initialize calibration register.

Note: If RSTCAL is set when conversion is ongoing, additional cycles are required to clear the calibration registers.

220/913 RM0313 Rev 7

Bit 2 CAL: A/D Calibration

This bit is set by software to start the calibration. It is reset by hardware after calibration is complete.

- 0: Calibration completed
- 1: Enable calibration

Bit 1 CONT: Continuous conversion

This bit is set and cleared by software. If set conversion takes place continuously till this bit is reset

- 0: Single conversion mode
- 1: Continuous conversion mode

Bit 0 ADON: A/D converter ON / OFF

This bit is set and cleared by software. If this bit holds a value of zero and a 1 is written to it then it wakes up the ADC from power-down state.

Conversion starts when this bit holds a value of 1 and a 1 is written to it. The application should allow a delay of t_{STAB} between power up and start of conversion. Refer to *Figure 28*.

- 0: Disable ADC conversion/calibration and go to power-down mode.
- 1: Enable ADC and to start conversion

Note: If any other bit in this register apart from ADON is changed at the same time, then conversion is not triggered. This is to prevent triggering an erroneous conversion.

12.12.4 ADC sample time register 1 (ADC_SMPR1)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	5	SMP18[2:0	0]	5	MP17[2:0	0]	5	SMP16[2:0	0]	SMP1	5[2:1]
					rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMP 15[0]	S	SMP14[2:	0]	S	SMP13[2:	0]	S	MP12[2:0)]	S	SMP11[2:0)]	5	SMP10[2:0)]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:27 Reserved, must be kept at reset value.

Bits 26:0 SMPx[2:0]: Channel x Sample time selection

These bits are written by software to select the sample time individually for each channel. During sample cycles channel selection bits must remain unchanged.

000: 1.5 cycles

001: 7.5 cycles

010: 13.5 cycles

011: 28.5 cycles

100: 41.5 cycles

101: 55.5 cycles

110: 71.5 cycles

111: 239.5 cycles

ADC1 analog Channel16, Channel 17 and Channel18 are internally connected to the temperature sensor, to V_{RFFINT} and to $V_{BAT}/2$ respectively.

RM0313 Rev 7 221/913

12.12.5 ADC sample time register 2 (ADC_SMPR2)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.		SMP9[2:0]		SMP8[2:0)]	;	SMP7[2:0]		SMP6[2:0]	SMP	5[2:1]
		rw	rw	rw	rw	rw									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMP 5[0]	;	SMP4[2:0)]		SMP3[2:0)]	;	SMP2[2:0]	;	SMP1[2:0]		SMP0[2:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 Reserved, must be kept at reset value.

Bits 29:0 SMPx[2:0]: Channel x Sample time selection

These bits are written by software to select the sample time individually for each channel. During sample cycles channel selection bits must remain unchanged.

000: 1.5 cycles 001: 7.5 cycles 010: 13.5 cycles 011: 28.5 cycles 100: 41.5 cycles 101: 55.5 cycles

110: 71.5 cycles 111: 239.5 cycles

12.12.6 ADC injected channel data offset register x (ADC_JOFRx) (x=1..4)

Address offset: 0x14-0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						JOFFSI	ETx[11:0]					
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 **JOFFSETx[11:0]**: Data offset for injected channel x

These bits are written by software to define the offset to be subtracted from the raw converted data when converting injected channels. The conversion result can be read from in the ADC JDRx registers.

222/913 RM0313 Rev 7

12.12.7 ADC watchdog high threshold register (ADC_HTR)

Address offset: 0x24

Reset value: 0x0000 0FFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						НТ[11:0]					
				rw	rw	rw	rw	rw	rw						

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 HT[11:0]: Analog watchdog high threshold

These bits are written by software to define the high threshold for the analog watchdog.

Note: This register can be written by software when the ADC conversion is ongoing.

The programmed value is effective from the next EOC when the watchdog comparison is happened. When the software writes this register, due to the write delay on the register, it can create uncertainty on the effective timing of the new programmed value.

12.12.8 ADC watchdog low threshold register (ADC_LTR)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						LT[11:0]					
				rw	rw	rw	rw	rw	rw						

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 LT[11:0]: Analog watchdog low threshold

These bits are written by software to define the low threshold for the analog watchdog.

Note: This register can be written by software when the ADC conversion is ongoing.

The programmed value is effective from the next EOC when the watchdog comparison is happened. When the software writes this register, due to the write delay on the register, it can create uncertainty on the effective timing of the new programmed value.

RM0313 Rev 7 223/913

12.12.9 ADC regular sequence register 1 (ADC_SQR1)

Address offset: 0x2C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		L[3	3:0]			SQ1	6[4:1]	
								rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SQ16[0]		;	SQ15[4:0]				SQ14[4:0]					SQ13[4:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:20 L[3:0]: Regular channel sequence length

These bits are written by software to define the total number of conversions in the regular channel conversion sequence.

0000: 1 conversion 0001: 2 conversions

• • • • •

1111: 16 conversions

Bits 19:15 SQ16[4:0]: 16th conversion in regular sequence

These bits are written by software with the channel number (0..18) assigned as the 16th in the conversion sequence.

Bits 14:10 SQ15[4:0]: 15th conversion in regular sequence

Bits 9:5 SQ14[4:0]: 14th conversion in regular sequence

Bits 4:0 SQ13[4:0]: 13th conversion in regular sequence



12.12.10 ADC regular sequence register 2 (ADC_SQR2)

Address offset: 0x30

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.		;	SQ12[4:0)]				SQ11[4:0]				SQ1	0[4:1]	
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SQ10 [0]										SQ7[4:0]					
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 Reserved, must be kept at reset value.

Bits 29:26 SQ12[4:0]: 12th conversion in regular sequence

These bits are written by software with the channel number (0..18) assigned as the 12th in the sequence to be converted.

Bits 24:20 SQ11[4:0]: 11th conversion in regular sequence

Bits 19:15 **SQ10[4:0]**: 10th conversion in regular sequence

Bits 14:10 SQ9[4:0]: 9th conversion in regular sequence

Bits 9:5 SQ8[4:0]: 8th conversion in regular sequence

Bits 4:0 SQ7[4:0]: 7th conversion in regular sequence

12.12.11 ADC regular sequence register 3 (ADC_SQR3)

Address offset: 0x34

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.			SQ6[4:0]					SQ5[4:0]				SQ4	[4:1]	
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SQ4 [0]	SQ3[4:0] SQ2[4:0]									SQ1[4:0]					
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 Reserved, must be kept at reset value.

Bits 29:25 SQ6[4:0]: 6th conversion in regular sequence

These bits are written by software with the channel number (0..18) assigned as the 6th in the sequence to be converted.

Bits 24:20 SQ5[4:0]: 5th conversion in regular sequence

Bits 19:15 SQ4[4:0]: 4th conversion in regular sequence

Bits 14:10 SQ3[4:0]: 3rd conversion in regular sequence

Bits 9:5 SQ2[4:0]: 2nd conversion in regular sequence

Bits 4:0 SQ1[4:0]: 1st conversion in regular sequence

12.12.12 ADC injected sequence register (ADC_JSQR)

Address offset: 0x38

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	JL[1:0]		JSQ4	4[4:1]	
										rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JSQ4[0]			JSQ3[4:0]			,	JSQ2[4:0]				JSQ1[4:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:22 Reserved, must be kept at reset value.

Bits 21:20 JL[1:0]: Injected sequence length

These bits are written by software to define the total number of conversions in the injected channel conversion sequence.

00: 1 conversion 01: 2 conversions 10: 3 conversions 11: 4 conversions

Bits 19:15 **JSQ4[4:0]**: 4th conversion in injected sequence (when $JL[1:0] = 3)^{(1)}$

These bits are written by software with the channel number (0..18) assigned as the 4th in the sequence to be converted.

Note: Unlike a regular conversion sequence, if JL[1:0] length is less than four, the channels are converted in a sequence starting from (4-JL). Example: ADC_JSQR[21:0] = 10 00011 00011 00011 00010 means that a scan conversion will convert the following channel sequence: 7, 3, 3. (not 2, 7, 3)

Bits 14:10 JSQ3[4:0]: 3rd conversion in injected sequence (when JL[1:0] = 3)

Bits 9:5 **JSQ2[4:0]**: 2nd conversion in injected sequence (when JL[1:0] = 3)

Bits 4:0 **JSQ1[4:0]**: 1st conversion in injected sequence (when JL[1:0] = 3)

 When JL=3 (4 injected conversions in the sequencer), the ADC converts the channels in this order: JSQ1[4:0] >> JSQ2[4:0] >> JSQ3[4:0] >> JSQ4[4:0] When JL=2 (3 injected conversions in the sequencer), the ADC converts the channels in this order: JSQ2[4:0] >> JSQ3[4:0] >> JSQ4[4:0] When JL=1 (2 injected conversions in the sequencer), the ADC converts the channels in this order: JSQ3[4:0] >> JSQ4[4:0]

When JL=0 (1 injected conversion in the sequencer), the ADC converts only JSQ4[4:0] channel



RM0313 Rev 7 227/913

12.12.13 ADC injected data register x (ADC_JDRx) (x= 1..4)

Address offset: 0x3C - 0x48 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							JDA	ΓA[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 JDATA[15:0]: Injected data

These bits are read only. They contain the conversion result from injected channel x. The data is left or right-aligned as shown in *Figure 32* and *Figure 33*.

12.12.14 ADC regular data register (ADC_DR)

Address offset: 0x4C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DAT	A[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 DATA[15:0]: Regular data

These bits are read only. They contain the conversion result from the regular channels. The data is left or right-aligned as shown in *Figure 32* and *Figure 33*.

12.13 ADC register map

The following table summarizes the ADC registers.

Table 35. ADC register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	9	4	3	2	1	0
0x00	ADC_SR	Res.	STRT	JSTRT	JEOC	EOC	AWD																										
	Reset value																												0	0	0	0	0

228/913 RM0313 Rev 7



Table 35. ADC register map and reset values (continued)

			ab			. ,			~ 9 .	311	<i>,</i> ,	1116	יף י	all	u i	C3	Cι	٧u	iue	3	10	J11		uc	α,								
Offset	Register	31	30	53	28	27	97	52	24	23	22	17	70	19	18	4٤	16	15	14	13	12	11	10	6	8	2	9	9	7	8	7	l	0
0x04	ADC_CR1	Res.	AWDEN	JAWDEN	Res.	Res.	Res.	Res.	Res.	Res.	1	DISC NUM [2:0]		JDISCEN	DISCEN	JAUTO	AWD SGL	SCAN	JEOC IE	AWDIE	EOCIE	A	AWE	СН	[4:0]								
	Reset value									0	0							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	ADC_CR2	Res.	TSVREFE	SWSTART	JSWSTAR	EXTTRIG		(TS [2:0]		Res.	JEXTTRIG	l	XTS [2:0		ALIGN	Res.	Res.	DMA	Res.	Res.	Res.	Res.	RSTCAL	CAL	CONT	ADON							
	Reset value									0	0	0	0	0	0	0		0	0	0	0	0			0					0	0	0	0
0x0C	ADC_SMPR1													Si	amp	le ti	me	bits	SMI	⁻ x_	x												
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	ADC_SMPR2													Si	amp	le ti	me	bits	SMI	⁻ х_	x												
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	ADC_JOFR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				J	OF	FSE	T1[11:0)]										
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x18	ADC_JOFR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				J	OF	FSE	T2[11:0]										
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x1C	ADC_JOFR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				J	OF	FSE	T3[11:0]										
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x20	ADC_JOFR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				J	OF	FSE	T4[11:0)]										
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x24	ADC_HTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					ı	HT[1	11:0	l											
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x28	ADC_LTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.						LT[1	1:0]												
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x2C	ADC_SQR1	Res.		L[3	3:0]			SQ	16[4	4:0]			SQ	15[4	1:0]			SQ	14[4	4:0]			SQ	13[4	1:0]								
	Reset value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	ADC_SQR2	Res.	Res.		SQ	12[4	4:0]			sq	11[4	1:0]			SQ	10[4	4:0]			SC	9[4	:0]			sc	Q8[4	:0]			sc	Q7[4	:0]	
	Reset value			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	ADC_SQR3	Res.	Res.		sc	Q6[4	:0]			sc)5[4	:0]			sc	Q4[4	:0]			SC	23[4	:0]			sc	Q2[4	:0]			sc	Q1[4	:0]	
	Reset value			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



RM0313 Rev 7 229/913

Table 35. ADC register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	ဗ	2	1	0
0x38	ADC_JSQR	Res.	II [1 · 0]	۲۲ ۱.۰۰ در ۱.۰۰		JS	Q4[4	1:0]			JS	Q3[4	4:0]			JS	Q2[⁴	4:0]			JS	Q1[4	1:0]										
	Reset value											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	ADC_JDR1	Res.	Res.	Res.	Res.	Res.	Res.							JE)ATA	\[15	5:0]																
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x40	ADC_JDR2	Res.	Res.	Res.	Res.	Res.	Res.							JE)ATA	\[15	5:0]																
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x44	ADC_JDR3	Res.	Res.	Res.	Res.	Res.	Res.							JD	ATA	\[15	5:0]																
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	ADC_JDR4	Res.	Res.	Res.	Res.	Res.	Res.							JD)ATA	\[15	5:0]																
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x4C	ADC_DR	Res.	Res.	Res.	Res.	Res.	Res.						Re	egul	ar D	ATA	A[15	5:0]															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



13 Sigma-delta analog-to-digital converter (SDADC)

13.1 Introduction

The SDADC module is a high-performance and low-power sigma-delta analog-to-digital converter, featuring 16-bit resolution and 9 differential analog channels with selectable gains.

The conversion speed is up to 16.6 ksps (kilo-samples per second) for each SDADC when converting multiple channels and up to 50 ksps per SDADC if only one channel conversion is used. There are two conversion modes: single conversion mode and continuous mode, capable of automatically scanning any number of channels. The data can be automatically stored in a system RAM buffer, reducing the software overhead.

A flexible timer triggering system can be used to control the start of conversion of the three SDADCs. This timing control is capable of triggering simultaneous conversions or inserting a programmable delay between the SDADCs.

Reference voltage for SDADC can be selected from external reference pins, internal 1.2/1.8V reference or SDADC analog power supply.

Four power modes are supported: Normal, Slow, Standby and Power down. In Standby mode, references stay powered on to reduce the startup time.



RM0313 Rev 7 231/913

13.2 SDADC main features

- 16-bit sigma-delta architecture
- 5 differential input pairs, or 9 single-ended inputs, or a combination
- High-performance data throughput:
 - 16.6 ksps input sampling rate when multiplexing between different channels
 - 50 ksps input sampling rate for single-channel operation
- Self-calibration (offset)
- 7 gain settings from 0.5x to 32x (analog gains: 0.5 8, digital gains: 16 32)
- Full-scale single-ended conversion mode referenced to ground in addition to differential mode
- Each channel can choose between 3 user-defined configurations, where each configuration specifies:
 - Analog gain at the input of the channel
 - Conversion mode: differential vs. full-scale single-ended referenced to ground
 - Calibration offset
- Selectable reference voltage which determines the input signal range and digital endof-scale:
 - Internal VDDSDx: V_{REESD} = analog supply, 2.4 V-3.6 V (2.2 V-3.6 V in Slow mode)
 - Internal bandgap: V_{REFSD} = 1.2 V
 - Internal bandgap (1.5x amplified): V_{RFESD} = 1.8 V
 - External reference on VREFSD+ pin: V_{REFSD+} = 1.1 V to analog supply
- Continuous conversion
- Start-of-conversion synchronization with
 - Software trigger
 - Internal timers
 - External events
 - start-of-conversion of another (first) SDADC
- "Regular" conversions can be requested at any time or even in continuous mode without having any impact on the timing of "injected" conversions
- Two's-complement output format
- DMA may be used to read the conversion data
- End of conversion, overrun, and end of calibration interrupts
- 3 low-power modes (refer to the datasheet for the current consumption values):
 - Slow mode where the device operates from a reduced clock frequency
 - Standby mode
 - Power down mode
- All three SDADCs can share up to 23 input pins which may be configured in any combination of single-ended (up to 21) or differential inputs (up to 11).

232/913 RM0313 Rev 7



13.3 SDADC pins

Table 36. ADC pins

Name	Signal Type	Remarks
VREFSD+	Input or In/Out,	When the external reference is selected (REFV=00), this pin must be driven externally to a voltage between 1.1 V and VDDSDx.
VKEFSD+	positive analog reference	When an internal reference is selected (REFV is 01, 10, or 11), this pin must have an external capacitance connected to VREFSD
VREFSD-	Input, negative analog reference	This pin, when present, must be driven to the same voltage level as VSSSD.
VDDSDx	Input, analog supply	Analog power supply. Must be greater than 2.4 V (or 2.2 V in Slow mode) and less than 3.6 V.
VSSSD	Input, analog supply ground	Analog ground power supply.
SDADCx_AIN[8:0]P	Analog input	Positive differential analog inputs for the 9 channels.
SDADCx_AIN[8:0]M	Analog input	Negative differential analog inputs for the 9 channels.

13.4 SDADC clock

The clock source for SDADC is derived from the system clock. This clock is divided by a selectable divider with 50% duty cycle.

Any of the following division ratios can be selected:


2, 4, 6, 8, 10, 12, 14, 16, 20, 24, 28, 32, 36, 40, 44, 48.

The SDADC clock is automatically stopped in deepsleep mode.

The maximum operating frequency of the SDAC is 6 MHz. Its minimum operating frequency is 500 kHz.

A detailed diagram of SDADC clock is given in Section 7.2.9: SDADC clock on page 109

Figure 35. SDADC clock block diagram



SDADC functional description 13.5




Figure 36. Single SDADC block diagram

13.5.1 SDADC on-off control

The SDADC is enabled by setting the ADON bit in the SDADC CR2 register. After the SDADC is powered on, it needs 100 µs to stabilize before it can start a conversion or launch calibration (unless PDI=1, see next section). An action requested in the meantime will be automatically started as soon as stabilization is complete. The end of stabilization is signalled by bit STABIP in the SDAC ISR register.

Clearing ADON stops any conversion which may be in progress and puts the SDADC in power down mode.

RM0313 Rev 7 234/913



13.5.2 Power down and Standby low-power modes

In order to reduce consumption, the SDADC can be automatically put into either Standby mode or power down mode when it is idle. "Idle" is defined as when RCIP=0, JCIP=0, and CALIBIP=0.

Setting PDI in the SDADC_CR1 register causes the SDADC to enter power down mode when idle, where it consumes about 10 μ A instead of up to 1.2 mA (see datasheet for exact values). Whenever exiting power down mode, a period of 100 μ s is needed for stabilization. During stabilization, a conversion may be requested, but it will not start until stabilization is complete (STABIP=0).

Similarly, setting SBI in the SDADC_CR1 register puts the SDADC in Standby mode when idle, where it consumes a maximum of about 200 μ A. Whenever exiting Standby mode conversions, a period of 50 μ s is required for stabilization.

While the SDADC is stabilizing, the stabilization in progress status bit, STABIP, in SDADC_ISR is set to '1'.

When enforcing the stabilization times, the SDADC measures these durations assuming that the prescaler outputs a clock at 6 MHz. This means that the 100 μ s period after power on is defined as 600 SDADC clock cycles (or 150 if SLOWCK=1, where the SDADC frequency should be 1.5 MHz), and the 50 μ s period after exiting Standby mode is defined as 300 SDADC clock cycles (or 75 if SLOWCK=1).

When SBI=1, if a conversion or calibration is requested within the first 50 μ s after ADON is activated, a stabilization period of 100 μ s (rather than 50 μ s) is observed starting from the moment that the conversion or calibration is requested.

13.5.3 SDADC clock

The SDADC clock, which is used to drive the analog logic, is generated by the RCC block. When not in Slow mode, its prescaler should be configured so that the SDADC can run at its maximum frequency of 6 MHz. The minimum operating frequency of the SDADC is 500 kHz.

Slow mode

Setting the SLOWCK bit in the SDADC_CR1 register puts the SDADC in Slow mode. When SLOWCK=1, the analog consumes less and is able to operate down to a voltage of 2.2 V, but the frequency of the SDADC clock must be reduced to 1.5 MHz. The minimum frequency is still 500 kHz in Slow mode.

13.5.4 Channel selection

There are 9 multiplexed channels which can be selected for conversion using the injected channel group and using the regular channel.

The **injected channel group** is a selection of any or all of the 9 channels. JCHG[8:0] in the SDADC_JCHGR register selects the channels of the injected group, where JCHG[i]=1 means that channel i is selected.

Injected conversions are always executed in scan mode, which means that each of the selected channels are converted in series. The lowest selected channel is converted first, followed immediately by the next higher selected channel until all the channels selected by JCHG[8:0] have been converted.



RM0313 Rev 7 235/913

Injected conversions can be launched by software or by a trigger. They are never interrupted by regular conversions.

The regular channel is a selection of just one of the 9 channels. RCH[3:0] in the SDADC CR2 register indicates the selected channel.

Regular conversions can be launched only by software (not by a trigger). A sequence of continuous regular conversions is temporarily interrupted when a injected conversion is requested.

13.5.5 Differential and single-ended modes

Each SDADC channel has 2 differential inputs (positive and negative: SDADCx_AIN[n]P, SDADCx AIN[n]M). Configuring of those inputs to pins connection can be obtained several measurement modes.

Differential mode: Simple mode where both - positive and negative inputs - are connected to external pins. The output signal is positive or negative depending on the connected signal polarity. The corresponding SE[1:0] bits must be set to "00" (see Section 13.5.6: Configuring the analog inputs) to select this mode.

In additional to this differential mode, conversions may be performed in one of two singleended modes. When in single-ended mode, the negative input is set to VREFSD- pin internally, leaving the corresponding pin for the negative input (SDADCx AIN[n]M) free to be used for other purposes. The signal to be measured is applied to the positive input.

Single-ended offset mode: The corresponding SE[1:0] bits must be set to "01" (see Section 13.5.6: Configuring the analog inputs) to select this mode. The output signal is always positive, thus excluding the negative half of the dynamic range. In this mode, the signal to noise ratio (SNR) is degraded by 6 dB.

Single-ended zero reference mode: The corresponding SE[1:0] bits must be set to "11" (see Section 13.5.6: Configuring the analog inputs) to select this mode. This mode injects an offset of half scale to the SDADC thus maintaining the full positive/negative dynamic range like in differential mode. In this mode, the offset is dependent on gain variations.

The correct application design of the PCB is important for a good SDADC analog performance. The STM32F37x device has several ground (and voltage supply) signals, which must be designed according Section 6.1.2: Correct grounding for analog applications.

236/913 RM0313 Rev 7



Examples of possible modes

⇒ PAD0 AIN8P ► AIN8M AIN7P AIN7M PAD1 CH6 sing. ⇒ PAD2 ► AIN6M CH5 sing. ⇒ PAD3 AIN5P AIN5M CH4 sing. PAD4 AIN4P AIN4M ⇒ PAD5 AIN3M CH3 sing. AIN3P CH2 sing. = \Rightarrow PAD6 AIN2P AIN2M CH1 sing. AIN1P AIN1M CH0 sing. = ⇒ PAD8 AIN0P AIN0M X PAD9 REFM MSv30231V2

Figure 37. Switch configuration in single-ended mode

- All analog switches on the left are open.
- All analog switches on the right are closed.
- CH8 to CH0 are used in single-ended mode.
- REFM is used (connected internally to VREFSD- pin).
- PAD 9 is not used.






Figure 38. Switch configuration in differential mode

- All analog switches on the left are closed.
- All analog switches on the right are open.
- CH8, CH6, CH4, CH2, and CH0 are in differential mode.
- CH7, CH5, CH3 and CH1 are not used.
- REFM is not used.






Figure 39. Switch configuration in mixed mode (example 1)

- CH8, CH4 and CH2 are used as differential.
- CH6, CH5 and CH0 are used in single-ended mode.
- REFM is used (connected internally to VREFSD- pin).
- PAD 9 is not used.




Figure 40. Switch configuration in mixed mode (example 2)

- CH6, CH4 and CH0 are used as differential.
- CH8, CH2 and CH1 are used in single-ended mode.
- REFM is used (connected internally to VREFSD- pin).
- PAD 1 is not used.

13.5.6 Configuring the analog inputs

The following parameters must be configured for the analog inputs:

- **Gain**. There are 5 analog gain settings (1/2x, 1x, 2x, 4x, 8x) and 2 digital gain settings (16x, 32x).
- Single-ended modes (SE) (see Section 13.5.5: Differential and single-ended modes).
- **Common mode**. The common mode setting (VSSSD, VDDSDx, or VDDSDx/2) is used only in the determination of the offset during the calibration sequence.
- Offset. The 12-bit offset is applied to the conversion results. This value varies from part
 to part and also depends on the common mode, on the SE setting, and on the gain if
 SE=11. This value can be determined automatically during the calibration sequence or
 it can be written by software.

Three distinct configurations can be specified using the SDADC_CONF0R, SDADC_CONF1R, and SDADC_CONF2R registers. Each SDADC_CONFxR register contains the fields GAINx[2:0], COMMONx[1:0], SE[1:0], and OFFSETx[11:0].

Each individual input can select one of the three configurations, by way of the SDADC_CONFCHR1 and SDADC_CONFCHR2 registers.

13.5.7 Launching calibration and determining the offset values

Calibration can be used to determine the offset values of the configurations defined in each of the three SDADC_CONFxR registers. OFFSETx[11:0] is determined based on GAINx[2:0], COMMONx[1:0], and SEx[1:0] (where x is 0, 1, or 2).

240/913 RM0313 Rev 7



During the offset calibration positive and negative SDADC inputs are shorted internally and connected to common voltage given by COMMONx[1:0] setting. GAINx[2:0] is applied and then is performed a conversion which determines the OFFSETx[11:0] value (12-bit signed value).

The calibration sequence consists of the following steps:

- The SDADC_CONFxR registers must be written. If only 1 distinct configuration is used, then it must be defined in the SDADC_CONF0R register. If only 2 distinct configurations are used, then they must be defined in the SDADC_CONF0R and SDADC_CONF1R registers.
- The SDADC CR2 register is written:
 - "00" written to CALIBCNT[1:0] if only OFFSET0 is to be determined, "01" for both OFFSET0 and OFFSET1, or "10" to determine all three offset values,
 - '1' must be written to STARTCALIB to launch calibration.
- The calibration sequence then executes, taking 30720 ADC cycles (5.12 ms at 6 MHz) for each offset calculation. Thus, all three offsets are calculated, the entire sequence lasts 15.36 ms at 6 MHz.
- The offset values are automatically stored in the corresponding OFFSETx[11:0] fields.

13.5.8 Launching conversions

Injected conversions can be launched using the following methods:

- Software: writing '1' to the JSWSTART bit in the SDADC_CR2 register.
- Trigger: the JEXTSEL[2:0] bits select the trigger signal while the JEXTEN bit activates the trigger and selects the active edge at the same time.
- Synchronous with SDADC1: for SDADC2 or SDADC3, an injected conversion is automatically launched when an action in SDADC1 causes its own injected conversion sequence to start. Each injected conversion in SDADC2 or SDADC3 is always executed according its local configuration settings (JDS, JCONT, JCHG, etc.).

Each time an injected conversion is launched, all of the selected channels in the injected group are converted sequentially, starting with the lowest selected channel.

Only one injected conversion can be pending or ongoing at a given time. Thus, any request to launch an injected conversion is ignored if another request for an injected conversion has already been issued but not yet completed.

Regular conversions can be launched using the following methods:

- Software: by writing '1' to RSWSTART in the SDADC_CR2 register.
- Synchronous with SDADC1: for SDADC2 or SDADC3, a regular conversion is automatically launched when an action in SDADC1 causes its own regular conversion sequence to start. Each regular conversion in SDADC2 or SDADC3 is always executed according its local configuration settings (RCONT, RCH, etc.).

Only one regular conversion can be pending or ongoing at a given time. Thus, any request to launch a regular conversion is ignored if another request for an regular conversion has already been issued but not yet completed.

13.5.9 Continuous and fast continuous modes

Setting the JCONT bit in the SDADC_CR2 register causes injected conversions launched by software to execute in continuous mode. If software writes '1' to the JCONT bit at the



RM0313 Rev 7 241/913

same time as it writes '1' to the JSWSTART bit, the same scan sequence is performed repeatedly, always starting over at the lowest selected channel after the highest selected channel is finished.

Similarly, setting the RCONT bit causes regular conversions to execute in continuous mode. RCONT=1 means that the channel selected by the RCH[3:0] bits is converted repeatedly after '1' is written to the RSWSTART bit.

The sequence of injected conversions executing in continuous mode can be stopped by writing '0' to the JCONT bit. After clearing the JCONT bit, only the on-going conversion will be completed; the scan sequence is interrupted, and thus the final conversion will not be the last (highest) selected channel unless it was the one being converted when the JCONT bit was cleared.

Similarly, writing '0' to the RCONT bit stops continuous regular conversions, allowing only the currently executing conversion to complete.

If just a single channel is selected in continuous mode (either by executing a regular conversion or by executing a injected conversion with only one channel selected), the sampling rate can be increased three fold by setting the FAST bit in the SDADC_CR2 register. The conversion of each channel normally requires 360 SDADC clock cycles (60 μs at 6 MHz). In fast continuous mode (FAST=1), the first conversion takes still 360 SDADC clocks, but then each subsequent conversion finishes in 120 SDADC clocks.

13.5.10 Request precedence

In summary, the calibration sequence has the highest precedence, followed by injected conversions, while regular conversions have the lowest priority. However, an individual conversion which is already in progress is never interrupted by the request for another action. Also, a request is ignored if a like action is already pending or in progress. Finally, no action can start before stabilization has finished. The following text gives examples and more details.

Injected conversions can not be launched if another injected conversion is pending or already in progress: any request to launch a injected conversion (either by JSWSTART or by a trigger) is ignored when the bit JCIP (in the SDADC_ISR register) is '1'.

Similarly, regular conversions can not be launched if another regular conversion is pending or already in progress: any request to launch a regular conversion (using RSWSTART) is ignored when the RCIP bit in the SDADC_ISR register is '1'.

However, if a injected conversion is requested while a regular conversion is already in progress (or vice-versa), the injected conversion is launched as soon as the regular conversion is finished (or vice-versa, assuming that the injected scans sequence is finished and JCONT=0).

Injected conversions have precedence over regular conversions in that a injected conversion can temporarily interrupt a sequence of continuous regular conversions (after the current conversion finishes). When the sequence of injected conversions finishes (at the end of the scan sequence or by writing '0' to the JCONT bit in the case of continuous injected conversion mode), the continuous regular conversions start again if the RCONT bit is still set.

Precedence matters also when actions are initiated by the same write to SDADC, or if multiple actions are pending at the end of an other action. For example, suppose that while stabilization is in process (STABIP=1), a single write operation to SDADC_CR2 writes '1' to both the RSWSTART and STARTCALIB bits, requesting a regular conversion as well as a

242/913 RM0313 Rev 7



calibration sequence. Then a trigger event occurs which requests an injected conversion, still during stabilization. When stabilization finishes, precedence dictates that the calibration sequence will execute first, followed by the injected scan sequence, and then finally the regular conversion is performed.

13.5.11 Launching conversions with deterministic timing

In applications where certain conversions must be launched at precise intervals, it is a problem if these conversions get delayed by another conversion which is already in progress. This issue can be resolved by setting the JDS (delay start of injected conversions) bit in the SDADC CR2 register.

When JDS=1, the start of each injected conversion is delayed by 500 cycles, during which time no new regular conversions may be launched. Since no conversion can take longer than 360 cycles once it is started, there is guaranteed to be no regular conversions which are in progress at the end of the delay. Note that if PDI=1 (power down mode when idle) and SLOWCK=0 (when the SDADC clock frequency can be as high as 6 MHz), the delay is increased from 500 cycles to 600 cycles since the SDADC needs that many cycles to stabilize as it wakes from power down mode.

In this manner, applications can launch regular conversions at any time without affecting the timing of the injected conversions. If continuous regular conversions are executing, they will restart automatically after the injected conversions are complete.

13.5.12 Reference voltage

The reference voltage, common to all three sigma-delta ADCs (SDADC1, SDADC2, and SDADC3), is always seen on the VREFSD+ pin

- When REFV (SDADC_CR1) is "00" (its default value), the VREFSD+ pin must be driven externally to a voltage between 1.1V and V_{DDA}.
- When REFV=01, the VREFSD+ pin is forced internally to the 1.2V bandgap voltage and must be connected externally to a capacitance coupled to VREFSD-.
- When REFV=10, the VREFSD+ pin is forced internally to the 1.8V bandgap voltage and must be connected externally to a capacitance coupled to VREFSD-.
- When REFV=11, the VREFSD+ pin is forced internally to VDDSDx. It must be externally connected to a capacitance coupled to VREFSD-.
 - If SDADC1 or SDADC2 are enabled through ENSD1 or ENSD2 bits in PWR_CR register then VDDSD1/2 must be at the same voltage level as VDDSD3.
 - If SDADC1 and SDADC2 are disabled through ENSD1 and ENSD2 bits in PWR_CR register then VDDSD12 can be lower than VDDSD3.

The REFV[1:0] control bits are available only in the register set of SDADC1.

For applications which do not use the SDADC, the VREFSD+ pin must not be left floating. The VREFSD+ pin must be tied to V_{DD} , or software must set REFV to "11". The VREFSD-pin must always be grounded.

The selected reference voltage is always present on the VREFSD+ pin. This pin must be decoupled by a capacitor (1 μ F recommended). If VDDSDx is selected through the reference voltage selection bits (REFV="11" in SDADC_CR1 register), the application must first configure REFV and then wait for at least 2 ms before enabling the SDADC (ADON=1 in SDADC_CR2 register). The 1 μ F decoupling capacitor must be fully charged before enabling the SDADC.



RM0313 Rev 7 243/913

The voltage on VREFSD+ pin must meet the following conditions:

- It must always be less than VDDSD3 (in particular when no SDADC is used).
- it must be always less than VDDSD12 if SDADC1 or SDADC2 is enabled through ENSD1 or ENSD2 bits in PWR_CR register.

13.5.13 Analog input signal ranges

The input analog voltage on input channel pins (SDADCx_AIN[8:0]P, SDADCx_AIN[8:0]M) must be in the SDADC power supply range (VSSSD, VDDSDx) for all selected measurement modes and gains.

The input analog voltage range corresponding to full-scale SDADC output data range depends on the measurement mode (Section 13.5.5: Differential and single-ended modes), on the selected channel gain, and on the selected reference voltage (configured through REFV[1:0] bits):

 In differential mode, the full-scale differential voltage, V_{IN}, ranges between SDADCx_AIN[8:0]P and SDADCx_AIN[8:0]M:

$$V_{IN} = \frac{-VREFSD}{2 \times gain}$$
 to $\frac{VREFSD}{2 \times gain}$

 In single ended offset mode, the full-scale differential voltage, V_{IN}, ranges between SDADCx_AIN[8:0]P and VREFSD-:

$$V_{IN} = VREFSD-to \frac{VREFSD}{2 \times gain}$$

 In single ended zero reference mode, the full-scale differential voltage, V_{IN}, ranges between SDADCx_AIN[8:0]P and VREFSD-:

$$V_{IN} = VREFSD- to \frac{VREFSD}{gain}$$

where VREFSD = VREFSD+ - VREFSD-.



13.5.14 Input impedance of SDADC analog input and VREFSD reference voltage

Input impedance of SDADC depends from the selected SDADC clock, selected gain and if conversion is in progress. The input equivalent circuit is on the following figure.




Figure 41. Equivalent input circuit for input channel

Note:

Gain can be from 0.5x to 8x (16x and 32x are digital gains)

Both chclk and chclkz are 0 when the channel is not active (not sampled) and both switch with opposite phases when the channel is active.

The average impedance during the channel conversion is:

$$R_{in} = \frac{1}{2 \cdot F_{clk} \cdot C}$$

Input equivalent circuit for external reference voltage (VREFSD+) input is shown in the next Figure.




Figure 42. Equivalent input circuit for VREFSD input

The average impedance of external VREFSD+ input during SDADC operation is:

$$R_{in} = \frac{1}{F_{clk} \cdot C}$$



13.6 SDADC registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

13.6.1 Register write protection

Table 37. Register write protection

		cgiotoi wiito p			, , , , , , , , , , , , , , , , , , , ,
	ADON=1	INITRDY=0 and ADON=1	JCIP=1	RCIP=1	CALIBIP=1
RSYNC	-	ro	-	-	-
JSYNC	-	ro	-	-	-
PDI/SBI	ro	-	-	-	-
SLOWCK	ro	-	-	-	-
REFV	ro ⁽¹⁾	-	-	-	-
FAST	-	ro	-	-	-
RSWSTART	-	ignored ⁽²⁾	-	ignored	-
JSWSTART	-	ignored ⁽²⁾	ignored	-	-
JEXTEN	-	ro	-	-	-
JEXTSEL	-	ro	-	-	-
JDS	-	ro	-	-	-
STARTCALIB	-	ignored ⁽²⁾	-	-	ignored
CALIBCNT	-	ro	-	-	-
SDADC_JCHGR	rwnz	rwnz	rwnz	rwnz	rwnz
SDADC_CONFxR	-	ro	-	-	-
SDADC_CONFCHRx	-	ro	-	-	-

^{1.} REFV can be modified only when all of the SDADC modules are disabled (ADON=0 for all SDADCs).

Table legend

ro = read only

rwnz = read and write-non-zero (writes of all-zero values are ignored)

blank = read and write (no protection)

13.6.2 SDADC control register 1 (SDADC_CR1)

Address offset: 0x00

Reset value: 0x0000 0000



^{2.} The "START" bits are ignored when INIT=1 (as soon as initialization mode is requested). All bits can be modified when ADON=0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
INIT	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RDMAE N	JDMAE N
rw														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSYNC	JSYN C	Res.	PDI	SBI	SLOW CK	REF\	/[1:0]	Res.	Res.	Res.	ROVRI E	REOCI E	JOVRIE	JEOCIE	EOCAL IE
rw	rw		rw	rw	rw	rw	rw				rw	rw	rw	rw	rw

- Bit 31 INIT: Initialization mode request
 - 0: Initialization mode is disabled and many control and configuration registers are read only
 - 1: Initialization mode has been requested and firmware must wait for INITRDY to become '1' to write to the control and configuration registers

When INIT=1, all requests to launch conversions (software, trigger, synchronized) or calibration are ignored.

- Bits 30:17 Reserved, must be kept at reset value.
 - Bit 17 RDMAEN: DMA channel enabled to read data for the regular channel
 - 0: The DMA channel is not enabled to read regular data
 - 1: The DMA channel is enabled to read regular data

RDMAEN must not be '1' if JDMAEN=1.

- Bit 16 JDMAEN: DMA channel enabled to read data for the injected channel group
 - 0: The DMA channel is not enabled to read injected data
 - 1: The DMA channel is enabled to read injected data
 - JDMAEN must not be '1' if RDMAEN=1.
- Bit 15 RSYNC: Launch regular conversion synchronously with SDADC1
 - 0: Do not launch a regular conversion synchronously with SDADC1
 - 1: Launch a regular conversion in this SDADC at the same moment that a regular conversion is launched in SDADC1

This bit can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0 (SDADC_CR2).

- Bit 14 JSYNC: Launch a injected conversion synchronously with SDADC1
 - 0: Do not launch injected conversion synchronously with SDADC1
 - 1: Launch an injected conversion in this SDADC at the same moment that an injected conversion is launched in SDADC1

This bit can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0 (SDADC_CR2).

- Bit 13 Reserved, must be kept at reset value.
- Bit 12 PDI: Enter power down mode when idle
 - 0: Do not enter power down mode when the SDADC is idle
 - 1: Enter Power down when idle

When the SDADC is in power down mode due to PDI=1 and a conversion is requested, the SDADC takes 100µs to stabilize before launching the conversion.

This bit can be modified only when ADON=0 (SDADC_CR2).

248/913 RM0313 Rev 7



Bit 11 SBI: Enter Standby mode when idle

- 0: Do not put the SDADC in Standby mode when it is idle
- 1: Put the SDADC in Standby mode when it is idle

When the SDADC is in Standby mode and a conversion is requested, the SDADC takes 50µs to stabilize before launching the conversion.

Software must not write '1' to SBI at the same time that it writes '1' to PDI.

This bit can be modified only when ADON=0 (SDADC CR2).

Bit 10 SLOWCK: Slow clock mode enable

- 0: Disable Slow mode
- 1: Enable Slow mode (where the SDADC clock frequency should be only 1.5MHz) allowing a lower level of current consumption as well as operation at a lower minimum voltage

This bit may be written only when ADON=0 (SDADC CR2).

Bits 9:8 REFV[1:0]: Reference voltage selection

- 00: External reference where the VREFSD+ pin must be forced externally
- 01: Internal reference where the reference voltage is forced to the 1.2V bandgap voltage internally and the VREFSD+ pin must be connected externally to a capacitance coupled to VREFSD-
- 10: Internal reference where the reference voltage is forced to the 1.8V bandgap voltage internally and the VREFSD+ pin must be connected externally to a capacitance coupled to VREFSD-
- 11: Internal reference where the reference voltage is forced internally to VDDSDx and the VREFSD+ pin must be externally connected to a capacitance coupled to VREFSD-. See Section: Constrains on VDDSDx versus VREFSD voltage).

These bits are available only in the register set of SDADC1 and may be written only when ADON=0 (SDADC_CR2) for all SDADC modules.

Bits 7:5 Reserved, must be kept at reset value.

- Bit 4 ROVRIE: Regular data overrun interrupt enable
 - 0: Regular data overrun interrupt disabled
 - 1: Regular data overrun interrupt enabled

Please see explanation of ROVRF in SDADC_ISR.

Bit 3 **REOCIE**: Regular end of conversion interrupt enable

- 0: Regular end of conversion interrupt disabled
- 1: Regular end of conversion interrupt enabled

Refer to the description of the REOCF bit in the SDADC_ISR register.

Bit 2 **JOVRIE**: Injected data overrun interrupt enable

- 0: Injected data overrun interrupt disabled
- 1: Injected data overrun interrupt enabled

Refer to the description of the JOVRF bit in the SDADC ISR register.

Bit 1 **JEOCIE**: Injected end of conversion interrupt enable

- 0: Injected end of conversion interrupt disabled
- 1: Injected end of conversion interrupt enabled

Refer to the description of the JEOCF bit in the SDADC_ISR register.

Bit 0 EOCALIE: End of calibration interrupt enable

- 0: End of calibration interrupt disabled
- 1: End of calibration interrupt enabled

Refer to the description of the EOCALF bit in the SDADC_ISR register.



RM0313 Rev 7 249/913

13.6.3 SDADC control register 2 (SDADC_CR2)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	FAST	RSW START	RCONT	Res.	Res.		RCF	1[3:0]	
							rw	rc_w1	rw			rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JSW STAR T	JEXTE	EN[1:0]	Res.	Res.	JE	EXTSEL[2	::0]	Res.	JDS	JCONT	START CALIB	Res.	CALIBO	ONT[1:0]	ADON
rc_w1	rw	rw			rw	rw	rw		rw	rw	rc_w1		rw	rw	rw

Bits 31:25 Reserved, must be kept at reset value.

- Bit 24 FAST: Fast conversion mode selection
 - 0: Fast conversion mode disabled
 - 1: Fast conversion mode enabled

When converting a single channel in continuous mode, having enabled fast mode causes each conversion (except for the first) to execute 3 times faster (taking 120 SDADC cycles rather than 360). This bit has no effect for conversions which are not continuous.

This bit can be modified only when INITRDY=1 (SDADC ISR) or ADON=0 (SDADC CR2).

- Bit 23 RSWSTART: Software start of a conversion on the regular channel
 - 0: Writing '0' has no effect
 - 1: Writing '1' makes a request to start a conversion on the regular channel and causes RCIP to become '1'. If RCIP=1 already or if INIT=1, writing to RSWSTART has no effect

This bit is always read as '0'.

- Bit 22 RCONT: Continuous mode selection for regular conversions
 - 0: The regular channel is converted just once for each conversion request
 - 1: The regular channel is converted repeatedly after each conversion request

Writing '0' to this bit while a continuous regular conversion is already in progress stops continuous mode after the conversion already in progress is finished.

Setting this bit to '1' has no effect on any regular conversion which is pending or already in progress.

- Bits 21:20 Reserved, must be kept at reset value.
- Bits 19:16 RCH[3:0]: Regular channel selection
 - 0: Channel 0 is selected as regular channel
 - 1: Channel 1 is selected as regular channel

- 8: Channel 8 is selected as regular channel
- 9-15: Reserved, these values are forbidden

Writing these bits when RCIP=1 takes effect when the next regular conversion begins. This is especially useful in continuous mode (when RCONT=1). It affects also regular conversions which are pending (due to stabilization or due to an ongoing injected conversion).

250/913 RM0313 Rev 7



- Bit 15 **JSWSTART**: Start a conversion of the injected group of channels
 - 0: Writing '0' has no effect.
 - 1: Writing '1' makes a request to convert the channels in the injected conversion group, causing JCIP to become '1' at the same time. If JCIP=1 already or if INIT=1, then writing to JSWSTART has no effect.

This bit is always read as '0'.

- Bits 14:13 JEXTEN[1:0]: Trigger enable and trigger edge selection for injected conversions
 - 00: Trigger detection is disabled
 - 01: Each rising edge on the selected trigger makes a request to launch a injected conversion
 - 10: Each falling edge on the selected trigger makes a request to launch a injected conversion
 - 11: Both rising edges and falling edges on the selected trigger make requests to launch injected conversions

This bit can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0 (SDADC_CR2).

- Bits 12:11 Reserved, must be kept at reset value.
- Bits 10:8 JEXTSEL[2:0]: Trigger signal selection for launching injected conversions

0x0-0x7: Trigger inputs selected by following table.

This bit can be modified only when INITRDY=1 (SDADC ISR) or ADON=0 (SDADC CR2).

	SDADC1	SDADC2	SDADC3
0x00	TIM13_CH1	TIM17_CH1	TIM16_CH1
0x01	TIM14_CH1	TIM12_CH1	TIM12_CH2
0x02	TIM15_CH2	TIM2_CH3	TIM2_CH4
0x03	TIM3_CH1	TIM3_CH2	TIM3_CH3
0x04	TIM4_CH1	TIM4_CH2	TIM4_CH3
0x05	TIM19_CH2	TIM19_CH3	TIM19_CH4
0x06	EXTI15	EXTI15	EXTI15
0x07	EXTI11	EXTI11	EXTI11

- Bit 7 Reserved, must be kept at reset value.
- Bit 6 JDS: Delay start of injected conversions.
 - 0: Injected conversions begin as soon as possible after the request
 - 1: After a request for a injected conversion is made, the SDADC waits a fixed interval before launching the conversion, allowing time for any regular conversions which is already in progress to finish, and thus assuring that the timing of the launch is deterministic.

The delay is 500 ADC clocks, unless PDI=1 and SLOWCK=0, in which case the delay is 600 ADC clocks.

This bit can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0 (SDADC_CR2).

- Bit 5 JCONT: Continuous mode selection for injected conversions
 - 0: The series of conversions which converts each selected channel (the scan sequence) is executed just once for each conversion request
 - 1: The series of conversions for the injected group channels is repeated continuously, starting over with the lowest selected channel each time the highest selected channel finishes its conversion Writing '0' to this bit while a continuous injected conversion is already in progress stops continuous mode after the conversion already in progress is finished. If an injected conversions is pending or is already in progress when this bit changes to '1', it does not become continuous.



Bit 4 STARTCALIB: Start calibration

- 0: Writing '0' has no effect
- 1: Writing '1' makes a request to start the calibration sequence, causing CALIBIP to become '1' at

After the request is made, the calibration starts as soon as any ongoing activity (stabilization or a conversion) is finished, or immediately if the SDADC is stabilized and idle.

Writing this bit when CALIBIP=1 or when INIT=1 has no effect.

This bit is always read as '0'.

- Bit 3 Reserved, must be kept at reset value.
- Bits 2:1 CALIBCNT[1:0]: Number of calibration sequences to be performed (number of valid configurations)
 - 0: One calibration sequence will be performed to calculate OFFSET0[11:0]
 - 1: Two calibration sequences will be performed to calculate OFFSET0[11:0] and OFFSET1[11:0]
 - 2: Three calibration sequences will be performed to calculate OFFSET0[11:0], OFFSET1[11:0], and OFFSET2[11:0]
 - 3: Reserved, must not use this value

This bit can be modified only when INITRDY=1 (SDADC ISR) or ADON=0 (SDADC CR2).

Bit 0 ADON: SDADC enable

- 0: All SDADC functions are disabled. Power down mode is entered, and the flags and the data are cleared
- 1: SDADC is enabled.

When PDI=0, the SDADC exits power down mode and the 100us of stabilization are observed starting at the moment that ADON is set to '1'.

RM0313 Rev 7 252/913



13.6.4 SDADC interrupt and status register (SDADC_ISR)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
INITR DY	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STABI P	RCIP	JCIP	CALIBI P	Res.	ROVRF	REOCF	JOVRF	JEOCF	EOCAL F						
r	r	r	r								r	r	r	r	r

Bit 31 INITRDY: Initialization mode is ready

- 0: The SDADC is not in initialization mode.
- 1: The SDADC is in initialization mode

Many control and configuration registers (see their descriptions) can be modified only when INITRDY=1.

Hardware clears this bit as soon as INIT (SDADC CR1) is cleared.

Hardware sets this bit after the INIT bit is set. If a conversion or calibration is pending or ongoing when INIT is cleared, INITRDY stays at '0' until all operations have complete. Otherwise, INITRDY becomes '1' about two SDADC clock cycles after INIT is set.

Bits 30:16 Reserved, must be kept at reset value.

Bit 15 STABIP: Stabilization in progress status

- 0: The SDADC is either stabilized or it is in power down mode or Standby mode
- 1: The SDADC is currently in the process of stabilization, after waking up from either power down mode or Standby mode

A request to start the calibration sequence or to start a conversion can be issued while STABIP=1, with the actions automatically delayed until after stabilization is complete.

Bit 14 RCIP: Regular conversion in progress status

- 0: No request to convert the regular channel has been issued
- 1: The conversion of the regular channel is in progress or a request for a regular conversion is pending

A request to start a regular conversion is ignored when RCIP=1.

Bit 13 JCIP: Injected conversion in progress status

- 0: No request to convert the injected channel group (neither by software nor by trigger) has been issued
- 1: The conversion of the injected channel group is in progress or a request for a injected conversion is pending, due either to '1' being written to JSWSTART or to a trigger detection

A request to start a injected conversion is ignored when JCIP=1.

Bit 12 CALIBIP: Calibration in progress status

- 0: No calibration request has been issued
- 1: Calibration is in progress or a request to start calibration is pending

A request to start calibration is ignored when CALIBIP=1.

Bits 11:5 Reserved, must be kept at reset value.



RM0313 Rev 7 253/913

Bit 4 ROVRF: Regular conversion overrun flag

0: No regular conversion overrun has occurred

1: A regular conversion overrun has occurred, which means that a regular conversion finished while REOCF was already '1'. RDATAR is not affected by overruns

This bit is set by hardware. It can be cleared by software using the CLRROVRF bit in the SDADC_CLRISR register.

Bit 3 REOCF: End of regular conversion flag

0: No regular conversion has completed

1: A regular conversion has completed and its data may be read

This bit is set by hardware. It is cleared when software reads SDADC_RDATAR.

Bit 2 JOVRF: Injected conversion overrun flag

0: No injected conversion overrun has occurred

1: A injected conversion overrun has occurred, which means that a injected conversion finished while JEOCF was already '1'. JDATAR is not affected by overruns

This bit is set by hardware. It can be cleared by software using the CLRJOVRF bit in the SDADC CLRISR register.

Bit 1 **JEOCF**: End of injected conversion flag

0: No injected conversion has completed

1: A injected conversion has completed and its data may be read

This bit is set by hardware. It is cleared when software reads SDADC_JDATAR.

Bit 0 EOCALF: End of calibration flag

0: No calibration sequence has completed

1: Calibration has completed and the offsets have been updated

This bit is set by hardware. It can be cleared by software using the CLREOCALF bit in SDADC_CLRISR.

Note:

For each of the flag bits (ROVRF, REOCF, JOVRF, JEOCF, and EOCALF), an interrupt can be enabled by setting the corresponding bit in the SDADC_CR1 register. If an interrupt is requested, the flag must be cleared before exiting the interrupt service routine.

All the bits of SDADC ISR except INITRDY are cleared automatically when ADON=0.

A7/

13.6.5 SDADC interrupt and status clear register (SDADC_CLRISR)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CLR ROVR F	Res.	CLR JOVRF	Res.	CLR EOCA LF										
											rc_w1		rc_w1		rc_w1

Bits 31:5 Reserved, must be kept at reset value.

- Bit 4 CLRROVRF: Clear the regular conversion overrun flag
 - 0: Writing '0' has no effect
 - 1: Writing '1' clears the ROVRF bit in the SDADC_ISR register
- Bit 3 Reserved, must be kept at reset value.
- Bit 2 **CLRJOVRF**: Clear the injected conversion overrun flag
 - 0: Writing '0' has no effect
 - 1: Writing '1' clears the JOVRF bit in the SDADC_ISR register
- Bit 1 Reserved, must be kept at reset value.
- Bit 0 **CLREOCALF**: Clear the end of calibration flag
 - 0: Writing '0' has no effect
 - 1: Writing '1' clears the EOCALF bit in the SDADC_ISR register

Note: The bits of SDADC_CLRISR are always read as '0'.



RM0313 Rev 7 255/913

13.6.6 SDADC injected channel group selection register (SDADC_JCHGR)

Address offset: 0x14

Reset value: 0x0000 0001

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					. •	U								U	
Res.		•						'							

Bits 31:9 Reserved, must be kept at reset value.

Bits 8:0 JCHG[8:0]: Injected channel group selection

0: If JCHG[i]=0, then channel i is not part of the injected group (where, 0 <= i <= 8)

1: If JCHG[i]=1, then channel i is part of the injected group (where, 0 <= i <= 8)

A injected conversion operates always in scan mode, which means that each of selected channels are converted, one after another. The lowest selected channel is converted first and the sequence ends at the highest selected channel.

If JCONT=1, this series of conversions is performed continuously.

If JCONT=1, FAST=1, and there is only one channel selected in the injected group, then each of the conversions (besides the first) finishes in only 120 SDADC cycles (rather than 360).

This field can be modified while an injected conversion is in progress and it will take effect for the next group conversion. Writing JCHG also affects injected conversions which are pending (due to stabilization or due to the delay caused by JDS=1).

At least one channel must always be selected for the injected group. Writes causing all JCHG bits to be zero are ignored.



13.6.7 SDADC configuration 0 register (SDADC_CONF0R)

This register specifies the parameters for configuration 0. If CONFCHi[1:0]='00', then each conversion of channel "i" will use the configuration settings specified in this register.

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
COMM	ON0[1:0]	Res.	Res.	SE0	[1:0]	Res.	Res.	Res.	(GAIN0[2:0)]	Res.	Res.	Res.	Res.
rw	rw			rw	rw				rw	rw	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		OFFSET0[11:0]										
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 COMMON0[1:0]: Common mode for configuration 0

00: Ground

01: VCM (VDD/2)

10: VDD

11: Reserved, must not use this value

This value is used only during calibration, i.e., when determining the offset. It has no direct effect on the conversions.

Bits 29:28 Reserved, must be kept at reset value.

Bits 27:26 SE0[1:0]: Single-ended mode for configuration 0

00: Conversions are executed in differential mode

01: Conversions are executed in single-ended offset mode

10: Reserved, do not use this setting

11: Conversions are executed in single-ended zero-volt reference mode

When this field is non-zero, the corresponding negative differential analog input, SDADCx_AINxM, is connected internally to VREFSD- so that its pin can be used for other functions.

Bits 25:23 Reserved, must be kept at reset value.

Bits 22:20 GAIN0[2:0]: Gain setting for configuration 0

000: 1x gain

001: 2x gain

010: 4x gain

011: 8x gain

100: 16x gain

101: 32x gain

111: 0.5x gain

Bits 19:12 Reserved, must be kept at reset value.

Bits 11:0 OFFSET0[11:0]: Twelve-bit calibration offset for configuration 0

For channels which select configuration 0, OFFSET0 is applied to the results of each conversion. This value is automatically set during calibration.

Note: This register can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0 (SDADC_CR2).



RM0313 Rev 7 257/913

13.6.8 SDADC configuration 1 register (SDADC_CONF1R)

This register specifies the parameters for configuration 1. If CONFCHi[1:0]='01', then each conversion of channel "i" will use the configuration settings specified in this register.

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MON1 :0]	Res.	Res.	SE1	[1:0]	Res.	Res.	Res.	(GAIN1[2:0]	Res.	Res.	Res.	Res.
rw	rw			rw	rw				rw	rw	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		OFFSET1[11:0]										
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 COMMON1[1:0]: Common mode for configuration 1

00: Ground

01: VCM (VDD/2)

10: VDD

11: Reserved, must not use this value

This value is used only during calibration, i.e., when determining the offset. It has no direct effect on the conversions.

Bits 29:28 Reserved, must be kept at reset value.

Bits 27:26 SE1[1:0]: Single-ended mode for configuration 1

00: Conversions are executed in differential mode

01: Conversions are executed in single-ended offset mode

10: Reserved, do not use this setting

11: Conversions are executed in single-ended zero-volt reference mode

When this field is non-zero, the corresponding negative differential analog input, INNx, is connected internally to VREFSD- so that its pin can be used for other functions.

Bits 25:23 Reserved, must be kept at reset value.

Bits 22:20 GAIN1[2:0]: Gain setting for configuration 1

000: 1x gain

001: 2x gain

010: 4x gain

011: 8x gain

100: 16x gain

101: 32x gain

111: 0.5x gain

Bits 19:12 Reserved, must be kept at reset value.

Bits 11:0 OFFSET1[11:0]: Twelve-bit calibration offset for configuration 1

For channels which select configuration 1, OFFSET1 is applied to the results of each conversion. This value is automatically set during calibration if CALIBCNT (SDADC_CR2) has a value greater than or equal to 1.

Note: This register can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0 (SDADC_CR2).



13.6.9 SDADC configuration 2 register (SDADC_CONF2R)

This register specifies the parameters for configuration 2. If CONFCHi[1:0]='10', then each conversion of channel "i" will use the configuration settings specified in this register.

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MON2 :0]	Res.	Res.	SE2	[1:0]	Res.	Res.	Res.	(GAIN2[2:0)]	Res.	Res.	Res.	Res.
rw	rw			rw	rw				rw	rw	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		OFFSET2[11:0]										
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 COMMON2[1:0]: Common mode for configuration 2

00: VSSSD

01: VDDSDx/2

10: VDDSDx

11: Reserved, this value is forbidden

This value is used only during calibration, i.e., when determining the offset. It has no direct effect on the conversions.

Bits 29:28 Reserved, must be kept at reset value.

Bits 27:26 SE2[1:0]: Single-ended mode for configuration 2

00: Conversions are executed in differential mode

01: Conversions are executed in single-ended offset mode

10: Reserved, do not use this setting

11: Conversions are executed in single-ended zero-volt reference mode

When this field is non-zero, the corresponding negative differential analog input, INNx, is connected internally to VREFSD- so that its pin can be used for other functions.

Bits 25:23 Reserved, must be kept at reset value.

Bits 22:20 GAIN2[2:0]: Gain setting for configuration 2

000: 1x gain

001: 2x gain

010: 4x gain

011: 8x gain

100: 16x gain

101: 32x gain

111: 0.5x gain

Bits 19:12 Reserved, must be kept at reset value.

Bits 11:0 OFFSET2[11:0]: Twelve-bit calibration offset for configuration 2

For channels which select configuration 2, OFFSET2 is applied to the results of each conversion. This value is automatically set during calibration if CALIBCNT (SDADC_CR2) has a value greater than or equal to 2.

Note: This register can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0 (SDADC_CR2).



RM0313 Rev 7 259/913

13.6.10 SDADC channel configuration register 1 (SDADC_CONFCHR1)

This register specifies which configurations are to be used by channels 0-7.

Address offset: 0x40

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	CONFC	:H7[1:0]	Res.	Res.	CONFC	H6[1:0]	Res.	Res.	CONFO	CH5[1:0]	Res.	Res.	CONFC	CH4[1:0]
		rw	rw			rw	rw			rw	rw			rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	CONFC	:H3[1:0]	Res.	Res.	CONFCH2[1:0]		Res.	Res.	CONFO	CH1[1:0]	Res.	Res.	CONFC	CH0[1:0]
		rw	rw			rw	rw			rw	rw			rw	rw

CONFCHi[1:0]: Channel i configuration

00: Channel i uses the configuration specified in SDADC_CONF0R

01: Channel i uses the configuration specified in SDADC_CONF1R

10: Channel i uses the configuration specified in SDADC CONF2R

11: Reserved, must not use this value

Note: This register can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0

(SDADC_CR2).

13.6.11 SDADC channel configuration register 2 (SDADC_CONFCHR2)

This register specifies which configuration is to be used by channel 8.

Address offset: 0x44

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.														CONFO	CH8[1:0]
														rw	rw

Bits 31:2 Reserved, must be kept at reset value.

Bits 1:0 CONFCH8[1:0]: Channel 8 configuration

00: Channel 8 uses the configuration specified in SDADC_CONF0R

01: Channel 8 uses the configuration specified in SDADC_CONF1R

10: Channel 8 uses the configuration specified in SDADC CONF2R

11: Reserved, must not use this value

Note: This register can be modified only when INITRDY=1 (SDADC_ISR) or ADON=0

(SDADC_CR2).

13.6.12 SDADC data register for injected group (SDADC_JDATAR)

This register contains the data resulting from the recently completed conversion of a channel in the injected group.

Address offset: 0x60

Reset value: 0x0000 0000

31	30	29	28	27	27 26 25 24				22	21	20	19	18	17	16
Res.	Res.	Res.	Res.		JDATA	CH[3:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
				r	r	r	r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							JDA	TA[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:24 JDATACH[3:0]: Injected channel most recently converted

When each conversion of a channel in the injected group finishes, JDATACH[3:0] is updated to indicate which channel was converted. This field is valid when JEOCF=1, and is set to zero when JEOCF is cleared. Thus, when JEOCF=1, JDATA[15:0] holds the data that corresponds to the channel indicated by JDATACH[3:0].

Bits 23:16 Reserved, must be kept at reset value.

Bits 15:0 JDATA[15:0]: Injected group conversion data

When each conversion of a channel in the injected group finishes, its resulting data is stored in this field. The data is valid when JEOCF=1. Reading this register clears both this field as well as the corresponding JEOCF.

Note: DMA may be used to read the data from this register. Half-word accesses may be used to

read only the conversion data.

Note: This register is cleared as soon as it is read. Reading this register also clears JEOCF in SDADC_ISR. Thus, firmware must not read this register if DMA is activated to read data

from this register.



RM0313 Rev 7 261/913

13.6.13 SDADC data register for the regular channel (SDADC_RDATAR)

This register contains the data resulting from the recently completed conversion of the regular channel.

Address offset: 0x64

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RDATA[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 RDATA[15:0]: Regular channel conversion data

When each regular conversion finishes, its data is stored in this register. The data is valid when REOCF=1. Reading this register clears both this field as well as the corresponding JEOCF.

Note: This register is cleared as soon as it is read. Reading this register also clears REOCF in SDADC_ISR.



262/913

13.6.14 SDADC1 and SDADC2 injected data register (SDADC_JDATA12R)

This register contains the data resulting from the recently completed conversions of injected channels of SDADC1 and SDADC2. The data is a mirror image of the data in the corresponding SDADC_JDATAR registers. This register is available only in the set of registers for SDADC1 and must not be accessed unless the JSYNC bit of SDADC2 is set.

Address offset: 0x70

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							JDAT	A2[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	JDATA1[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 JDATA2[15:0]: Injected group conversion data for SDADC2

When each conversion of a channel in the injected group of SDADC2 finishes, its resulting data is stored in this field. The data is valid only when JEOCF of SDADC2 is set. Reading this register clears both this field as well as the corresponding JEOCF.

Bits 15:0 JDATA1[15:0]: Injected group conversion data for SDADC1

When each conversion of a channel in the injected group of SDADC1 finishes, its resulting data is stored in this field. The data is valid only when JEOCF of SDADC1 is set. Reading this register clears both this field as well as the corresponding JEOCF.

Note: DMA may be used to read the data from this register, in which case 32-bit word accesses

must be used.

Note: This register is cleared as soon as it is read. Reading this register also clears JEOCF in the corresponding two SDADC_ISR registers. Thus, firmware must not read this register nor the

SDADC_JDATA registers of SDADC1 and SDADC2 if DMA is activated to read data from this register.



RM0313 Rev 7 263/913

13.6.15 SDADC1 and SDADC2 regular data register (SDADC_RDATA12R)

This register contains the data resulting from the recently completed conversions of regular channels of SDADC1 and SDADC2. The data is a mirror image of the data in the corresponding SDADC_RDATAR registers. This register is available only in the set of registers for SDADC1 and must not be accessed unless the RSYNC bit of SDADC2 is set.

Address offset: 0x74

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RDA	TA2[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				_		_	RDA	ΓΑ1[15:0]		_	_		_	_	
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 RDATA2[15:0]: Regular conversion data for SDADC2

When each conversion of the regular channel of SDADC2 finishes, its resulting data is stored in this field. The data is valid only when REOCF of SDADC2 is set. Reading this register clears both this field as well as the corresponding REOCF.

Bits 15:0 RDATA1[15:0]: Regular conversion data for SDADC1

When each conversion of the regular channel of SDADC1 finishes, its resulting data is stored in this field. The data is valid only when REOCF of SDADC1 is set. Reading this register clears both this field as well as the corresponding REOCF.

Note: DMA may be used to read the data from this register, in which case 32-bit word accesses must be used.

must be used.

Note:

264/913

This register is cleared as soon as it is read. Reading this register also clears REOCF in the corresponding two SDADC_ISR registers. Thus, firmware must not read this register nor the SDADC_RDATA registers of SDADC1 and SDADC2 if DMA is activated to read data from this register.

RM0313 Rev 7

13.6.16 SDADC1 and SDADC3 injected data register (SDADC_JDATA13R)

This register contains the data resulting from the recently completed conversions of injected channels of SDADC1 and SDADC3. The data is a mirror image of the data in the corresponding SDADC_JDATAR registers. This register is available only in the set of registers for SDADC1 and must not be accessed unless the JSYNC bit of SDADC3 is set.

Address offset: 0x78

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							JDAT	TA3[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							JDAT	TA1[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 JDATA3[15:0]: Injected group conversion data for SDADC3

When each conversion of a channel in the injected group of SDADC3 finishes, its resulting data is stored in this field. The data is valid only when JEOCF of SDADC3 is set. Reading this register clears both this field as well as the corresponding JEOCF.

Bits 15:0 JDATA1[15:0]: Injected group conversion data for SDADC1

When each conversion of a channel in the injected group of SDADC1 finishes, its resulting data is stored in this field. The data is valid only when JEOCF of SDADC1 is set. Reading this register clears both this field as well as the corresponding JEOCF.

Note: DMA may be used to read the data from this register, in which case 32-bit word accesses

must be used.

Note: This register is cleared as soon as it is read. Reading this register also clears JEOCF in the corresponding two SDADC_ISR registers. Thus, firmware must not read this register nor the

SDADC_JDATA registers of SDADC1 and SDADC3 if DMA is activated to read data from

this register.



265/913

13.6.17 SDADC1 and SDADC3 regular data register (SDADC_RDATA13R)

This register contains the data resulting from the recently completed conversions of regular channels of SDADC1 and SDADC3. The data is a mirror image of the data in the corresponding SDADC_RDATAR registers. This register is available only in the set of registers for SDADC1 and must not be accessed unless the RSYNC bit of SDADC3 is set.

Address offset: 0x7C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RDA	TA3[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RDA	ΓΑ1[15:0]							_
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 RDATA3[15:0]: Regular conversion data for SDADC3

When each conversion of the regular channel of SDADC3 finishes, its resulting data is stored in this field. The data is valid only when REOCF of SDADC3 is set. Reading this register clears both this field as well as the corresponding REOCF.

Bits 15:0 RDATA1[15:0]: Regular conversion data for SDADC1

When each conversion of the regular channel of SDADC1 finishes, its resulting data is stored in this field. The data is valid only when REOCF of SDADC1 is set. Reading this register clears both this field as well as the corresponding REOCF.

Note: DMA may be used to read the data from this register, in which case 32-bit word accesses must be used.

must be used.

Note:

This register is cleared as soon as it is read. Reading this register also clears REOCF in the corresponding two SDADC_ISR registers. Thus, firmware must not read this register nor the SDADC_RDATA registers of SDADC1 and SDADC3 if DMA is activated to read data from this register.

13.6.18 SDADC register map

The following table summarizes the ADC registers.

Table 38. SDADC register map and reset values

Offset	Register	31	30	29	28	27	56	25	24	23	22	21 6	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	_	0
0x00	SDADC_CR1	INIT	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RDMAEN	JDMAEN	RSYNC (1)	JSYNC (1)	Res.	Res.	SBI	SLOWCK	REFV[1·01(2)	ואבו אניים!	Res.	Res.	Res.	ROVRIE	REOCIE	JOVRIE	JEOCIE	EOCALIE
	Reset value	0														0	0	0	0			0	0	0	0				0	0	0	0	0
0x04	SDADC_CR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FAST	RSWSTART	RCONT	Res.	Res.	R	кСН	[3:0)]	JSWSTART	NJLAJI	JEATEIN	Res.	J	EXT [3:		L	Res.	Sar	JCONT	STARTCALIB	Res.	CALIB CNT [1:0]	Carre	ADON
	Reset value								0	0	0			0	0	0	0	0	0	0		0	0	0	0		0	0	0		0	0	0
0x08	SDADC_ISR	INITRDY	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	STABIP	RCIP	JCIP	CALIBIP	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ROVRF	REOCF	JOVRF	JEOCF	EOCALF
	Reset value	0																0	0	0	0								0	0	0	0	0
0x0C	SDADC_CLRI SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CLRROVRF	Res.	CLRJOVRF	Res.	CLREOCALF
	Reset value																												0		0		0
0x10															Res																		
0x14	SDADC_JCHG R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				JCI	HG[8	3:0]			
	Reset value																								0	0	0	0	0	0	0	0	1
0x18															Res																		
0x1C		0.0													Res																		
0x20	SDADC_CONF 0R	CC MC (1:	ON)	Res.	Res.	SI [1:	≣0 :0]	Res.	Res.	Res.		AIN [2:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				•	OFF	SE	T0[1	l1:0]				
	Reset value	0	0			0	0				0	0	0									0	0	0	0	0	0	0	0	0	0	0	0
0x24	SDADC_CONF 1R	CC MC 1 [1:	ON I	Res.	Res.	SI [1:	≣1 :0]	Res.	Res.	Res.		AIN [2:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				•	OFF	SE	T1[1	l1:0]				
	Reset value	0	0			0	0				0	0	0									0	0	0	0	0	0	0	0	0	0	0	0
0x28	SDADC_CONF 2R	2	NC	Res.	Res.	SI [1:	≣2 :0]	Res.	Res.	Res.		AIN [2:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					OFF	SE	T2[1	l1:0]				
	Reset value	0	0			0	0				0	0	0									0	0	0	0	0	0	0	0	0	0	0	0
0x2C - 0x3C															Res	i																	



RM0313 Rev 7

267/913

Table 38. SDADC register map and reset values (continued)

		1	1	1	1		1			_	1	1	·								- ì		1	1	1	Ó		1	1			1	-
Offset	Register	31	30	29	28	22	5 6	25	24	23	22	71	20	19	18	11	16	15	14	13	12	11	10	6	8	7	9	2	4	3	7	-	0
0x40	SDADC_ CONFCHR1	Res.	Res.	CI	ON F H7 :0]	Res.	Res.	CC F CH [1:	: 16	Res.	Res.	CC F CH [1:	: 1 5	Res.	Res.	CC F CH [1:	- -14	Res.	Res.	CC F CI [1:	: 1 3	Res.	Res.	CC F CF [1:	: 12	Res.	Res.	CC F CH [1:	: 1 1	Res.	Res.	CC F CH [1:	- 10
	Reset value			0	0			0	0			0	0			0	0			0	0			0	0			0	0			0	0
0x44	SDADC_ CONFCHR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC F CH [1:	- 18
	Reset value																															0	0
0x48 - 0x5C															Res																		
0x60	SDADC_JDAT AR	Res.	Res.	Res.	J	DAT [3:		Η	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							JD	ATA	\[15	:0]						
	Reset value				0	0	0	0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x64	SDADC_RDAT AR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							RD	ATA	۹[15	5:0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x68 - 0x6C															Res	-								•									
0x70	SDADC_ JDATA12R (2)							JD	ATA	2[15	5:0]													JDA	ATA	.1[15	5:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x74	SDADC_ RDATA12R (2)							RD	ATA	2[1	5:0]													RD	ATA	.1[1	5:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x78	SDADC_ JDATA13R (2)							JD	ATA	3[15	5:0]													JDA	ATA	1[15	5:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x7C	SDADC_ RDATA13R (2)							RD	ATA	3[1	5:0]			•										RD	ATA	.1[1	5:0]		•	•			
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x80 - 0xBC							•								Res																		

- 1. Not available in SDADC1.
- 2. Available only in SDADC1.

Refer to Section 2.2 on page 40 for the register boundary addresses.

14 Digital-to-analog converter (DAC1 and DAC2)

14.1 Introduction

The DAC module is a 12-bit, voltage output digital-to-analog converter. The DAC can be configured in 8- or 12-bit mode and may be used in conjunction with the DMA controller. In 12-bit mode, the data could be left- or right-aligned. An input reference voltage, V_{DDA} (shared with ADC), is available. The output can optionally be buffered for higher current drive.

14.2 DAC1/2 main features

The devices integrate three 12-bit DAC channels:

- DAC1 integrates two DAC channels:
 - DAC1 channel 1 which output is DAC1_OUT1
 - DAC1 channel 2 which output is DAC1_OUT2

The two channels can be used independently or simultaneously when both channels are grouped together for synchronous update operations (dual mode).

DAC2 integrates only one channel, DAC2 channel 1 which output is DAC2_OUT1.

The DAC main features are the following:

- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation (DAC1 only)
- Triangular-wave generation (DAC1 only)
- Independent or simultaneous conversions (dual mode only)
- DMA capability for each channel
- DMA underrun error detection
- External triggers for conversion
- Programmable internal buffer
- Input voltage reference, V_{DDA}

Figure 43 and Figure 44 show the block diagram of a DAC1 and DAC2 channel and Table 39 gives the pin description.






Figure 43. DAC1 block diagram






Figure 44. DAC2 block diagram

Table 39. DACx pins

Name	Signal type	Remarks
V _{REF+}	Input, analog reference positive	The higher/positive reference voltage for the DAC, 1.8 V \leq V _{REF+} \leq V _{DDA}
V_{DDA}	Input, analog supply	Analog power supply
V _{SSA}	Input, analog supply ground	Ground for analog power supply
DACx_OUTy	Analog output signal	DACx channel y analog output

Note:

Once the DACx channel y is enabled, the corresponding GPIO pin (PA4, PA5 or PA6) is automatically connected to the analog converter output (DACx_OUTy). In order to avoid parasitic consumption, the PA4, PA5 or PA6 pin should first be configured to analog (AIN).

14.3 DAC output buffer enable

The DAC integrates two output buffers that can be used to reduce the output impedance and to drive external loads directly without having to add an external operational amplifier.

The DAC channel output buffer can be enabled and disabled through the BOFF1 bit in the DAC_CR register.



RM0313 Rev 7 271/913

14.4 DAC channel enable

Each DAC channel can be powered on by setting the corresponding ENx bit in the DAC_CR register. Each DAC channel is then enabled after a startup time t_{WAKEUP}.

Note:

The ENx bit enables the analog DAC Channelx macrocell only. The DAC Channelx digital interface is enabled even if the ENx bit is reset.

14.5 Single mode functional description

14.5.1 DAC data format

There are three possibilities:

- 8-bit right alignment: the software has to load data into the DAC_DHR8Rx [7:0] bits (stored into the DHRx[11:4] bits)
- 12-bit left alignment: the software has to load data into the DAC_DHR12Lx [15:4] bits (stored into the DHRx[11:0] bits)
- 12-bit right alignment: the software has to load data into the DAC_DHR12Rx [11:0] bits (stored into the DHRx[11:0] bits)

Depending on the loaded DAC_DHRyyyx register, the data written by the user is shifted and stored into the corresponding DHRx (data holding registerx, which are internal non-memory-mapped registers). The DHRx register is then loaded into the DORx register either automatically, by software trigger or by an external event trigger.

31 24 15 7 0

8-bit right aligned
12-bit left aligned
12-bit right aligned
12-bit right aligned

Figure 45. Data registers in single DAC channel mode

14.5.2 DAC channel conversion

The DAC_DORx cannot be written directly and any data transfer to the DAC channelx must be performed by loading the DAC_DHRx register (write to DAC_DHR8Rx, DAC_DHR12Lx, DAC_DHR12Rx).

Data stored in the DAC_DHRx register are automatically transferred to the DAC_DORx register after one APB1 clock cycle, if no hardware trigger is selected (TENx bit in DAC_CR register is reset). However, when a hardware trigger is selected (TENx bit in DAC_CR register is set) and a trigger occurs, the transfer is performed three PCLK1 clock cycles later.

When DAC_DORx is loaded with the DAC_DHRx contents, the analog output voltage becomes available after a time t_{SETTLING} that depends on the power supply voltage and the analog output load.




Figure 46. Timing diagram for conversion with trigger disabled TEN = 0

Independent trigger with single LFSR generation

To configure the DAC in this conversion mode (see *Section 14.7: Noise generation*), the following sequence is required:

- Set the DAC channel trigger enable bit TENx.
- 2. Configure the trigger source by setting TSELx[2:0] bits.
- 3. Configure the DAC channel WAVEx[1:0] bits as "01" and the same LFSR mask value in the MAMPx[3:0] bits
- 4. Load the DAC channel data into the desired DAC_DHRx register (DHR12RD, DHR12LD or DHR8RD).

When a DAC channelx trigger arrives, the LFSRx counter, with the same mask, is added to the DHRx register and the sum is transferred into DAC_DORx (three APB clock cycles later). Then the LFSRx counter is updated.

Independent trigger with single triangle generation

To configure the DAC in this conversion mode (see *Section 14.8: Triangle-wave generation*), the following sequence is required:

- 1. Set the DAC channelx trigger enable TENx bits.
- 2. Configure the trigger source by setting TSELx[2:0] bits.
- 3. Configure the DAC channelx WAVEx[1:0] bits as "1x" and the same maximum amplitude value in the MAMPx[3:0] bits
- 4. Load the DAC channelx data into the desired DAC_DHRx register. (DHR12RD, DHR12LD or DHR8RD).

When a DAC channelx trigger arrives, the DAC channelx triangle counter, with the same triangle amplitude, is added to the DHRx register and the sum is transferred into DAC_DORx (three APB clock cycles later). The DAC channelx triangle counter is then updated.

14.5.3 DAC output voltage

Digital inputs are converted to output voltages on a linear conversion between 0 and V_{DDA}.

The analog output voltages on each DAC channel pin are determined by the following equation:

DACoutput =
$$V_{DDA} \times \frac{DOR}{4096}$$



RM0313 Rev 7 273/913

14.5.4 DAC trigger selection

If the TENx control bit is set, conversion can then be triggered by an external event (timer counter, external interrupt line). The TSELx[2:0] control bits determine which possible events will trigger conversion as shown in *Table 41*.

Table 40. External triggers (DAC1)

Source	Туре	TSEL[2:0]
Timer 6 TRGO event		000
Timer 3 TRGO event		001
Timer 7 TRGO event	Internal signal from on-chip	010
Timer 5 TRGO event	timers	011
Timer 2 TRGO event		100
Timer 4 TRGO event		101
EXTI line9	External pin	110
SWTRIG	Software control bit	111

Table 41. External triggers (DAC2)

Source	Туре	TSEL[2:0]
Timer 6 TRGO event		000
Timer 3 TRGO event		001
Timer 7 TRGO event	Internal signal from on-chip	010
Timer 18 TRGO event	timers	011
Timer 2 TRGO event		100
Timer 4 TRGO event		101
EXTI line9	External pin	110
SWTRIG	Software control bit	111

Each time a DAC interface detects a rising edge on the selected timer TRGO output, or on the selected external interrupt line 9, the last data stored into the DAC_DHRx register are transferred into the DAC_DORx register. The DAC_DORx register is updated three APB1 cycles after the trigger occurs.

If the software trigger is selected, the conversion starts once the SWTRIG bit is set. SWTRIG is reset by hardware once the DAC_DORx register has been loaded with the DAC_DHRx register contents.

Note:

TSELx[2:0] bit cannot be changed when the ENx bit is set. When software trigger is selected, the transfer from the DAC_DHRx register to the DAC_DORx register takes only one APB1 clock cycle.

14.6 Dual-mode functional description

14.6.1 DAC data format

In Dual DAC channel mode, there are three possibilities:

- 8-bit right alignment: data for DAC channel1 to be loaded in the DAC_DHR8RD [7:0] bits (stored in the DHR1[11:4] bits) and data for DAC channel2 to be loaded in the DAC_DHR8RD [15:8] bits (stored in the DHR2[11:4] bits)
- 12-bit left alignment: data for DAC channel1 to be loaded into the DAC_DHR12LD [15:4] bits (stored into the DHR1[11:0] bits) and data for DAC channel2 to be loaded into the DAC_DHR12LD [31:20] bits (stored in the DHR2[11:0] bits)
- 12-bit right alignment: data for DAC channel1 to be loaded into the DAC_DHR12RD [11:0] bits (stored in the DHR1[11:0] bits) and data for DAC channel2 to be loaded into the DAC_DHR12LD [27:16] bits (stored in the DHR2[11:0] bits)

Depending on the loaded DAC_DHRyyyD register, the data written by the user is shifted and stored in DHR1 and DHR2 (data holding registers, which are internal non-memory-mapped registers). The DHR1 and DHR2 registers are then loaded into the DOR1 and DOR2 registers, respectively, either automatically, by software trigger or by an external event trigger.

31 24 15 7 0

8-bit right aligned
12-bit left aligned
12-bit right aligned
12-bit right aligned

Figure 47. Data registers in dual DAC channel mode

14.6.2 DAC channel conversion in dual mode

The DAC channel conversion in dual mode is performed in the same way as in single mode (refer to Section 14.5.2) except that the data have to be loaded by writing to DAC_DHR8Rx, DAC_DHR12Lx, DAC_DHR12Rx, DAC_DHR8RD, DAC_DHR12LD or DAC_DHR12RD.

14.6.3 Description of dual conversion modes

To efficiently use the bus bandwidth in applications that require the two DAC channels at the same time, three dual registers are implemented: DHR8RD, DHR12RD and DHR12LD. A unique register access is then required to drive both DAC channels at the same time.

Eleven conversion modes are possible using the two DAC channels and these dual registers. All the conversion modes can nevertheless be obtained using separate DHRx registers if needed.

All modes are described in the paragraphs below.

Refer to Section 14.5.2: DAC channel conversion for details on the APB bus (APB or APB1) that clocks the DAC conversions.



RM0313 Rev 7 275/913

Independent trigger without wave generation

To configure the DAC in this conversion mode, the following sequence is required:

- Set the two DAC channel trigger enable bits TEN1 and TEN2
- 2. Configure different trigger sources by setting different values in the TSEL1[2:0] and TSEL2[2:0] bits
- 3. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD)

When a DAC channel1 trigger arrives, the DHR1 register is transferred into DAC_DOR1 (three APB clock cycles later).

When a DAC channel2 trigger arrives, the DHR2 register is transferred into DAC_DOR2 (three APB clock cycles later).

Independent trigger with single LFSR generation

To configure the DAC in this conversion mode (refer to Section 14.7: Noise generation), the following sequence is required:

- 1. Set the two DAC channel trigger enable bits TEN1 and TEN2
- 2. Configure different trigger sources by setting different values in the TSEL1[2:0] and TSEL2[2:0] bits
- 3. Configure the two DAC channel WAVEx[1:0] bits as "01" and the same LFSR mask value in the MAMPx[3:0] bits
- 4. Load the dual DAC channel data into the desired DHR register (DHR12RD, DHR12LD or DHR8RD)

When a DAC channel1 trigger arrives, the LFSR1 counter, with the same mask, is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three APB clock cycles later). Then the LFSR1 counter is updated.

When a DAC channel2 trigger arrives, the LFSR2 counter, with the same mask, is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three APB clock cycles later). Then the LFSR2 counter is updated.

Independent trigger with different LFSR generation

To configure the DAC in this conversion mode (refer to Section 14.7: Noise generation), the following sequence is required:

- 1. Set the two DAC channel trigger enable bits TEN1 and TEN2
- 2. Configure different trigger sources by setting different values in the TSEL1[2:0] and TSEL2[2:0] bits
- 3. Configure the two DAC channel WAVEx[1:0] bits as "01" and set different LFSR masks values in the MAMP1[3:0] and MAMP2[3:0] bits
- 4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD)

When a DAC channel1 trigger arrives, the LFSR1 counter, with the mask configured by MAMP1[3:0], is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three APB clock cycles later). Then the LFSR1 counter is updated.

When a DAC channel2 trigger arrives, the LFSR2 counter, with the mask configured by MAMP2[3:0], is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three APB clock cycles later). Then the LFSR2 counter is updated.



Independent trigger with single triangle generation

To configure the DAC in this conversion mode (refer to *Section 14.8: Triangle-wave generation*), the following sequence is required:

- 1. Set the DAC channelx trigger enable TENx bits.
- 2. Configure different trigger sources by setting different values in the TSELx[2:0] bits
- 3. Configure the DAC channelx WAVEx[1:0] bits as "1x" and the same maximum amplitude value in the MAMPx[3:0] bits
- 4. Load the DAC channelx data into the desired DAC_DHRx register.

Refer to Section 14.5.2: DAC channel conversion for details on the APB bus (APB or APB1) that clocks the DAC conversions.

When a DAC channelx trigger arrives, the DAC channelx triangle counter, with the same triangle amplitude, is added to the DHRx register and the sum is transferred into DAC_DORx (three APB clock cycles later). The DAC channelx triangle counter is then updated.

Independent trigger with different triangle generation

To configure the DAC in this conversion mode (refer to Section 14.8: Triangle-wave generation), the following sequence is required:

- 1. Set the DAC channelx trigger enable TENx bits.
- 2. Configure different trigger sources by setting different values in the TSELx[2:0] bits
- Configure the DAC channelx WAVEx[1:0] bits as "1x" and set different maximum amplitude values in the MAMPx[3:0] bits
- 4. Load the DAC channelx data into the desired DAC_DHRx register.

When a DAC channelx trigger arrives, the DAC channelx triangle counter, with a triangle amplitude configured by MAMPx[3:0], is added to the DHRx register and the sum is transferred into DAC_DORx (three APB clock cycles later). The DAC channelx triangle counter is then updated.

Simultaneous software start

To configure the DAC in this conversion mode, the following sequence is required:

 Load the dual DAC channel data to the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD)

In this configuration, one APB clock cycles).

Simultaneous trigger without wave generation

To configure the DAC in this conversion mode, the following sequence is required:

- 1. Set the two DAC channel trigger enable bits TEN1 and TEN2
- 2. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1[2:0] and TSEL2[2:0] bits
- 3. Load the dual DAC channel data to the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD)

When a trigger arrives, the DHR1 and DHR2 registers are transferred into DAC_DOR1 and DAC_DOR2, respectively (after three APB clock cycles).



RM0313 Rev 7 277/913

Simultaneous trigger with single LFSR generation

To configure the DAC in this conversion mode (refer to Section 14.7: Noise generation), the following sequence is required:

- 1. Set the two DAC channel trigger enable bits TEN1 and TEN2
- 2. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1[2:0] and TSEL2[2:0] bits
- 3. Configure the two DAC channel WAVEx[1:0] bits as "01" and the same LFSR mask value in the MAMPx[3:0] bits
- 4. Load the dual DAC channel data to the desired DHR register (DHR12RD, DHR12LD or DHR8RD)

When a trigger arrives, the LFSR1 counter, with the same mask, is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three APB clock cycles later). The LFSR1 counter is then updated. At the same time, the LFSR2 counter, with the same mask, is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three APB clock cycles later). The LFSR2 counter is then updated.

Simultaneous trigger with different LFSR generation

To configure the DAC in this conversion mode (refer to Section 14.7: Noise generation), the following sequence is required:

- 1. Set the two DAC channel trigger enable bits TEN1 and TEN2
- 2. Configure the same trigger source for both DAC channels by setting the same value in the TSEL1[2:0] and TSEL2[2:0] bits
- 3. Configure the two DAC channel WAVEx[1:0] bits as "01" and set different LFSR mask values using the MAMP1[3:0] and MAMP2[3:0] bits
- 4. Load the dual DAC channel data into the desired DHR register (DAC_DHR12RD, DAC_DHR12LD or DAC_DHR8RD)

When a trigger arrives, the LFSR1 counter, with the mask configured by MAMP1[3:0], is added to the DHR1 register and the sum is transferred into DAC_DOR1 (three APB clock cycles later). The LFSR1 counter is then updated.

At the same time, the LFSR2 counter, with the mask configured by MAMP2[3:0], is added to the DHR2 register and the sum is transferred into DAC_DOR2 (three APB clock cycles later). The LFSR2 counter is then updated.

Simultaneous trigger with single triangle generation

To configure the DAC in this conversion mode (refer to Section 14.8: Triangle-wave generation), the following sequence is required:

- Set the DAC channelx trigger enable TEN1x bits.
- 2. Configure the same trigger source for both DAC channels by setting the same value in the TSELx[2:0] bits.
- 3. Configure the DAC channelx WAVEx[1:0] bits as "1x" and the same maximum amplitude value using the MAMPx[3:0] bits
- 4. Load the DAC channelx data into the desired DAC_DHRx registers.

When a trigger arrives, the DAC channelx triangle counter, with the same triangle amplitude, is added to the DHRx register and the sum is transferred into DAC_DORx (three APB clock cycles later). The DAC channelx triangle counter is then updated.



Simultaneous trigger with different triangle generation

To configure the DAC in this conversion mode 'refer to Section 14.8: Triangle-wave generation), the following sequence is required:

- Set the DAC channelx trigger enable TENx bits.
- 2. Configure the same trigger source for DAC channels by setting the same value in the TSELx[2:0] bits
- 3. Configure the DAC channelx WAVEx[1:0] bits as "1x" and set different maximum amplitude values in the MAMPx[3:0] bits.
- 4. Load the DAC channelx data into the desired DAC_DHRx registers.

When a trigger arrives, the DAC channelx triangle counter, with a triangle amplitude configured by MAMPx[3:0], is added to the DHRx register and the sum is transferred into DAC_DORx (three APB clock cycles later). Then the DAC channelx triangle counter is updated.

14.6.4 DAC output voltage

Refer to Section 14.5.3: DAC output voltage.

14.6.5 DAC trigger selection

Refer to Section 14.5.4: DAC trigger selection

14.7 Noise generation

In order to generate a variable-amplitude pseudonoise, an LFSR (linear feedback shift register) is available. DAC noise generation is selected by setting WAVEx[1:0] to "01". The preloaded value in LFSR is 0xAAA. This register is updated three APB clock cycles after each trigger event, following a specific calculation algorithm.

Figure 48. DAC LFSR register calculation algorithm

The LFSR value, that may be masked partially or totally by means of the MAMPx[3:0] bits in the DAC_CR register, is added up to the DAC_DHRx contents without overflow and this value is then stored into the DAC_DORx register.

If LFSR is 0x0000, a '1 is injected into it (antilock-up mechanism).

4

RM0313 Rev 7 279/913

It is possible to reset LFSR wave generation by resetting the WAVEx[1:0] bits.

Figure 49. DAC conversion (SW trigger enabled) with LFSR wave generation

Note:

The DAC trigger must be enabled for noise generation by setting the TENx bit in the DAC_CR register.

Noise generation is not available on DAC2.

14.8 Triangle-wave generation

It is possible to add a small-amplitude triangular waveform on a DC or slowly varying signal. DAC triangle-wave generation is selected by setting WAVEx[1:0] to "10". The amplitude is configured through the MAMPx[3:0] bits in the DAC_CR register. An internal triangle counter is incremented three APB clock cycles after each trigger event. The value of this counter is then added to the DAC_DHRx register without overflow and the sum is stored into the DAC_DORx register. The triangle counter is incremented as long as it is less than the maximum amplitude defined by the MAMPx[3:0] bits. Once the configured amplitude is reached, the counter is decremented down to 0, then incremented again and so on.

It is possible to reset triangle wave generation by resetting the WAVEx[1:0] bits.




Figure 50. DAC triangle wave generation

4




Figure 51. DAC conversion (SW trigger enabled) with triangle wave generation

Note:

The DAC trigger must be enabled for triangle generation by setting the TENx bit in the DAC CR register.

The MAMPx[3:0] bits must be configured before enabling the DAC, otherwise they cannot be changed.

Triangle-wave generation is not available on DAC2.

14.9 DMA request

Each DAC channel has a DMA capability. Two DMA channels are used to service DAC channel DMA requests.

A DAC DMA request is generated when an external trigger (but not a software trigger) occurs while the DMAENx bit is set. The value of the DAC_DHRx register is then transferred to the DAC_DORx register.

In dual mode, if both DMAENx bits are set, two DMA requests are generated. If only one DMA request is needed, user should set only the corresponding DMAENx bit. In this way, the application can manage both DAC channels in dual mode by using one DMA request and a unique DMA channel.

DMA underrun

The DAC DMA request is not queued so that if a second external trigger arrives before the acknowledgment for the first external trigger is received (first request), then no new request is issued and the DMA channelx underrun flag DMAUDRx in the DAC_SR register is set, reporting the error condition. DMA data transfers are then disabled and no further DMA request is treated. The DAC channelx continues to convert old data.

The software should clear the DMAUDRx flag by writing "1", clear the DMAEN bit of the used DMA stream and re-initialize both DMA and DAC channelx to restart the transfer correctly. The software should modify the DAC trigger conversion frequency or lighten the DMA workload to avoid a new DMA. Finally, the DAC conversion can be resumed by enabling both DMA data transfer and conversion trigger.

For each DAC channel, an interrupt is also generated if the corresponding DMAUDRIEx bit in the DAC_CR register is enabled.



RM0313 Rev 7 281/913

14.10 DAC registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers have to be accessed by words (32-bit).

14.10.1 DAC control register (DAC_CR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	DMAU DRIE2	DMA EN2		MAMF	P2[3:0]		WAVE	2[1:0]	٦	ΓSEL2[2:0)]	TEN2	BOFF2	EN2
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	DMAU DRIE1	DMA EN1		MAMF	P1[3:0]		WAVE	1[1:0]	7	ΓSEL1[2:0)]	TEN1	BOFF1	EN1
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 Reserved, must be kept at reset value.

Bit 29 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable

This bit is set and cleared by software.

0: DAC channel2 DMA underrun interrupt disabled

1: DAC channel2 DMA underrun interrupt enabled

Note: This bit is available in dual mode only. It is reserved in single mode.

Bit 28 DMAEN2: DAC channel2 DMA enable

This bit is set and cleared by software.

0: DAC channel2 DMA mode disabled

1: DAC channel2 DMA mode enabled

Note: This bit is available in dual mode only. It is reserved in single mode.

Bits 27:24 MAMP2[3:0]: DAC1 channel2 mask/amplitude selector

These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.

0000: Unmask bit0 of LFSR/ triangle amplitude equal to 1

0001: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3

0010: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7

0011: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15

0100: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31

0101: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63

0110: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127

0111: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255

1000: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511

1001: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023 1010: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047

≥1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095

2 TO TT. Offinask bits[TT.0] of LT STV thangle amplitude equal to 4095

Note: These bits are available only in dual mode when wave generation is supported. Otherwise, they are reserved and must be kept at reset value.



Bits 23:22 WAVE2[1:0]: DAC1 channel2 noise/triangle wave generation enable

These bits are set/reset by software.

00: wave generation disabled

01: Noise wave generation enabled

1x: Triangle wave generation enabled

Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)

These bits are available only in dual mode when wave generation is supported.

Otherwise, they are reserved and must be kept at reset value.

Bits 21:19 TSEL2[2:0]: DAC channel2 trigger selection

These bits select the external event used to trigger DAC channel2

000: Timer 6 TRGO event

001: Timer 3 TRGO event

010: Timer 7 TRGO event

011: Timer 5 TRGO event

100: Timer 2 TRGO event

101: Timer 4 TRGO event

110: EXTI line9

111: Software trigger

Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).

These bits are available in dual mode only. They are reserved in single mode.

Bit 18 TEN2: DAC channel2 trigger enable

This bit is set and cleared by software to enable/disable DAC channel2 trigger

0: DAC channel2 trigger disabled and data written into the DAC_DHRx register are transferred one APB1clock cycle later to the DAC_DOR2 register

1: DAC channel2 trigger enabled and data from the DAC_DHRx register are transferred three APB1 clock cycles later to the DAC_DOR2 register

Note: When software trigger is selected, the transfer from the DAC_DHRx register to the DAC_DOR2 register takes only one APB1 clock cycle.

Note: This bit is available in dual mode only. It is reserved in single mode.

Bit 17 BOFF2: DAC channel2 output buffer disable

This bit is set and cleared by software to enable/disable DAC channel2 output buffer.

0: DAC channel2 output buffer enabled

1: DAC channel2 output buffer disabled

Note: This bit is available in dual mode only. It is reserved in single mode.

Bit 16 EN2: DAC channel2 enable

This bit is set and cleared by software to enable/disable DAC channel2.

0: DAC channel2 disabled

1: DAC channel2 enabled

Note: This bit is available in dual mode only. It is reserved in single mode.

Bits 15:14 Reserved, must be kept at reset value.

Bit 13 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable

This bit is set and cleared by software.

0: DAC channel1 DMA Underrun Interrupt disabled

1: DAC channel1 DMA Underrun Interrupt enabled



RM0313 Rev 7 283/913

Bit 12 DMAEN1: DAC channel1 DMA enable

This bit is set and cleared by software.

0: DAC channel1 DMA mode disabled

1: DAC channel1 DMA mode enabled

Bits 11:8 MAMP1[3:0]: DAC1 channel1 mask/amplitude selector

These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.

0000: Unmask bit0 of LFSR/ triangle amplitude equal to 1

0001: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3

0010: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7

0011: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15

0100: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31

0101: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63

0110: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127

0111: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255

1000: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511

1001: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023

1010: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047 ≥ 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095

Bits 7:6 WAVE1[1:0]: DAC1 channel1 noise/triangle wave generation enable

These bits are set and cleared by software.

00: Wave generation disabled

01: Noise wave generation enabled

1x: Triangle wave generation enabled

Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).

Bits 5:3 TSEL1[2:0]: DAC channel1 trigger selection

These bits select the external event used to trigger DAC channel1.

000: Timer 6 TRGO event

001: Timer 3 TRGO event

010: Timer 7 TRGO event

011: Timer 5 TRGO event (for DAC1), Timer 18 TRGO event (for DAC2)

100: Timer 2 TRGO event

101: Timer 4 TRGO event

110: EXTI line9

111: Software trigger

Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).

Ty/

Bit 2 TEN1: DAC channel1 trigger enable

This bit is set and cleared by software to enable/disable DAC channel1 trigger.

- 0: DAC channel1 trigger disabled and data written into the DAC_DHRx register are transferred one APB1 clock cycle later to the DAC_DOR1 register
- 1: DAC channel1 trigger enabled and data from the DAC_DHRx register are transferred three APB1 clock cycles later to the DAC_DOR1 register

Note: When software trigger is selected, the transfer from the DAC_DHRx register to the DAC_DOR1 register takes only one APB1 clock cycle.

Bit 1 BOFF1: DAC channel1 output buffer disable

This bit is set and cleared by software to enable/disable DAC channel1 output buffer.

- 0: DAC channel1 output buffer enabled
- 1: DAC channel1 output buffer disabled

Bit 0 EN1: DAC channel1 enable

This bit is set and cleared by software to enable/disable DAC channel1.

- 0: DAC channel1 disabled
- 1: DAC channel1 enabled



RM0313 Rev 7 285/913

14.10.2 DAC software trigger register (DAC_SWTRIGR)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	2 2	1 2	0	19	18 17	16
Res.	Res	. Res	. Re	s. Re	s. Re	es. R	les. F	Res. Res	. Res.						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	SWTRIG2	SWTRIG1								
														w	w

Bits 31:2 Reserved, must be kept at reset value.

Bit 1 SWTRIG2: DAC channel2 software trigger

This bit is set and cleared by software to enable/disable the software trigger.

0: Software trigger disabled

1: Software trigger enabled

Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.

This bit is available in dual mode only. It is reserved in single mode.

Bit 0 SWTRIG1: DAC channel1 software trigger

This bit is set and cleared by software to enable/disable the software trigger.

0: Software trigger disabled

1: Software trigger enabled

Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.

14.10.3 DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11	10	9	8	7		5 HR[11:0]		3	2	1	0

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 DACC1DHR[11:0]: DAC channel1 12-bit right-aligned data

These bits are written by software which specifies 12-bit data for DAC channel1.

14.10.4 DAC channel1 12-bit left-aligned data holding register (DAC_DHR12L1)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					DACC1	DHR[11:0]	l					٧	Res.	Res.	Res.

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:4 DACC1DHR[11:0]: DAC channel1 12-bit left-aligned data

These bits are written by software which specifies 12-bit data for DAC channel1.

Bits 3:0 Reserved, must be kept at reset value.

14.10.5 DAC channel1 8-bit right-aligned data holding register (DAC_DHR8R1)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
			•	•	•	•	•								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	14 Res.	13 Res.	12 Res.	Res.	10 Res.	9 Res.	Res.	7	6	5	-	3 DHR[7:0]	2	1	0

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 DACC1DHR[7:0]: DAC channel1 8-bit right-aligned data

These bits are written by software which specifies 8-bit data for DAC channel1.

14.10.6 DAC channel2 12-bit right-aligned data holding register (DAC_DHR12R2)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
4-				•		•	•		•	•			•	•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	14 Res.	13 Res.	12 Res.	11	10	9	8	7		5 HR[11:0]	4	3	2	1	0

4

RM0313 Rev 7

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 **DACC2DHR[11:0]**: DAC channel2 12-bit right-aligned data

These bits are written by software which specifies 12-bit data for DAC channel2.

14.10.7 DAC channel2 12-bit left-aligned data holding register (DAC_DHR12L2)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	14	13	12	11		9 DHR[11:0]		7	6	5	4	Res.	2 Res.	1 Res.	0 Res.

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:4 **DACC2DHR[11:0]**: DAC channel2 12-bit left-aligned data

These bits are written by software which specify 12-bit data for DAC channel2.

Bits 3:0 Reserved, must be kept at reset value.

14.10.8 DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)

Address offset: 0x1C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res.	DACC2DHR[7:0]															
								rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 DACC2DHR[7:0]: DAC channel2 8-bit right-aligned data

These bits are written by software which specifies 8-bit data for DAC channel2.

14.10.9 Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.						DACC2D	HR[11:0]					
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						DACC1D	HR[11:0]					,
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:16 DACC2DHR[11:0]: DAC channel2 12-bit right-aligned data

These bits are written by software which specifies 12-bit data for DAC channel2.

Bits 15:12 Reserved, must be kept at reset value.

Bits 11:0 DACC1DHR[11:0]: DAC channel1 12-bit right-aligned data

These bits are written by software which specifies 12-bit data for DAC channel1.

14.10.10 Dual DAC 12-bit left-aligned data holding register (DAC_DHR12LD)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				_	DACC2E	DHR[11:0]						Res.	Res.	Res.	Res.
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_		DACC1E	DHR[11:0]						Res.	Res.	Res.	Res.
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw				

Bits 31:20 DACC2DHR[11:0]: DAC channel2 12-bit left-aligned data

These bits are written by software which specifies 12-bit data for DAC channel2.

Bits 19:16 Reserved, must be kept at reset value.

Bits 15:4 DACC1DHR[11:0]: DAC channel1 12-bit left-aligned data

These bits are written by software which specifies 12-bit data for DAC channel1.

Bits 3:0 Reserved, must be kept at reset value.

14.10.11 Dual DAC 8-bit right-aligned data holding register (DAC_DHR8RD)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															



RM0313 Rev 7 289/913

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				DACC2	DHR[7:0]							DACC1	DHR[7:0]			
Ī	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:8 DACC2DHR[7:0]: DAC channel2 8-bit right-aligned data

These bits are written by software which specifies 8-bit data for DAC channel2.

Bits 7:0 DACC1DHR[7:0]: DAC channel1 8-bit right-aligned data

These bits are written by software which specifies 8-bit data for DAC channel1.

14.10.12 DAC channel1 data output register (DAC_DOR1)

Address offset: 0x2C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						DACC1D	OR[11:0]					
				r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 DACC1DOR[11:0]: DAC channel1 data output

These bits are read-only, they contain data output for DAC channel1.

14.10.13 DAC channel2 data output register (DAC_DOR2)

Address offset: 0x30 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						DACC2D	OR[11:0]					
				r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 DACC2DOR[11:0]: DAC channel2 data output

These bits are read-only, they contain data output for DAC channel2.

14.10.14 DAC status register (DAC_SR)

Address offset: 0x34

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	DMAUDR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
		rc_w1													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 DMAUDR1	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 Res.	4 Res.	3 Res.	2 Res.	1 Res.	0 Res.

Bits 31:30 Reserved, must be kept at reset value.

Bit 29 DMAUDR2: DAC channel2 DMA underrun flag

This bit is set by hardware and cleared by software (by writing it to 1).

0: No DMA underrun error condition occurred for DAC channel2

1: DMA underrun error condition occurred for DAC channel2 (the currently selected trigger is driving DAC channel2 conversion at a frequency higher than the DMA service capability rate)

Note: This bit is available in dual mode only. It is reserved in single mode.

Bits 28:14 Reserved, must be kept at reset value.

Bit 13 DMAUDR1: DAC channel1 DMA underrun flag

This bit is set by hardware and cleared by software (by writing it to 1).

0: No DMA underrun error condition occurred for DAC channel1

1: DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)

Bits 12:0 Reserved, must be kept at reset value.



RM0313 Rev 7 291/913

14.10.15 DAC register map

Table 42 summarizes the DAC registers.

Table 42. DAC register map and reset values

												9"																					\neg
Offset	Register name	31	30	53	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	2	4	3	7	-	0
0x00	DAC_CR	Res.	Res.	DMAUDRIE2	DMAEN2		MAMDOF2-01	MAMPZ[5.0]		10/10/E 2014-01	VAN E 2[1:0]		TSEL2[2:0]		TEN2	BOFF2	EN2	Res.	Res.	DMAUDRIE1	DMAEN1		MAN NAD 4 [2:0]	INIMINI I [5.0]		14/41/15 454:01	VAVE 1[1.0]		TSEL1[2:0]		TEN1	BOFF1	EN1
	Reset value			0	0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	DAC_ SWTRIGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SWTRIG2	SWTRIG1
	Reset value																															0	0
0x08	DAC_ DHR12R1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				С	AC	C1D	HR	[11:0)]			
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x0C	DAC_ DHR12L1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				D	AC	C1E	HR	[11:	0]				Res.	Res.	Res.	Res.
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0				
0x10	DAC_ DHR8R1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		[DAC	C1E	HR	[7:0]]	
	Reset value																									0	0	0	0	0	0	0	0
0x14	DAC_ DHR12R2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				С	AC	C2D	HR	[11:0)]			
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x18	DAC_ DHR12L2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				D	AC	C2D	HR	[11:	0]				Res.	Res.	Res.	Res.
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0				
0x1C	DAC_ DHR8R2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		[DAC	C2E	HR	[7:0]]	
	Reset value																									0	0	0	0	0	0	0	0
0x20	DAC_ DHR12RD	Res.	Res.	Res.	Res.				С	AC	C2E	HR	[11:0	0]				Res.	Res.	Res.	Res.				С	AC	C1D	HR	[11:0)]			
	Reset value					0	0	0	0	0	0	0	0	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0
0x24	DAC_ DHR12LD				С	AC	C2E	HR	[11:	0]				Res.	Res.	Res.	Res.				D	AC	C1E	HR	[11:	0]				Res.	Res.	Res.	Res.
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0				
0x28	DAC_ DHR8RD	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		[DAC	C2E	OHR	[7:0)]					C1E	HR	[7:0]]	
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	DAC_DOR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				С	AC	C1D	OR	[11:0)]			
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x30	DAC_DOR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				D	AC	C2D	OR	[11:0)]			
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0

RM0313 Rev 7 292/913



Table 42. DAC register map (continued)and reset values (continued)

Offset	Register name	31	30	29	28	27	26	22	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	2	4	3	2	-	0
0x34	DAC_SR	Res.	Res.	DMAUDR2	Res.	DMAUDR1	Res.																										
	Reset value			0																0													

Refer to Section 2.2 on page 40 for the register boundary addresses.



RM0313 Rev 7 293/913

Comparator (COMP) RM0313

15 Comparator (COMP)

15.1 Introduction

STM32F37xxx devices embed two general purpose comparators COMP1 and COMP2,that can be used either as standalone devices (all terminal are available on I/Os) or combined with the timers.

The comparators can be used for a variety of functions including:

- Wake-up from low-power mode triggered by an analog signal,
- Analog signal conditioning,
- Cycle-by-cycle current control loop when combined with the DAC and a PWM output from a timer.

15.2 COMP main features

- Rail-to-rail comparators
- Each comparator has positive and configurable negative inputs used for flexible voltage selection:
 - 3 I/O pins
 - DAC1
 - Internal reference voltage and three submultiple values (1/4, 1/2, 3/4) provided by scaler (buffered voltage divider)
- Programmable hysteresis
- Programmable speed / consumption
- The outputs can be redirected to an I/O or to timer inputs for triggering:
 - Capture events
 - OCREF_CLR events (for cycle-by-cycle current control)
 - Break events for fast PWM shutdowns
- COMP1 and COMP2 comparators can be combined in a window comparator.
- Each comparator has interrupt generation capability with wake-up from Sleep and Stop modes (through the EXTI controller)

RM0313 Comparator (COMP)

15.3 COMP functional description

15.3.1 COMP block diagram

The block diagram of the comparators is shown in *Figure 52: Comparator 1 and 2 block diagrams*.




Figure 52. Comparator 1 and 2 block diagrams

15.3.2 COMP pins and internal signals

The I/Os used as comparators inputs must be configured in analog mode in the GPIOs registers.

The comparator output can be connected to the I/Os using the alternate function channel given in "Alternate function mapping" table in the datasheet.

The output can also be internally redirected to a variety of timer input for the following purposes:

- Emergency shut-down of PWM signals, using BKIN
- Cycle-by-cycle current control, using OCREF_CLR inputs
- Input capture for timing measures

It is possible to have the comparator output simultaneously redirected internally and externally.

Comparator (COMP) RM0313

15.3.3 COMP reset and clocks

The COMP clock provided by the clock controller is synchronous with the PCLK (APB2 clock).

There is no clock enable control bit provided in the RCC controller.

The clock enable bit is common for both COMP and SYSCFG. However, COMP is only reset by the system reset.

Important: The polarity selection logic and the output redirection to the port works independently from the *PCLK* clock. This allows the comparator to work even in Stop mode.

15.3.4 Comparator LOCK mechanism

The comparators can be used for safety purposes, such as over-current or thermal protection. For applications having specific functional safety requirements, it is necessary to insure that the comparator programming cannot be altered in case of spurious register access or program counter corruption.

For this purpose, the comparator control and status registers can be write-protected (read-only).

Once the programming is completed, using bits 30:16 and 15:0 of COMP_CSR, the COMPx LOCK bit can be set to 1. This causes the whole COMP_CSR register to become read-only, including the COMPx LOCK bit.

The write protection can only be reset by a MCU reset.

15.3.5 Hysteresis

The comparator includes a programmable hysteresis to avoid spurious output transitions in case of noisy signals. The hysteresis can be disabled if it is not needed (for instance when exiting from low-power mode) to be able to force the hysteresis value using external components.




Figure 53. Comparator hysteresis

RM0313 Comparator (COMP)

15.3.6 Power mode

The comparator power consumption versus propagation delay can be adjusted to have the optimum trade-off for a given application. The bits COMPxMODE[1:0] in COMP_CSR register can be programmed as follows:

- 00: High speed / full power
- 01: Medium speed / medium power
- 10: Low speed / low-power
- 11: Very-low speed / ultra-low-power

15.4 COMP interrupts

The comparator outputs are internally connected to the Extended interrupts and events controller. Each comparator has its own EXTI line and can generate either interrupts or events. The same mechanism is used to exit from low-power modes.

Refer to Interrupt and events section for more details.

15.5 COMP registers

15.5.1 COMP control and status register (COMP_CSR)

Address offset: 0x1C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
COMP 2LOCK	COMP 2OUT	COMP [1	2HYST :0]	COMP 2POL	СОМ	P2OUTSI	EL[2:0]	WNDW EN	CO	MP2INSEL	_[2:0]		2MODE :0]	Res.	COMP2 EN
rwo	r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r		rw/r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMP 1LOCK	COMP 1OUT		1HYST :0]	COMP 1POL	COM	P10UTSI	EL[2:0]	Res.	CO	MP1INSEL	_[2:0]		1MODE :0]	COMP1 _INP_D AC	COMP1 EN
rwo	r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r		rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r

Comparator (COMP) RM0313

Bit 31 COMP2LOCK: Comparator 2 lock

This bit is write-once. It is set by software. It can only be cleared by a system reset.

It allows to have all control bits of comparator 2 as read-only.

0: COMP CSR[31:16] bits are read-write.

1: COMP CSR[31:16] bits are read-only.

Bit 30 COMP2OUT: Comparator 2 output

This read-only bit is a copy of comparator 2 output state.

0: Output is low (non-inverting input below inverting input).

1: Output is high (non-inverting input above inverting input).

Bits 29:28 COMP2HYST[1:0] Comparator 2 hysteresis

These bits control the hysteresis level.

00: No hysteresis

01: Low hysteresis

10: Medium hysteresis

11: High hysteresis

Please refer to the electrical characteristics for the hysteresis values.

Bit 27 COMP2POL: Comparator 2 output polarity

This bit is used to invert the comparator 2 output.

0: Output is not inverted

1: Output is inverted

Bits 26:24 COMP2OUTSEL[2:0]: Comparator 2 output selection

These bits select the destination of the comparator output.

000: No selection

001: Timer 16 break input

010: Timer 4 Input capture 1

011: Timer 4 OCrefclear input

100: Timer 2 input capture 4

101: Timer 2 OCrefclear input

110: Timer 3 input capture 1

111: Timer 3 OCrefclear input

Bit 23 WNDWEN: Window mode enable

This bit connects the non-inverting input of COMP2 to COMP1's non-inverting input, which is simultaneously disconnected from PA3.

0: Window mode disabled

1: Window mode enabled

Bits 22:20 COMP2INSEL[2:0]: Comparator 2 inverting input selection

These bits allows to select the source connected to the inverting input of the comparator 2.

000: 1/4 of Vrefint 001: 1/2 of Vrefint 010: 3/4 of Vrefint

011: Vrefint

298/913

100: DAC1 OUT1 output (and PA4 output) 101: Input from PA5 (and DAC1 OUT2 output)

110: Input from PA2

111: Input from PA6 (and DAC2 OUT1 output)

RM0313 Comparator (COMP)

Bits 19:18 COMP2MODE[1:0]: Comparator 2 mode

These bits control the operating mode of the comparator2 and allows to adjust the speed/consumption.

00: High speed/

01: Medium speed

10: Low-power

11: Ultra-low-power

Bit 17 Reserved, must be kept at reset value.

Bit 16 COMP2EN: Comparator 2 enable

This bit switches ON/OFF the comparator2.

0: Comparator 2 disabled

1: Comparator 2 enabled

Bit 15 COMP1LOCK: Comparator 1 lock

This bit is write-once. It is set by software. It can only be cleared by a system reset.

It allows to have all control bits of comparator 1 as read-only.

0: COMP_CSR[15:0] bits are read-write.

1: COMP_CSR[15:0] bits are read-only.

Bit 14 COMP1OUT: Comparator 1 output

This read-only bit is a copy of comparator 1 output state.

0: Output is low (non-inverting input below inverting input).

1: Output is high (non-inverting input above inverting input).

Bits 13:12 COMP1HYST[1:0] Comparator 1 hysteresis

These bits are controlling the hysteresis level.

00: No hysteresis

01: Low hysteresis

10: Medium hysteresis

11: High hysteresis

Please refer to the electrical characteristics for the hysteresis values.

Bit 11 COMP1POL: Comparator 1 output polarity

This bit is used to invert the comparator 1 output.

0: output is not inverted

1: output is inverted

Bits 10:8 **COMP1OUTSEL[2:0]**: Comparator 1 output selection

These bits selects the destination of the comparator 1 output.

000: no selection

001: Timer 15 break input

010: Timer 3 Input capture 1

011: Timer 3 OCrefclear input

100: Timer 2 input capture 4

101: Timer 2 OCrefclear input

110: Timer 5 input capture 4

111: Timer 5 OCrefclear input

Bit 7 Reserved, must be kept at reset value.



RM0313 Rev 7 299/913

Comparator (COMP) RM0313

Bits 6:4 COMP1INSEL[2:0]: Comparator 1 inverting input selection

These bits select the source connected to the inverting input of the comparator 1.

000: 1/4 of Vrefint 001: 1/2 of Vrefint 010: 3/4 of Vrefint 011: Vrefint

100: DAC1_OUT1output (and PA4)

101: Input from PA5 (and DAC1_OUT2 output)

110: Input from PA0

111: Input from PA6 (and DAC2 OUT1 output)

Bits 3:2 COMP1MODE[1:0]: Comparator 1 mode

These bits control the operating mode of the comparator1 and allows to adjust the speed/consumption.

00: High speed / full power

01: Medium speed / medium power

10: Low speed / low-power

11: Very-low speed / ultra-low-power

Bit 1 COMP1_INP_DAC: Comparator 1 non-inverting input connection to DAC output.

This bit closes a switch between comparator 1 non-inverting input on PA0 and PA4 (DAC) I/O.

0: Switch open

1: Switch closed

Note: This switch is solely intended to redirect signals onto high impedance input, such as COMP1 non-inverting input (highly resistive switch).

Bit 0 COMP1EN: Comparator 1 enable

This bit switches COMP1 ON/OFF.

0: Comparator 1 disabled

1: Comparator 1 enabled

15.5.2 COMP register map

The following table summarizes the comparator registers.

Table 43. COMP register map and reset values

Offset	Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	7	1	0
0x1C	COMP_CSR	COMP2LOCK	COMP2OUT	COMP2HYST[1-0]		COMP2POL		COMP2OUTSEL[2:0]		WNDWEN		COMP2INSEL[2:0]		COMP2MODEI1-01		Res.	COMP2EN	COMP1LOCK	COMP10UT	10-11TSYH19MOD	<u>:</u>)	COMP1POL		COMP1OUTSEL[2:0]		Res.		COMP1INSEL[2:0]		COMP1MODE[1:0]		COMP1_INP_DAC	COMP1EN
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.

16 **General-purpose timers (TIM2 to TIM5, TIM19)**

16.1 TIM2 to TIM5/TIM19 introduction

The general-purpose timers consist of a 16-bit or 32-bit auto-reload counter driven by a programmable prescaler.

They may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare and PWM).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The timers are completely independent, and do not share any resources. They can be synchronized together as described in Section 16.3.15.

16.2 TIM2 to TIM5/TIM19 main features

General-purpose TIMx timer features include:

- 16-bit (TIM3, TIM4, and TIM19) or 32-bit (TIM2 and TIM5) up, down, up/down autoreload counter.
- 16-bit programmable prescaler used to divide (also "on the fly") the counter clock frequency by any factor between 1 and 65535.
- Up to 4 independent channels for:
 - Input capture
 - Output compare
 - PWM generation (Edge- and Center-aligned modes)
 - One-pulse mode output
- Synchronization circuit to control the timer with external signals and to interconnect several timers.
- Interrupt/DMA generation on the following events:
 - Update: counter overflow/underflow, counter initialization (by software or internal/external trigger)
 - Trigger event (counter start, stop, initialization or count by internal/external trigger)
 - Input capture
 - Output compare
- Supports incremental (quadrature) encoder and hall-sensor circuitry for positioning purposes
- Trigger input for external clock or cycle-by-cycle current management






Figure 54. General-purpose timer block diagram



RM0313 Rev 7 303/913

16.3 TIM2 to TIM5/TIM19 functional description

16.3.1 Time-base unit

The main block of the programmable timer is a 16-bit/32-bit counter with its related autoreload register. The counter can count up, down or both up and down but also down or both up and down. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:

- Counter Register (TIMx CNT)
- Prescaler Register (TIMx PSC):
- Auto-Reload Register (TIMx ARR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter reaches the overflow (or underflow when downcounting) and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detail for each configuration.

The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (CEN) in TIMx_CR1 register is set (refer also to the slave mode controller description to get more details on counter enabling).

Note that the actual counter enable signal CNT EN is set 1 clock cycle after CEN.

Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit/32-bit register (in the TIMx_PSC register). It can be changed on the fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.

Figure 55 and *Figure 16.3.2* give some examples of the counter behavior when the prescaler ratio is changed on the fly:






Figure 55. Counter timing diagram with prescaler division change from 1 to 2





16.3.2 Counter modes

Upcounting mode

In upcounting mode, the counter counts from 0 to the auto-reload value (content of the TIMx ARR register), then restarts from 0 and generates a counter overflow event.

An Update event can be generated at each counter overflow or by setting the UG bit in the TIMx EGR register (by software or by using the slave mode controller).

The UEV event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIMx CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (content of the TIMX PSC register)
- The auto-reload shadow register is updated with the preload value (TIMx_ARR)

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.




Figure 57. Counter timing diagram, internal clock divided by 1








Figure 58. Counter timing diagram, internal clock divided by 2









Figure 60. Counter timing diagram, internal clock divided by N








Figure 62. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded)

Downcounting mode

In downcounting mode, the counter counts from the auto-reload value (content of the TIMx_ARR register) down to 0, then restarts from the auto-reload value and generates a counter underflow event.

An Update event can be generate at each counter underflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller)

The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter restarts from the current auto-reload value, whereas the counter of the prescaler restarts from 0 (but the prescale rate doesn't change).

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that the auto-reload is updated before the counter is reloaded, so that the next period is the expected one.

57

RM0313 Rev 7 309/913

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.






Figure 63. Counter timing diagram, internal clock divided by 1









Figure 65. Counter timing diagram, internal clock divided by 4








Figure 67. Counter timing diagram, Update event when repetition counter is not used

Center-aligned mode (up/down counting)

In center-aligned mode, the counter counts from 0 to the auto-reload value (content of the $TIMx_ARR$ register) – 1, generates a counter overflow event, then counts from the auto-reload value down to 1 and generates a counter underflow event. Then it restarts counting from 0.

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are not equal to '00'. The Output compare interrupt flag of channels configured in output is set when: the counter counts down (Center aligned mode 1, CMS = "01"), the counter counts up (Center aligned mode 2, CMS = "10") the counter counts up and down (Center aligned mode 3, CMS = "11").

In this mode, the direction bit (DIR from TIMx_CR1 register) cannot be written. It is updated by hardware and gives the current direction of the counter.

The update event can be generated at each counter overflow and at each counter underflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event. In this case, the counter restarts counting from 0, as well as the counter of the prescaler.

The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter continues counting up and down, based on the current auto-reload value.

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or




DMA request is sent). This is to avoid generating both update and capture interrupt when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that if the update source is a counter overflow, the autoreload is updated before the counter is reloaded, so that the next period is the expected one (the counter is loaded with the new value).

The following figures show some examples of the counter behavior for different clock frequencies.



 Here, center-aligned mode 1 is used (for more details refer to Section 16.4.1: TIMx control register 1 (TIMx_CR1) on page 344).



RM0313 Rev 7 313/913





Figure 69. Counter timing diagram, internal clock divided by 2





1. Center-aligned mode 2 or 3 is used with an UIF on overflow.





Figure 71. Counter timing diagram, internal clock divided by N








Figure 73. Counter timing diagram, Update event with ARPE=1 (counter overflow)

16.3.3 Clock selection

The counter clock can be provided by the following clock sources:

- Internal clock (CK_INT)
- External clock mode1: external input pin (Tlx)
- External clock mode2: external trigger input (ETR)
- Internal trigger inputs (ITRx): using one timer as prescaler for another timer. Refer to : Using one timer as prescaler for another timer on page 338 for more details.

Internal clock source (CK_INT)

If the slave mode controller is disabled (SMS=000 in the TIMx_SMCR register), then the CEN, DIR (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software (except UG which remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock CK_INT.

Figure 74 shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.




Figure 74. Control circuit in normal mode, internal clock divided by 1

External clock source mode 1

This mode is selected when SMS=111 in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input.




Figure 75. TI2 external clock connection example

For example, to configure the upcounter to count in response to a rising edge on the TI2 input, use the following procedure:

- 1. Configure channel 2 to detect rising edges on the TI2 input by writing CC2S= '01 in the TIMx_CCMR1 register.
- 2. Configure the input filter duration by writing the IC2F[3:0] bits in the TIMx_CCMR1 register (if no filter is needed, keep IC2F=0000).

Note: The capture prescaler is not used for triggering, so it does not need to be configured.

- 3. Select rising edge polarity by writing CC2P=0 and CC2NP=0 in the TIMx_CCER register.
- 4. Configure the timer in external clock mode 1 by writing SMS=111 in the TIMx_SMCR register.
- 5. Select TI2 as the input source by writing TS=110 in the TIMx SMCR register.
- 6. Enable the counter by writing CEN=1 in the TIMx_CR1 register.

When a rising edge occurs on TI2, the counter counts once and the TIF flag is set.

The delay between the rising edge on TI2 and the actual clock of the counter is due to the resynchronization circuit on TI2 input.




Figure 76. Control circuit in external clock mode 1


External clock source mode 2

This mode is selected by writing ECE=1 in the TIMx_SMCR register.

The counter can count at each rising or falling edge on the external trigger input ETR.

Figure 77 gives an overview of the external trigger input block.

Figure 77. External trigger input block



For example, to configure the upcounter to count each 2 rising edges on ETR, use the following procedure:

- As no filter is needed in this example, write ETF[3:0]=0000 in the TIMx SMCR register.
- 2. Set the prescaler by writing ETPS[1:0]=01 in the TIMx SMCR register
- Select rising edge detection on the ETR pin by writing ETP=0 in the TIMx_SMCR register
- 4. Enable external clock mode 2 by writing ECE=1 in the TIMx_SMCR register.
- 5. Enable the counter by writing CEN=1 in the TIMx_CR1 register.

The counter counts once each 2 ETR rising edges.

The delay between the rising edge on ETR and the actual clock of the counter is due to the resynchronization circuit on the ETRP signal.




Figure 78. Control circuit in external clock mode 2

16.3.4 Capture/compare channels

Each Capture/Compare channel is built around a capture/compare register (including a shadow register), a input stage for capture (with digital filter, multiplexing and prescaler) and an output stage (with comparator and output control).

The following figure gives an overview of one Capture/Compare channel.

The input stage samples the corresponding TIx input to generate a filtered signal TIxF. Then, an edge detector with polarity selection generates a signal (TIxFPx) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICxPS).




Figure 79. Capture/compare channel (example: channel 1 input stage)

The output stage generates an intermediate waveform which is then used for reference: OCxRef (active high). The polarity acts at the end of the chain.




Figure 80. Capture/compare channel 1 main circuit




Figure 81. Output stage of capture/compare channel (channel 1)

The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register.

In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

16.3.5 Input capture mode

In Input capture mode, the Capture/Compare Registers (TIMx CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCXIF flag (TIMx SR register) is set and an interrupt or a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was already high, then the over-capture flag CCxOF (TIMx SR register) is set. CCxIF can be cleared by software by writing it to 0 or by reading the captured data stored in the TIMx CCRx register. CCxOF is cleared when it is written with 0.

The following example shows how to capture the counter value in TIMx CCR1 when TI1 input rises. To do this, use the following procedure:

- Select the active input: TIMx_CCR1 must be linked to the TI1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx CCR1 register becomes read-only.
- Program the appropriate input filter duration in relation with the signal connected to the timer (when the input is one of the TIx (ICxF bits in the TIMx_CCMRx register). Let's imagine that, when toggling, the input signal is not stable during at must 5 internal clock cycles. We must program a filter duration longer than these 5 clock cycles. We can validate a transition on TI1 when 8 consecutive samples with the new level have been



- detected (sampled at f_{DTS} frequency). Then write IC1F bits to 0011 in the TIMx CCMR1 register.
- 3. Select the edge of the active transition on the TI1 channel by writing the CC1P and CC1NP bits to 00 in the TIMx_CCER register (rising edge in this case).
- 4. Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to 00 in the TIMx_CCMR1 register).
- 5. Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx_CCER register.
- If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the TIMx_DIER register.

When an input capture occurs:

- The TIMx_CCR1 register gets the value of the counter on the active transition.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.
- A DMA request is generated depending on the CC1DE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which could happen after reading the flag and before reading the data.

Note:

IC interrupt and/or DMA requests can be generated by software by setting the corresponding CCxG bit in the TIMx EGR register.



RM0313 Rev 7

323/913

16.3.6 **PWM** input mode

This mode is a particular case of input capture mode. The procedure is the same except:

- Two ICx signals are mapped on the same TIx input.
- These 2 ICx signals are active on edges with opposite polarity.
- One of the two TIxFP signals is selected as trigger input and the slave mode controller is configured in reset mode.

For example, one can measure the period (in TIMx CCR1 register) and the duty cycle (in TIMx CCR2 register) of the PWM applied on TI1 using the following procedure (depending on CK INT frequency and prescaler value):

- Select the active input for TIMx CCR1: write the CC1S bits to 01 in the TIMx CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP1 (used both for capture in TIMx CCR1 and counter 2. clear): write the CC1P to '0' and the CC1NP bit to '0' (active on rising edge).
- 3. Select the active input for TIMx CCR2: write the CC2S bits to 10 in the TIMx CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP2 (used for capture in TIMx CCR2): write the CC2P bit to '1' and the CC2NP bit to '0' (active on falling edge).
- Select the valid trigger input: write the TS bits to 101 in the TIMx SMCR register (TI1FP1 selected).
- 6. Configure the slave mode controller in reset mode: write the SMS bits to 100 in the TIMx SMCR register.
- Enable the captures: write the CC1E and CC2E bits to '1 in the TIMx CCER register.




Figure 82. PWM input mode timing

16.3.7 Forced output mode

In output mode (CCxS bits = 00 in the TIMx_CCMRx register), each output compare signal (OCxREF and then OCx) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal (OCxREF/OCx) to its active level, one just needs to write 101 in the OCxM bits in the corresponding TIMx CCMRx register. Thus OCxREF is forced high (OCxREF is always active high) and OCx get opposite value to CCxP polarity bit.



e.g.: CCxP=0 (OCx active high) => OCx is forced to high level.

OCxREF signal can be forced low by writing the OCxM bits to 100 in the TIMx_CCMRx register.

Anyway, the comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt and DMA requests can be sent accordingly. This is described in the Output Compare Mode section.

16.3.8 Output compare mode

This function is used to control an output waveform or indicating when a period of time has elapsed.

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP bit in the TIMx_CCER register). The output pin can keep its level (OCXM=000), be set active (OCxM=001), be set inactive (OCxM=010) or can toggle (OCxM=011) on match.
- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the TIMx_DIER register).
- Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request selection).

The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register.

In output compare mode, the update event UEV has no effect on OCxREF and OCx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One-pulse mode).

Procedure:

- 1. Select the counter clock (internal, external, prescaler).
- 2. Write the desired data in the TIMx_ARR and TIMx_CCRx registers.
- Set the CCxIE and/or CCxDE bits if an interrupt and/or a DMA request is to be generated.
- 4. Select the output mode. For example, one must write OCxM=011, OCxPE=0, CCxP=0 and CCxE=1 to toggle OCx output pin when CNT matches CCRx, CCRx preload is not used, OCx is enabled and active high.
- 5. Enable the counter by setting the CEN bit in the TIMx CR1 register.

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE=0, else TIMx_CCRx shadow register is updated only at the next update event UEV). An example is given in *Figure 83*.






Figure 83. Output compare mode, toggle on OC1.

16.3.9 **PWM** mode

Pulse width modulation mode allows to generate a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx CCRx register.

The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing 110 (PWM mode 1) or '111 (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register (in upcounting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, all registers must be initialized by setting the UG bit in the TIMx EGR register.

OCx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. OCx output is enabled by the CCxE bit in the TIMx_CCER register. Refer to the TIMx_CCERx register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether TIMx_CCRx \leq TIMx_CNT or TIMx_CNT \leq TIMx_CCRx (depending on the direction of the counter). However, to comply with the OCREF_CLR functionality (OCREF can be cleared by an external event through the ETR signal until the next PWM period), the OCREF signal is asserted only:

- When the result of the comparison changes, or
- When the output compare mode (OCxM bits in TIMx_CCMRx register) switches from the "frozen" configuration (no comparison, OCxM='000) to one of the PWM modes (OCxM='110 or '111).

This forces the PWM by software while the timer is running.



The timer is able to generate PWM in edge-aligned mode or center-aligned mode depending on the CMS bits in the TIMx CR1 register.

PWM edge-aligned mode

Upcounting configuration

Upcounting is active when the DIR bit in the TIMx_CR1 register is low. Refer to Section: Upcounting mode on page 306.

In the following example, we consider PWM mode 1. The reference PWM signal OCxREF is high as long as TIMx_CNT <TIMx_CCRx else it becomes low. If the compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then OCxREF is held at '1. If the compare value is 0 then OCxREF is held at '0. *Figure 84* shows some edge-aligned PWM waveforms in an example where TIMx_ARR=8.




Figure 84. Edge-aligned PWM waveforms (ARR=8)

Downcounting configuration

Downcounting is active when DIR bit in TIMx_CR1 register is high. Refer to Section: Downcounting mode on page 309.

In PWM mode 1, the reference signal OCxREF is low as long as TIMx_CNT>TIMx_CCRx else it becomes high. If the compare value in TIMx_CCRx is greater than the auto-reload value in TIMx_ARR, then OCxREF is held at '1.0% PWM is not possible in this mode.

PWM center-aligned mode

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are different from '00 (all the remaining configurations having the same effect on the OCxREF/OCx signals).



RM0313 Rev 7 327/913

The compare flag is set when the counter counts up, when it counts down or both when it counts up and down depending on the CMS bits configuration. The direction bit (DIR) in the TIMx_CR1 register is updated by hardware and must not be changed by software. Refer to Section: Center-aligned mode (up/down counting) on page 312.

Figure 85 shows some center-aligned PWM waveforms in an example where:

- TIMx_ARR=8,
- PWM mode is the PWM mode 1,
- The flag is set when the counter counts down corresponding to the center-aligned mode 1 selected for CMS=01 in TIMx_CR1 register.




Figure 85. Center-aligned PWM waveforms (ARR=8)

Hints on using center-aligned mode:

When starting in center-aligned mode, the current up-down configuration is used. It
means that the counter counts up or down depending on the value written in the DIR bit

in the TIMx_CR1 register. Moreover, the DIR and CMS bits must not be changed at the same time by the software.

- Writing to the counter while running in center-aligned mode is not recommended as it can lead to unexpected results. In particular:
 - The direction is not updated if a value greater than the auto-reload value is written in the counter (TIMx_CNT>TIMx_ARR). For example, if the counter was counting up, it continues to count up.
 - The direction is updated if 0 or the TIMx_ARR value is written in the counter but no Update Event UEV is generated.
- The safest way to use center-aligned mode is to generate an update by software (setting the UG bit in the TIMx_EGR register) just before starting the counter and not to write the counter while it is running.

16.3.10 One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. One-pulse mode is selected by setting the OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

- In upcounting: CNT<CCRx ≤ ARR (in particular, 0<CCRx),
- In downcounting: CNT>CCRx.




Figure 86. Example of one-pulse mode.

For example one may want to generate a positive pulse on OC1 with a length of t_{PULSE} and after a delay of t_{DFLAY} as soon as a positive edge is detected on the TI2 input pin.

Let's use TI2FP2 as trigger 1:

- 1. Map TI2FP2 on TI2 by writing CC2S=01 in the TIMx CCMR1 register.
- 2. TI2FP2 must detect a rising edge, write CC2P=0 and CC2NP='0' in the TIMx_CCER register.
- 3. Configure TI2FP2 as trigger for the slave mode controller (TRGI) by writing TS=110 in the TIMx SMCR register.
- 4. TI2FP2 is used to start the counter by writing SMS to '110 in the TIMx_SMCR register (trigger mode).

The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The t_{DELAY} is defined by the value written in the TIMx_CCR1 register.
- The t_{PULSE} is defined by the difference between the auto-reload value and the compare value (TIMx_ARR - TIMx_CCR1+1).
- Let's say one want to build a waveform with a transition from '0 to '1 when a compare match occurs and a transition from '1 to '0 when the counter reaches the auto-reload value. To do this PWM mode 2 must be enabled by writing OC1M=111 in the TIMx_CCMR1 register. Optionally the preload registers can be enabled by writing OC1PE=1 in the TIMx_CCMR1 register and ARPE in the TIMx_CR1 register. In this case one has to write the compare value in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the UG bit and wait for external trigger event on TI2. CC1P is written to '0 in this example.

In our example, the DIR and CMS bits in the TIMx_CR1 register should be low.

Since only 1 pulse (Single mode) is needed, a 1 must be written in the OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0). When OPM bit in the TIMx_CR1 register is set to '0', so the Repetitive Mode is selected.

Particular case: OCx fast enable:

In One-pulse mode, the edge detection on TIx input set the CEN bit which enables the counter. Then the comparison between the counter and the compare value makes the output toggle. But several clock cycles are needed for these operations and it limits the minimum delay t_{DELAY} min we can get.

If one wants to output a waveform with the minimum delay, the OCxFE bit can be set in the TIMx_CCMRx register. Then OCxRef (and OCx) is forced in response to the stimulus, without taking in account the comparison. Its new level is the same as if a compare match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.

16.3.11 Clearing the OCxREF signal on an external event

- The external trigger prescaler should be kept off: bits ETPS[1:0] in the TIMx_SMCR register are cleared to 00.
- 2. The external clock mode 2 must be disabled: bit ECE in the TIMx_SMCR register is cleared to 0.
- The external trigger polarity (ETP) and the external trigger filter (ETF) can be configured according to the application's needs.



Counter (CNT)

ETRF

OCxREF
(OCxCE = '0')

OCxREF
(OCxCE = '1')

Figure 87 shows the behavior of the OCxREF signal when the ETRF input becomes high, for both values of the OCxCE enable bit. In this example, the timer TIMx is programmed in PWM mode.

1. In case of a PWM with a 100% duty cycle (if CCRx>ARR), OCxREF is enabled again at the next counter overflow

OCxREF CLR

becomes high

OCxREF CLR

still high

MS33105V1

16.3.12 Encoder interface mode

To select Encoder Interface mode write SMS='001 in the TIMx_SMCR register if the counter is counting on TI2 edges only, SMS=010 if it is counting on TI1 edges only and SMS=011 if it is counting on both TI1 and TI2 edges.

Select the TI1 and TI2 polarity by programming the CC1P and CC2P bits in the TIMx_CCER register. CC1NP and CC2NP must be kept cleared. When needed, the input filter can be programmed as well.

The two inputs TI1 and TI2 are used to interface to an incremental encoder. Refer to *Table 44*. The counter is clocked by each valid transition on TI1FP1 or TI2FP2 (TI1 and TI2 after input filter and polarity selection, TI1FP1=TI1 if not filtered and not inverted, TI2FP2=TI2 if not filtered and not inverted) assuming that it is enabled (CEN bit in TIMx_CR1 register written to '1). The sequence of transitions of the two inputs is evaluated and generates count pulses as well as the direction signal. Depending on the sequence the counter counts up or down, the DIR bit in the TIMx_CR1 register is modified by hardware accordingly. The DIR bit is calculated at each transition on any input (TI1 or TI2), whatever the counter is counting on TI1 only, TI2 only or both TI1 and TI2.

Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value in the TIMx ARR register (0 to ARR or ARR down to 0 depending on the direction). So the



RM0313 Rev 7 331/913

TIMx_ARR must be configured before starting. In the same way, the capture, compare, prescaler, trigger output features continue to work as normal.

In this mode, the counter is modified automatically following the speed and the direction of the incremental encoder and its content, therefore, always represents the encoder's position. The count direction correspond to the rotation direction of the connected sensor. The table summarizes the possible combinations, assuming TI1 and TI2 do not switch at the same time.

A ativo adas	Level on opposite	TI1FP1	signal	TI2FP2	signal
Active edge	signal (TI1FP1 for TI2, TI2FP2 for TI1)	Rising	Falling	Rising	Falling
Counting on	High	Down	Up	No Count	No Count
TI1 only	Low	Up	Down	No Count	No Count
Counting on	High	No Count	No Count	Up	Down
TI2 only	Low	No Count	No Count	Down	Up
Counting on	High	Down	Up	Up	Down
TI1 and TI2	Low	Up	Down	Down	Up

Table 44. Counting direction versus encoder signals

An external incremental encoder can be connected directly to the MCU without external interface logic. However, comparators are normally be used to convert the encoder's differential outputs to digital signals. This greatly increases noise immunity. The third encoder output which indicate the mechanical zero position, may be connected to an external interrupt input and trigger a counter reset.

Figure 88 gives an example of counter operation, showing count signal generation and direction control. It also shows how input jitter is compensated where both edges are selected. This might occur if the sensor is positioned near to one of the switching points. For this example we assume that the configuration is the following:

- CC1S= 01 (TIMx CCMR1 register, TI1FP1 mapped on TI1)
- CC2S= 01 (TIMx CCMR1 register, TI2FP2 mapped on TI2)
- CC1P=0, CC1NP = '0' (TIMx_CCER register, TI1FP1 noninverted, TI1FP1=TI1)
- CC2P=0, CC2NP = '0' (TIMx CCER register, TI2FP2 noninverted, TI2FP2=TI2)
- SMS= 011 (TIMx_SMCR register, both inputs are active on both rising and falling edges)
- CEN= 1 (TIMx CR1 register, Counter is enabled)




Figure 88. Example of counter operation in encoder interface mode

Figure 89 gives an example of counter behavior when TI1FP1 polarity is inverted (same configuration as above except CC1P=1).




Figure 89. Example of encoder interface mode with TI1FP1 polarity inverted

The timer, when configured in Encoder Interface mode provides information on the sensor's current position. Dynamic information can be obtained (speed, acceleration, deceleration) by measuring the period between two encoder events using a second timer configured in capture mode. The output of the encoder which indicates the mechanical zero can be used for this purpose. Depending on the time between two events, the counter can also be read at regular times. This can be done by latching the counter value into a third input capture register if available (then the capture signal must be periodic and can be generated by another timer). when available, it is also possible to read its value through a DMA request generated by a Real-Time clock.

16.3.13 Timer input XOR function

The TI1S bit in the TIMx_CR2 register, allows the input filter of channel 1 to be connected to the output of a XOR gate, combining the three input pins TIMx CH1 to TIMx CH3.

The XOR output can be used with all the timer input functions such as trigger or input capture.



RM0313 Rev 7 333/913

16.3.14 Timers and external trigger synchronization

The TIMx Timers can be synchronized with an external trigger in several modes: Reset mode, Gated mode and Trigger mode.

Slave mode: Reset mode

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx_ARR, TIMx_CCRx) are updated.

In the following example, the upcounter is cleared in response to a rising edge on TI1 input:

- Configure the channel 1 to detect rising edges on TI1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S = 01 in the TIMx_CCMR1 register. Write CC1P=0 and CC1NP=0 in TIMx_CCER register to validate the polarity (and detect rising edges only).
- Configure the timer in reset mode by writing SMS=100 in TIMx_SMCR register. Select TI1 as the input source by writing TS=101 in TIMx_SMCR register.
- Start the counter by writing CEN=1 in the TIMx CR1 register.

The counter starts counting on the internal clock, then behaves normally until TI1 rising edge. When TI1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA request can be sent if enabled (depending on the TIE and TDE bits in TIMx_DIER register).

The following figure shows this behavior when the auto-reload register TIMx_ARR=0x36. The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.




Figure 90. Control circuit in reset mode

Slave mode: Gated mode

The counter can be enabled depending on the level of a selected input.

In the following example, the upcounter counts only when TI1 input is low:

- Configure the channel 1 to detect low levels on TI1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S=01 in TIMx CCMR1 register. Write CC1P=1 and CC1NP=0 in TIMx CCER register to validate the polarity (and detect low level only).
- Configure the timer in gated mode by writing SMS=101 in TIMx_SMCR register. Select TI1 as the input source by writing TS=101 in TIMx SMCR register.
- Enable the counter by writing CEN=1 in the TIMx_CR1 register (in gated mode, the counter doesn't start if CEN=0, whatever is the trigger input level).

The counter starts counting on the internal clock as long as TI1 is low and stops as soon as TI1 becomes high. The TIF flag in the TIMx_SR register is set both when the counter starts or stops.

The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on TI1 input.




Figure 91. Control circuit in gated mode

The configuration "CCxP=CCxNP=1" (detection of both rising and falling edges) does not have any effect in gated mode because gated mode acts on a level and not on an edge.

Slave mode: Trigger mode

The counter can start in response to an event on a selected input.

In the following example, the upcounter starts in response to a rising edge on TI2 input:

- Configure the channel 2 to detect rising edges on TI2. Configure the input filter duration (in this example, we do not need any filter, so we keep IC2F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. CC2S bits are selecting the input capture source only, CC2S=01 in TIMx_CCMR1 register. Write CC2P=1 and CC2NP=0 in TIMx_CCER register to validate the polarity (and detect low level only).
- 2. Configure the timer in trigger mode by writing SMS=110 in TIMx_SMCR register. Select TI2 as the input source by writing TS=110 in TIMx_SMCR register.

When a rising edge occurs on TI2, the counter starts counting on the internal clock and the TIF flag is set.

The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI2 input.




Figure 92. Control circuit in trigger mode

Slave mode: External Clock mode 2 + trigger mode

The external clock mode 2 can be used in addition to another slave mode (except external clock mode 1 and encoder mode). In this case, the ETR signal is used as external clock input, and another input can be selected as trigger input when operating in reset mode, gated mode or trigger mode. It is recommended not to select ETR as TRGI through the TS bits of TIMx_SMCR register.

In the following example, the upcounter is incremented at each rising edge of the ETR signal as soon as a rising edge of TI1 occurs:

- Configure the external trigger input circuit by programming the TIMx_SMCR register as follows:
 - ETF = 0000: no filter
 - ETPS=00: prescaler disabled
 - ETP=0: detection of rising edges on ETR and ECE=1 to enable the external clock mode 2.
- 2. Configure the channel 1 as follows, to detect rising edges on TI:
 - IC1F=0000: no filter.
 - The capture prescaler is not used for triggering and does not need to be configured.
 - CC1S=01in TIMx CCMR1 register to select only the input capture source
 - CC1P=0 and CC1NP=0 in TIMx_CCER register to validate the polarity (and detect rising edge only).
- 3. Configure the timer in trigger mode by writing SMS=110 in TIMx_SMCR register. Select TI1 as the input source by writing TS=101 in TIMx_SMCR register.

A rising edge on TI1 enables the counter and sets the TIF flag. The counter then counts on ETR rising edges.

The delay between the rising edge of the ETR signal and the actual reset of the counter is due to the resynchronization circuit on ETRP input.




Figure 93. Control circuit in external clock mode 2 + trigger mode

5

337/913

16.3.15 **Timer synchronization**

The TIMx timers are linked together internally for timer synchronization or chaining. When one Timer is configured in Master Mode, it can reset, start, stop or clock the counter of another Timer configured in Slave Mode.

Figure 94: Master/Slave timer example presents an overview of the trigger selection and the master mode selection blocks.

Note:

The clock of the slave timer must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.

Using one timer as prescaler for another timer

TIMx TIMy Clock TS SMS MMS UEV Master Slave TRGO' ITR1 CK PSC mode mode control control Prescaler Counter Prescaler Counter Input election MS33136V1

Figure 94. Master/Slave timer example

For example, Timer x can be configured to act as a prescaler for Timer y. Refer to Figure 94. To do this, follow the sequence below:

- Configure Timer x in master mode so that it outputs a periodic trigger signal on each update event UEV. If MMS=010 is written in the TIMx_CR2 register, a rising edge is output on TRGO1 each time an update event is generated.
- To connect the TRGO1 output of Timer x to Timer y, Timer y must be configured in slave mode using ITR1 as internal trigger. This is selected through the TS bits in the TIMy SMCR register (writing TS=000).
- Then the slave mode controller must be put in external clock mode 1 (write SMS=111 in the TIMy_SMCR register). This causes Timer y to be clocked by the rising edge of the periodic Timer x trigger signal (which correspond to the timer x counter overflow).
- Finally both timers must be enabled by setting their respective CEN bits (TIMx CR1 register).

Note:

If OCx is selected on Timer x as trigger output (MMS=1xx), its rising edge is used to clock the counter of timer y.

Using one timer to enable another timer

In this example, we control the enable of Timer y with the output compare 1 of Timer x. Refer to Figure 94 for connections. Timer y counts on the divided internal clock only when OC1REF of Timer x is high. Both counter clock frequencies are divided by 3 by the prescaler compared to CK_INT (f_{CK} CNT = f_{CK} INT/3).

- Configure Timer x master mode to send its Output Compare 1 Reference (OC1REF) signal as trigger output (MMS=100 in the TIMx_CR2 register).
- 2. Configure the Timer x OC1REF waveform (TIMx_CCMR1 register).
- 3. Configure Timer y to get the input trigger from Timer x (TS=000 in the TIMy_SMCR register).
- 4. Configure Timer y in gated mode (SMS=101 in TIMy_SMCR register).
- Enable Timer y by writing '1 in the CEN bit (TIMy_CR1 register).
- 6. Start Timer x by writing '1 in the CEN bit (TIMx_CR1 register).

Note: The counter 2 clock is not synchronized with counter 1, this mode only affects the Timer y counter enable signal.




Figure 95. Gating timer y with OC1REF of timer x

In the example in *Figure 95*, the Timer y counter and prescaler are not initialized before being started. So they start counting from their current value. It is possible to start from a given value by resetting both timers before starting Timer x. Then any value can be written in the timer counters. The timers can easily be reset by software using the UG bit in the TIMx_EGR registers.

In the next example, we synchronize Timer x and Timer y. Timer x is the master and starts from 0. Timer y is the slave and starts from 0xE7. The prescaler ratio is the same for both timers. Timer y stops when Timer x is disabled by writing '0 to the CEN bit in the TIMy_CR1 register:

- 1. Configure Timer x master mode to send its Output Compare 1 Reference (OC1REF) signal as trigger output (MMS=100 in the TIMx_CR2 register).
- 2. Configure the Timer x OC1REF waveform (TIMx_CCMR1 register).
- 3. Configure Timer y to get the input trigger from Timer x (TS=000 in the TIMy_SMCR register).
- 4. Configure Timer v in gated mode (SMS=101 in TIMy SMCR register).
- 5. Reset Timer x by writing '1 in UG bit (TIMx_EGR register).
- 6. Reset Timer y by writing '1 in UG bit (TIMy_EGR register).
- 7. Initialize Timer y to 0xE7 by writing '0xE7' in the timer y counter (TIMy CNTL).
- 8. Enable Timer y by writing '1 in the CEN bit (TIMy_CR1 register).
- 9. Start Timer x by writing '1 in the CEN bit (TIMx_CR1 register).
- 10. Stop Timer x by writing '0 in the CEN bit (TIMx_CR1 register).



RM0313 Rev 7 339/913




Figure 96. Gating timer y with Enable of timer x

Using one timer to start another timer

In this example, we set the enable of Timer y with the update event of Timer x. Refer to Figure 94 for connections. Timer y starts counting from its current value (which can be nonzero) on the divided internal clock as soon as the update event is generated by Timer x. When Timer y receives the trigger signal its CEN bit is automatically set and the counter counts until we write '0 to the CEN bit in the TIM2_CR1 register. Both counter clock frequencies are divided by 3 by the prescaler compared to CK_INT ($f_{CK-CNT} = f_{CK_INT}/3$).

- Configure Timer x master mode to send its Update Event (UEV) as trigger output (MMS=010 in the TIMx_CR2 register).
- Configure the Timer x period (TIMx ARR registers).
- Configure Timer y to get the input trigger from Timer x (TS=000 in the TIMy_SMCR register).
- 4. Configure Timer y in trigger mode (SMS=110 in TIMy SMCR register).
- Start Timer x by writing '1 in the CEN bit (TIMx CR1 register).

RM0313 Rev 7 340/913






Figure 97. Triggering timer y with update of timer x

As in the previous example, both counters can be initialized before starting counting. *Figure 98* shows the behavior with the same configuration as in *Figure 97* but in trigger mode instead of gated mode (SMS=110 in the TIMy_SMCR register).




Figure 98. Triggering timer y with Enable of timer x

Starting 2 timers synchronously in response to an external trigger

In this example, we set the enable of timer x when its TI1 input rises, and the enable of Timer y with the enable of Timer x. Refer to *Figure 94* for connections. To ensure the counters are aligned, Timer x must be configured in Master/Slave mode (slave with respect to TI1, master with respect to Timer y):

- 1. Configure Timer x master mode to send its Enable as trigger output (MMS=001 in the TIMx_CR2 register).
- 2. Configure Timer x slave mode to get the input trigger from TI1 (TS=100 in the TIMx SMCR register).
- 3. Configure Timer x in trigger mode (SMS=110 in the TIMx_SMCR register).
- 4. Configure the Timer x in Master/Slave mode by writing MSM=1 (TIMx SMCR register).
- 5. Configure Timer y to get the input trigger from Timer x (TS=000 in the TIMy_SMCR register).
- 6. Configure Timer y in trigger mode (SMS=110 in the TIMy_SMCR register).

When a rising edge occurs on TI1 (Timer x), both counters starts counting synchronously on the internal clock and both TIF flags are set.

Note:

In this example both timers are initialized before starting (by setting their respective UG bits). Both counters starts from 0, but an offset can easily be inserted between them by writing any of the counter registers (TIMx_CNT). One can see that the master/slave mode insert a delay between CNT_EN and CK_PSC on timer x.




Figure 99. Triggering timer x and y with timer x TI1 input

16.3.16 **Debug mode**

When the microcontroller enters debug mode (Cortex[®]-M4 with FPU core - halted), the TIMx counter either continues to work normally or stops, depending on DBG_TIMx_STOP configuration bit in DBG module. For more details, refer to Section 31.16.2: Debug support for timers, watchdog, bxCAN and I²C.



16.4 TIM2 to TIM5/TIM19 registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The 32-bit peripheral registers have to be written by words (32 bits). All other peripheral registers have to be written by half-words (16 bits) or words (32 bits). Read accesses can be done by bytes (8 bits), half-words (16 bits) or words (32 bits).

16.4.1 TIMx control register 1 (TIMx_CR1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CKD	[1:0]	ARPE	CI	ИS	DIR	OPM	URS	UDIS	CEN
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:10 Reserved, must be kept at reset value.

Bits 9:8 CKD: Clock division

This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),

00: $t_{DTS} = t_{CK_INT}$ 01: $t_{DTS} = 2 \times t_{CK_INT}$ 10: $t_{DTS} = 4 \times t_{CK_INT}$ 11: Reserved

Bit 7 ARPE: Auto-reload preload enable

0: TIMx_ARR register is not buffered

1: TIMx_ARR register is buffered

Bits 6:5 CMS: Center-aligned mode selection

00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).

01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.

10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.

11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.

Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)

Bit 4 DIR: Direction

0: Counter used as upcounter

1: Counter used as downcounter

Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.

Bit 3 **OPM**: One-pulse mode

0: Counter is not stopped at update event

1: Counter stops counting at the next update event (clearing the bit CEN)



Bit 2 URS: Update request source

This bit is set and cleared by software to select the UEV event sources.

0: Any of the following events generate an update interrupt or DMA request if enabled. These events can be:

- Counter overflow/underflow
- Setting the UG bit
- Update generation through the slave mode controller
- 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.

Bit 1 UDIS: Update disable

This bit is set and cleared by software to enable/disable UEV event generation.

- 0: UEV enabled. The Update (UEV) event is generated by one of the following events:
 - Counter overflow/underflow
 - Setting the UG bit
 - Update generation through the slave mode controller

Buffered registers are then loaded with their preload values.

1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.

Bit 0 CEN: Counter enable

- 0: Counter disabled
- 1: Counter enabled

Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware

CEN is cleared automatically in one-pulse mode, when an update event occurs.

4

RM0313 Rev 7 345/913

16.4.2 TIMx control register 2 (TIMx_CR2)

Address offset: 0x04 Reset value: 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	Res.	TI1S		MMS[2:0]		CCDS	Res.	Res.	Res.							
Ī									rw	rw	rw	rw	rw			

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 TI1S: TI1 selection

0: The TIMx_CH1 pin is connected to TI1 input

1: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)

Bits 6:4 MMS: Master mode selection

These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:

000: **Reset** - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.

001: **Enable** - the Counter enable signal, CNT_EN, is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode.

When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).

010: **Update** - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.

011: **Compare Pulse** - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO)

100: Compare - OC1REF signal is used as trigger output (TRGO)

101: Compare - OC2REF signal is used as trigger output (TRGO)

110: Compare - OC3REF signal is used as trigger output (TRGO)

111: Compare - OC4REF signal is used as trigger output (TRGO)

Note: The clock of the slave timer or ADC must be enabled prior to receiving events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.

Bit 3 CCDS: Capture/compare DMA selection

0: CCx DMA request sent when CCx event occurs

1: CCx DMA requests sent when update event occurs

Bits 2:0 Reserved, must be kept at reset value.

57

16.4.3 TIMx slave mode control register (TIMx_SMCR)

Address offset: 0x08 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETP	ECE	ETPS	S[1:0]		ETF	[3:0]		MSM		TS[2:0]		Res.		SMS[2:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw

Bit 15 ETP: External trigger polarity

This bit selects whether ETR or ETR is used for trigger operations

- 0: ETR is noninverted, active at high level or rising edge
- 1: ETR is inverted, active at low level or falling edge

Bit 14 ECE: External clock enable

This bit enables External clock mode 2.

- 0: External clock mode 2 disabled
- 1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF
- 1: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=111).
- 2: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 111).
- 3: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF.

Bits 13:12 ETPS: External trigger prescaler

External trigger signal ETRP frequency must be at most 1/4 of CK INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks.

00: Prescaler OFF

01: ETRP frequency divided by 2

10: ETRP frequency divided by 4

11: ETRP frequency divided by 8

Bits 11:8 ETF[3:0]: External trigger filter

This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

0000: No filter, sampling is done at fDTS

0001: f_{SAMPLING}=f_{CK INT}, N=2

0010: f_{SAMPLING}=f_{CK_INT}, N=4 0011: f_{SAMPLING}=f_{CK_INT}, N=8 0100: f_{SAMPLING}=f_{DTS}/2, N=6

0101: f_{SAMPLING}=f_{DTS}/2, N=8

0110: $f_{SAMPLING} = f_{DTS}/4$, N=6

0111: f_{SAMPLING}=f_{DTS}/4, N=8

1000: f_{SAMPLING}=f_{DTS}/8, N=6

1001: f_{SAMPLING}=f_{DTS}/8, N=8

1010: f_{SAMPLING}=f_{DTS}/16, N=5

1011: f_{SAMPLING}=f_{DTS}/16, N=6

1100: f_{SAMPLING}=f_{DTS}/16, N=8

1101: f_{SAMPLING}=f_{DTS}/32, N=5 1110: f_{SAMPLING}=f_{DTS}/32, N=6

1111: f_{SAMPLING}=f_{DTS}/32, N=8

RM0313 Rev 7 347/913

Bit 7 MSM: Master/Slave mode

0: No action

1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.

Bits 6:4 TS: Trigger selection

This bit-field selects the trigger input to be used to synchronize the counter.

000: Internal Trigger 0 (ITR0).

001: Internal Trigger 1 (ITR1).

010: Internal Trigger 2 (ITR2).

011: Internal Trigger 3 (ITR3).

100: TI1 Edge Detector (TI1F ED)

101: Filtered Timer Input 1 (TI1FP1)

110: Filtered Timer Input 2 (TI2FP2)

111: External Trigger input (ETRF)

See *Table 45: TIMx internal trigger connection on page 349* for more details on ITRx meaning for each Timer.

Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.

Bit 3 Reserved, must be kept at '1'.

Bits 2:0 SMS: Slave mode selection

When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.

000: Slave mode disabled - if CEN = '1 then the prescaler is clocked directly by the internal clock.

001: Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.

010: Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.

011: Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.

100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.

101: Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.

110: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.

111: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.

Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.

The clock of the slave timer must be enabled prior to receiving events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."

7

Table 45. TIMx internal trigger connection

Slave TIM	ITR0 (TS = 000)	ITR1 (TS = 001)	ITR2 (TS = 010)	ITR3 (TS = 011)
TIM2	TIM19	TIM15	TIM3	TIM14 OC1
TIM3	TIM19	TIM2	TIM5	TIM14 OC1
TIM4	TIM19	TIM2	TIM3	TIM15
TIM5	TIM2	TIM3	TIM4	TIM15
TIM19	TIM2	TIM3	TIM15	TIM16 OC1

16.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TDE	Res.	CC4DE	CC3DE	CC2DE	CC1DE	UDE	Res.	TIE	Res.	CC4IE	CC3IE	CC2IE	CC1IE	UIE
	rw		rw	rw	rw	rw	rw		rw		rw	rw	rw	rw	rw

Bit 15 Reserved, must be kept at reset value.

Bit 14 **TDE**: Trigger DMA request enable

0: Trigger DMA request disabled.

1: Trigger DMA request enabled.

Bit 13 Reserved, always read as 0

Bit 12 CC4DE: Capture/Compare 4 DMA request enable

0: CC4 DMA request disabled.

1: CC4 DMA request enabled.

Bit 11 CC3DE: Capture/Compare 3 DMA request enable

0: CC3 DMA request disabled.

1: CC3 DMA request enabled.

Bit 10 CC2DE: Capture/Compare 2 DMA request enable

0: CC2 DMA request disabled.

1: CC2 DMA request enabled.

Bit 9 CC1DE: Capture/Compare 1 DMA request enable

0: CC1 DMA request disabled.

1: CC1 DMA request enabled.

Bit 8 **UDE**: Update DMA request enable

0: Update DMA request disabled.

1: Update DMA request enabled.

Bit 7 Reserved, must be kept at reset value.

Bit 6 TIE: Trigger interrupt enable

0: Trigger interrupt disabled.

1: Trigger interrupt enabled.

Bit 5 Reserved, must be kept at reset value.



RM0313 Rev 7 349/913

Bit 4 CC4IE: Capture/Compare 4 interrupt enable

0: CC4 interrupt disabled.

1: CC4 interrupt enabled.

Bit 3 **CC3IE**: Capture/Compare 3 interrupt enable

0: CC3 interrupt disabled

1: CC3 interrupt enabled

Bit 2 CC2IE: Capture/Compare 2 interrupt enable

0: CC2 interrupt disabled1: CC2 interrupt enabled

Bit 1 CC1IE: Capture/Compare 1 interrupt enable

0: CC1 interrupt disabled

1: CC1 interrupt enabled

Bit 0 **UIE**: Update interrupt enable

0: Update interrupt disabled

1: Update interrupt enabled

16.4.5 TIMx status register (TIMx_SR)

Address offset: 0x10 Reset value: 0x0000

15	14	13	12	11	10	9	8	. 7	6	5	4	3	2	1	0
Res.	Res.	Res.	CC4OF	CC3OF	CC2OF	CC10F	Res.	Res.	TIF	Res.	CC4IF	CC3IF	CC2IF	CC1IF	UIF
			rc_w0	rc_w0	rc_w0	rc_w0			rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0

Bits 15:13 Reserved, must be kept at reset value.

Bit 12 CC4OF: Capture/Compare 4 overcapture flag

refer to CC1OF description

Bit 11 CC3OF: Capture/Compare 3 overcapture flag

refer to CC1OF description

Bit 10 CC2OF: Capture/compare 2 overcapture flag

refer to CC1OF description

Bit 9 CC10F: Capture/Compare 1 overcapture flag

This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0.

0: No overcapture has been detected

1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set

Bits 8:7 Reserved, must be kept at reset value.

Bit 6 TIF: Trigger interrupt flag

This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.

0: No trigger event occurred

1: Trigger interrupt pending

Bit 5 Reserved, must be kept at reset value.

Bit 4 CC4IF: Capture/Compare 4 interrupt flag

refer to CC1IF description

Bit 3 **CC3IF**: Capture/Compare 3 interrupt flag

refer to CC1IF description

Bit 2 CC2IF: Capture/Compare 2 interrupt flag

refer to CC1IF description

Bit 1 CC1IF: Capture/compare 1 interrupt flag

If channel CC1 is configured as output:

This flag is set by hardware when the counter matches the compare value, with some exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register description). It is cleared by software.

0: No match

1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in upcounting and up/down-counting modes) or underflow (in downcounting mode)

If channel CC1 is configured as input:

This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx CCR1 register.

0: No input capture occurred

1: The counter value has been captured in TIMx_CCR1 register (An edge has been detected on IC1 which matches the selected polarity)

Bit 0 UIF: Update interrupt flag

- This bit is set by hardware on an update event. It is cleared by software.
 - 0: No update occurred.
 - 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
- At overflow or underflow (for TIM2 to TIM5 and TIM19) and if UDIS=0 in the TIMx_CR1 register.
- When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.

When CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx CR1 register.



RM0313 Rev 7 351/913

16.4.6 TIMx event generation register (TIMx_EGR)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TG	Res.	CC4G	CC3G	CC2G	CC1G	UG								
									w		w	W	w	w	w

Bits 15:7 Reserved, must be kept at reset value.

Bit 6 TG: Trigger generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action

1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.

Bit 5 Reserved, must be kept at reset value.

Bit 4 CC4G: Capture/compare 4 generation

refer to CC1G description

Bit 3 CC3G: Capture/compare 3 generation

refer to CC1G description

Bit 2 CC2G: Capture/compare 2 generation

refer to CC1G description

Bit 1 CC1G: Capture/compare 1 generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action

1: A capture/compare event is generated on channel 1:

If channel CC1 is configured as output:

CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.

If channel CC1 is configured as input:

The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

Bit 0 UG: Update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action

352/913

1: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx ARR) if DIR=1 (downcounting).

RM0313 Rev 7

16.4.7 TIMx capture/compare mode register 1 (TIMx_CCMR1)

Address offset: 0x18 Reset value: 0x0000

The channels can be used in input (capture mode) or in output (compare mode). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function in input and in output mode. For a given bit, OCxx describes its function when the channel is configured in output, ICxx describes its function when the channel is configured in input. So one must take care that the same bit can have a different meaning for the input stage and for the output stage.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC2CE	(OC2M[2:0)]	OC2PE	OC2FE		S[1:0]	OC1CE	(OC1M[2:0)]	OC1PE	OC1FE		S[1:0]
	IC2F	[3:0]		IC2PS	SC[1:0]	002	3[1.0]	IC1F[3:0]				IC1PS	C[1:0]	CCIC	3[1.0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Output compare mode

Bit 15 OC2CE: Output compare 2 clear enable

Bits 14:12 OC2M[2:0]: Output compare 2 mode

Bit 11 OC2PE: Output compare 2 preload enable

Bit 10 OC2FE: Output compare 2 fast enable

Bits 9:8 CC2S[1:0]: Capture/Compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC2 channel is configured as output

01: CC2 channel is configured as input, IC2 is mapped on TI2

10: CC2 channel is configured as input, IC2 is mapped on TI1

11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if

an internal trigger input is selected through the TS bit (TIMx_SMCR register)

Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).

Bit 7 OC1CE: Output compare 1 clear enable

OC1CE: Output Compare 1 Clear Enable

0: OC1Ref is not affected by the ETRF input

1: OC1Ref is cleared as soon as a High level is detected on ETRF input

4

RM0313 Rev 7 353/913

Bits 6:4 OC1M: Output compare 1 mode

These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.

000: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.(this mode is used to generate a timing base).

001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx CNT matches the capture/compare register 1 (TIMx CCR1).

010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

011: Toggle - OC1REF toggles when TIMx CNT=TIMx CCR1.

100: Force inactive level - OC1REF is forced low.

101: Force active level - OC1REF is forced high.

110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF='0) as long as TIMx_CNT>TIMx_CCR1 else active (OC1REF=1).

111: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.

Note: In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from "frozen" mode to "PWM" mode.

Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=00 (the channel is configured in output).

Bit 3 OC1PE: Output compare 1 preload enable

0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.

1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.

Note: The PWM mode can be used without validating the preload register only in one-pulse mode (OPM bit set in TIMx CR1 register). Else the behavior is not guaranteed.

Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=00 (the channel is configured in output).

Bit 2 OC1FE: Output compare 1 fast enable

This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.

1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 CC1S: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output.

01: CC1 channel is configured as input, IC1 is mapped on TI1.

10: CC1 channel is configured as input, IC1 is mapped on TI2.

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).



Input capture mode

Bits 15:12 IC2F: Input capture 2 filter

Bits 11:10 IC2PSC[1:0]: Input capture 2 prescaler

Bits 9:8 CC2S: Capture/compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC2 channel is configured as output.

01: CC2 channel is configured as input, IC2 is mapped on TI2.

10: CC2 channel is configured as input, IC2 is mapped on TI1.

11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).

Bits 7:4 IC1F: Input capture 1 filter

This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:

```
0000: No filter, sampling is done at f<sub>DTS</sub>
                                                                       1000: f_{SAMPLING} = f_{DTS}/8, N=6
0001: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>, N=2
                                                                       1001: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=8
0010: f<sub>SAMPLING</sub>=f<sub>CK</sub> INT, N=4
                                                                       1010: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=5
0011: f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=8
                                                                       1011: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=6
0100: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=6
                                                                       1100: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=8
0101: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=8
                                                                       1101: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=5
0110: f_{SAMPLING} = f_{DTS}/4, N=6
                                                                       1110: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=6
0111: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=8
                                                                       1111: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=8
```

Bits 3:2 IC1PSC: Input capture 1 prescaler

This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).

The prescaler is reset as soon as CC1E=0 (TIMx_CCER register).

00: no prescaler, capture is done each time an edge is detected on the capture input

01: capture is done once every 2 events

10: capture is done once every 4 events

11: capture is done once every 8 events

Bits 1:0 CC1S: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output

01: CC1 channel is configured as input, IC1 is mapped on TI1

10: CC1 channel is configured as input, IC1 is mapped on TI2

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).



RM0313 Rev 7 355/913

16.4.8 TIMx capture/compare mode register 2 (TIMx_CCMR2)

Address offset: 0x1C Reset value: 0x0000

Refer to the above CCMR1 register description.

15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
OC4CE	(OC4M[2:0]	OC4PE	OC4FE		S[1:0]	OC3CE	(OC3M[2:0]	OC3PE	OC3FE		S[1:0]
	IC4F	[3:0]		IC4PS	C[1:0]	0040	0[1.0]		IC3F	[3:0]		IC3PS	C[1:0]	CCS	5[1.0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Output compare mode

Bit 15 OC4CE: Output compare 4 clear enable

Bits 14:12 OC4M: Output compare 4 mode

Bit 11 OC4PE: Output compare 4 preload enable

Bit 10 **OC4FE**: Output compare 4 fast enable

Bits 9:8 CC4S: Capture/Compare 4 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC4 channel is configured as output

01: CC4 channel is configured as input, IC4 is mapped on TI4

10: CC4 channel is configured as input, IC4 is mapped on TI3

11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if

an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC4S bits are writable only when the channel is OFF (CC4E = 0 in $TIMx_CCER$).

Bit 7 OC3CE: Output compare 3 clear enable

Bits 6:4 OC3M: Output compare 3 mode

Bit 3 OC3PE: Output compare 3 preload enable

Bit 2 OC3FE: Output compare 3 fast enable

Bits 1:0 CC3S: Capture/Compare 3 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC3 channel is configured as output

01: CC3 channel is configured as input, IC3 is mapped on TI3

10: CC3 channel is configured as input, IC3 is mapped on TI4

11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER).

Input capture mode

Bits 15:12 IC4F: Input capture 4 filter

Bits 11:10 IC4PSC: Input capture 4 prescaler

Bits 9:8 CC4S: Capture/Compare 4 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC4 channel is configured as output

01: CC4 channel is configured as input, IC4 is mapped on TI4

10: CC4 channel is configured as input, IC4 is mapped on TI3

11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER).

Bits 7:4 IC3F: Input capture 3 filter

Bits 3:2 IC3PSC: Input capture 3 prescaler

Bits 1:0 CC3S: Capture/Compare 3 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC3 channel is configured as output

01: CC3 channel is configured as input, IC3 is mapped on TI3

10: CC3 channel is configured as input, IC3 is mapped on TI4

11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER).

16.4.9 TIMx capture/compare enable register (TIMx_CCER)

Address offset: 0x20 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CC4NP	Res.	CC4P	CC4E	CC3NP	Res.	CC3P	CC3E	CC2NP	Res.	CC2P	CC2E	CC1NP	Res.	CC1P	CC1E
rw		rw	rw												

Bit 15 CC4NP: Capture/Compare 4 output Polarity.

Refer to CC1NP description

Bit 14 Reserved, must be kept at reset value.

Bit 13 CC4P: Capture/Compare 4 output Polarity.

refer to CC1P description

Bit 12 CC4E: Capture/Compare 4 output enable.

refer to CC1E description

Bit 11 CC3NP: Capture/Compare 3 output Polarity.

refer to CC1NP description

Bit 10 Reserved, must be kept at reset value.

Bit 9 CC3P: Capture/Compare 3 output Polarity.

refer to CC1P description

Bit 8 CC3E: Capture/Compare 3 output enable.

refer to CC1E description



Bit 7 CC2NP: Capture/Compare 2 output Polarity.

refer to CC1NP description

Bit 6 Reserved, must be kept at reset value.

Bit 5 CC2P: Capture/Compare 2 output Polarity.

refer to CC1P description

Bit 4 CC2E: Capture/Compare 2 output enable.

refer to CC1E description

Bit 3 CC1NP: Capture/Compare 1 output Polarity.

CC1 channel configured as output:

CC1NP must be kept cleared in this case.

CC1 channel configured as input:

This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description.

Bit 2 Reserved, must be kept at reset value.

Bit 1 CC1P: Capture/Compare 1 output Polarity.

CC1 channel configured as output:

0: OC1 active high

1: OC1 active low

CC1 channel configured as input:

CC1NP/CC1P bits select TI1FP1 and TI2FP1 polarity for trigger or capture operations.

00: noninverted/rising edge

Circuit is sensitive to TIxFP1 rising edge (capture, trigger in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger in gated mode, encoder mode).

01: inverted/falling edge

Circuit is sensitive to TIxFP1 falling edge (capture, trigger in reset, external clock or trigger mode), TIxFP1 is inverted (trigger in gated mode, encoder mode).

10: reserved, do not use this configuration.

11: noninverted/both edges

Circuit is sensitive to both TIxFP1 rising and falling edges (capture, trigger in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger in gated mode). This configuration must not be used for encoder mode.

Bit 0 CC1E: Capture/Compare 1 output enable.

CC1 channel configured as output:

0: Off - OC1 is not active

1: On - OC1 signal is output on the corresponding output pin

CC1 channel configured as input:

This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx_CCR1) or not.

0: Capture disabled

1: Capture enabled

Table 46. Output control bit for standard OCx channels

CCxE bit	OCx output state
0	Output Disabled (OCx=0, OCx_EN=0)
1	OCx=OCxREF + Polarity, OCx_EN=1



Note: The state of the external I/O pins connected to the standard OCx channels depends on the OCx channel state and the GPIO registers.

16.4.10 TIMx counter (TIMx_CNT)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CNT[31:16] (depending on timers)														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 CNT[31:16]: High counter value (on TIM2 and TIM5).

Bits 15:0 CNT[15:0]: Low counter value

16.4.11 TIMx prescaler (TIMx_PSC)

Address offset: 0x28 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSC[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:0 PSC[15:0]: Prescaler value

The counter clock frequency (CK_CNT) is equal to $f_{CK\ PSC}$ / (PSC[15:0] + 1).

PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").

16.4.12 TIMx auto-reload register (TIMx_ARR)

Address offset: 0x2C

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ARR[31:16] (depending on timers)														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARR[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 ARR[31:16]: High auto-reload value (on TIM2 and TIM5).

Bits 15:0 ARR[15:0]: Low Auto-reload value

ARR is the value to be loaded in the actual auto-reload register.

Refer to the Section 16.3.1: Time-base unit on page 304 for more details about ARR update and behavior.

The counter is blocked while the auto-reload value is null.



RM0313 Rev 7 359/913

16.4.13 TIMx capture/compare register 1 (TIMx_CCR1)

Address offset: 0x34 Reset value: 0x0000

0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CCR1[31:16] (depending on timers)														
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCR1[15:0]														
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r

Bits 31:16 CCR1[31:16]: High Capture/Compare 1 value (on TIM2 and TIM5).

Bits 15:0 CCR1[15:0]: Low Capture/Compare 1 value

If channel CC1 is configured as output:

CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx CNT and signaled on OC1 output.

If channel CC1is configured as input:

CCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx CCR1 register is read-only and cannot be programmed.

16.4.14 TIMx capture/compare register 2 (TIMx_CCR2)

Address offset: 0x38

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CCR2[31:16] (depending on timers)														
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r
'															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR2	[15:0]							
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r

Bits 31:16 CCR2[31:16]: High Capture/Compare 2 value (on TIM2 and TIM5).

Bits 15:0 CCR2[15:0]: Low Capture/Compare 2 value

If channel CC2 is configured as output:

CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx CNT and signalled on OC2 output.

If channel CC2 is configured as input:

CCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed.



RM0313 Rev 7 361/913

16.4.15 TIMx capture/compare register 3 (TIMx CCR3)

Address offset: 0x3C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						CCR3[3	1:16] (dep	ending o	n timers)						
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR3	8[15:0]							
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r						

Bits 31:16 CCR3[31:16]: High Capture/Compare 3 value (on TIM2 and TIM5).

Bits 15:0 CCR3[15:0]: Low Capture/Compare value

If channel CC3 is configured as output:

CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx CNT and signalled on OC3 output.

If channel CC3is configured as input:

CCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed.

16.4.16 TIMx capture/compare register 4 (TIMx_CCR4)

Address offset: 0x40

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						CCR4[3	1:16] (dep	ending o	n timers)						
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR4	[15:0]							
rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r	rw/r						

Bits 31:16 CCR4[31:16]: High Capture/Compare 4 value (on TIM2 and TIM5).

Bits 15:0 CCR4[15:0]: Low Capture/Compare value

If CC4 channel is configured as output (CC4S bits):

CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR4 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter $TIMx_CNT$ and signalled on OC4 output.

If CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):

CCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx CCR4 register is read-only and cannot be programmed.



16.4.17 TIMx DMA control register (TIMx_DCR)

Address offset: 0x48 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.			DBL[4:0]			Res.	Res.	Res.			DBA[4:0]		
			rw	rw	rw	rw	rw				rw	rw	rw	rw	rw

Bits 15:13 Reserved, must be kept at reset value.

Bits 12:8 DBL[4:0]: DMA burst length

This 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).

00000: 1 transfer, 00001: 2 transfers, 00010: 3 transfers,

•••

10001: 18 transfers.

Bits 7:5 Reserved, must be kept at reset value.

Bits 4:0 DBA[4:0]: DMA base address

This 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.

Example:

00000: TIMx_CR1, 00001: TIMx_CR2, 00010: TIMx_SMCR,

...

Example: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address.

16.4.18 TIMx DMA address for full transfer (TIMx_DMAR)

Address offset: 0x4C Reset value: 0x0000

13	1-		13	12	11	10	Э	0	,	0	3	7	3		'	0
								DMAE	3[15:0]							
rw	rv	,	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
					* * * * * * * * * * * * * * * * * * * *											

Bits 15:0 DMAB[15:0]: DMA register for burst accesses

A read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4

where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).

RM0313 Rev 7 363/913

Example of how to use the DMA burst feature

In this example the timer DMA burst feature is used to update the contents of the CCRx registers (x = 2, 3, 4) with the DMA transferring half words into the CCRx registers.

This is done in the following steps:

- 1. Configure the corresponding DMA channel as follows:
 - DMA channel peripheral address is the DMAR register address
 - DMA channel memory address is the address of the buffer in the RAM containing the data to be transferred by DMA into CCRx registers.
 - Number of data to transfer = 3 (See note below).
 - Circular mode disabled.
- Configure the DCR register by configuring the DBA and DBL bit fields as follows: DBL = 3 transfers, DBA = 0xE.
- 3. Enable the TIMx update DMA request (set the UDE bit in the DIER register).
- 4. Enable TIMx
- 5. Enable the DMA channel

Note:

This example is for the case where every CCRx register to be updated once. If every CCRx register is to be updated twice for example, the number of data to transfer should be 6. Let's take the example of a buffer in the RAM containing data1, data2, data3, data4, data5 and data6. The data is transferred to the CCRx registers as follows: on the first update DMA request, data1 is transferred to CCR2, data2 is transferred to CCR3, data3 is transferred to CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is transferred to CCR3 and data6 is transferred to CCR4.



16.5 TIMx register map

TIMx registers are mapped as described in the table below:

Table 47. TIM2 to TIM15/19 register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x00	TIMx_CR1	Res.	Res.	Res.	Res.	Res.	Res.	Ck [1:		ARPE	CN [1:		DIR	OPM	URS	UDIS	CEN																
	Reset value																							0	0	0	0	0	0	0	0	0	0
0x04	TIMx_CR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TI1S	MN	//S[2	2:0	CCDS	Res.	Res.	Res.																
	Reset value																									0	0	0	0	0			
0x08	TIMx_SMCR	Res.	ETP	ECE	ETDC [1.0]	E1F3 [1.0]	E	ΞTF	[3:0]]	MSM	TS	S[2:	0]	Res.	SM	1S[2	:0]															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
0x0C	TIMx_DIER	Res.	TDE	COMDE	CC4DE	CC3DE	CC2DE	CC1DE	UDE	Res.	TIE	Res.	CC4IE		CC2IE	CC11E	UIE																
	Reset value																		0	0	0	0	0	0	0		0		0	0	0	0	0
0x10	TIMx_SR	Res.	Res.	Res.	CC40F	CC30F	CC20F	CC10F	Res.	Res.	TIF	Res.	CC4IF	CC3IF	CC2IF	CC11F	UIF																
	Reset value																				0	0	0	0			0		0	0	0	0	0
0x14	TIMx_EGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TG	Res.	CC4G	ccse	CC2G	CC1G	NG																
	Reset value																										0		0	0	0	0	0
	TIMx_CCMR1 Output Compare mode	Res.	OC2CE)C2I [2:0]		OC2PE	OC2FE	C(5	3	OC1CE		C1I [2:0]		OC1PE	OC1FE	C(5	3															
0x18	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMR1 Input Capture mode	Res.	10	C2F	[3:0]	IC PS [1:	SC	C(3	I	C1F	[3:0]	IC PS [1	SC	C(5	3															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMR2 Output Compare mode	Res.	O24CE)C4I [2:0]		OC4PE	OC4FE	C(5 [1:	3	OC3CE		C3l [2:0]		OC3PE	OC3FE	C(S [1:	3															
0x1C	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMR2 Input Capture mode	Res.	I	C4F	[3:0]	IC PS [1:	SC		C4 S :0]	ı	C3F	[3:0]		3 SC :0]	C(5	3															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	TIMx_CCER	Res.	CC4NP	Res.	CC4P	CC4E	CC3NP	Res.	CC3P	CC3E	CC2NP	Res.	CC2P	CC2E	CC1NP	Res.	CC1P	CC1E															
	Reset value																	0		0	0	0		0	0	0		0	0	0		0	0



Table 47. TIM2 to TIM15/19 register map and reset values (continued)

		_		_								_		_					_					_	_		_	_	_		_		_
Offset	Register	31	30	29	28	27	26	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	1	0
0x24	TIMx_CNT		(TI	M2	and	TIN	15 o			31:1 erve		n the	e otl	her	time	rs)								C	NT	[15:0	0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIMx_PSC	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							Р	SC	[15:0	0]														
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TIMx_ARR		(TI	M2	and	TIN	15 o			31:1 erve	-	n the	e otl	her	time	rs)								Α	.RR	[15:	0]						
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x30															Res	S .																	
0x34	TIMx_CCR1		(TI	M2	and	TIM	15 o			[31: erve		n the	e otl	her	time	rs)								C	CR1	[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x38	TIMx_CCR2		(TI	M2	and	TIM	15 o			31: erve		n the	e otl	her	time	rs)								C	CR2	2[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	TIMx_CCR3		(TI	M2	and	TIM	15 o			[31: erve		n the	e otl	her	time	rs)								C	CR3	8[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x40	TIMx_CCR4		(TI	M2	and	TIM	15 o			[31: erve		n the	e otl	her	time	rs)								C	CR4	I[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x44															Res	S.																	
0x48	TIMx_DCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		DE	3L[4	:0]		Res.	Res.	Res.		DE	BA[4	:0]									
	Reset value																				0	0	0	0	0				0	0	0	0	0
0x4C	TIMx_DMAR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							Di	MAE	3[15	:0]														
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



17 General-purpose timers (TIM12/13/14)

17.1 TIM12/13/14 introduction

The TIM12/13/14 general-purpose timers consist of a 16-bit auto-reload counter driven by a programmable prescaler.

They may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare, PWM).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The TIM12/13/14 timers are completely independent, and do not share any resources. They can be synchronized together as described in *Section 17.4.12*.

17.2 TIM12/13/14 main features

17.2.1 TIM12 main features

The features of the TIM12 general-purpose timer include:

- 16-bit auto-reload upcounter (in medium density devices)
- 16-bit programmable prescaler used to divide the counter clock frequency by any factor between 1 and 65535 (can be changed "on the fly")
- Up to 2 independent channels for:
 - Input capture
 - Output compare
 - PWM generation (edge-aligned mode)
 - One-pulse mode output
- Synchronization circuit to control the timer with external signals and to interconnect several timers together
- Interrupt generation on the following events:
 - Update: counter overflow, counter initialization (by software or internal trigger)
 - Trigger event (counter start, stop, initialization or count by internal trigger)
 - Input capture
 - Output compare




Figure 100. General-purpose timer block diagram (TIM12)




17.3 TIM13/TIM14 main features

The features of general-purpose timers TIM13/TIM14 include:

- 16-bit auto-reload upcounter
- 16-bit programmable prescaler used to divide the counter clock frequency by any factor between 1 and 65535 (can be changed "on the fly")
- independent channel for:
 - Input capture
 - Output compare
 - PWM generation (edge-aligned mode)
- Interrupt generation on the following events:
 - Update: counter overflow, counter initialization (by software)
 - Input capture
 - Output compare

Figure 101. General-purpose timer block diagram (TIM13/14)



17.4 TIM12/13/14 functional description

17.4.1 Time-base unit

The main block of the timer is a 16-bit counter with its related auto-reload register. The counters counts up. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:

- Counter register (TIMx CNT)
- Prescaler register (TIMx PSC)
- Auto-reload register (TIMx ARR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx CR1 register. The update event is sent when the counter reaches the overflow and if the UDIS bit equals 0 in the TIMx CR1 register. It can also be generated by software. The generation of the update event is described in detailed for each configuration.

The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (CEN) in TIMx CR1 register is set (refer also to the slave mode controller description to get more details on counter enabling).

Note that the counter starts counting 1 clock cycle after setting the CEN bit in the TIMx CR1 register.

Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx PSC register). It can be changed on the fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.

Figure 103 and Figure 104 give some examples of the counter behavior when the prescaler ratio is changed on the fly.








Figure 102. Counter timing diagram with prescaler division change from 1 to 2





57

17.4.2 Counter modes

Upcounting mode

In upcounting mode, the counter counts from 0 to the auto-reload value (content of the TIMx ARR register), then restarts from 0 and generates a counter overflow event.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller on TIM12) also generates an update event.

The UEV event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx SR register) is set (depending on the URS bit):

- The auto-reload shadow register is updated with the preload value (TIMx_ARR),
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.




Figure 104. Counter timing diagram, internal clock divided by 1





Figure 105. Counter timing diagram, internal clock divided by 2









Figure 107. Counter timing diagram, internal clock divided by N








Figure 109. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)

17.4.3 Clock selection

The counter clock can be provided by the following clock sources:

- Internal clock (CK_INT)
- External clock mode1 (for **TIM12**): external input pin (TIx)
- Internal trigger inputs (ITRx) (for **TIM12**): connecting the trigger output from another timer. Refer to Section: Using one timer as prescaler for another timer for more details.

Internal clock source (CK_INT)

The internal clock source is the default clock source for TIM13/TIM14.

For TIM12, the internal clock source is selected when the slave mode controller is disabled (SMS='000'). The CEN bit in the TIMx_CR1 register and the UG bit in the TIMx_EGR register are then used as control bits and can be changed only by software (except for UG which remains cleared). As soon as the CEN bit is programmed to 1, the prescaler is clocked by the internal clock CK_INT.

Figure 110 shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.

4

RM0313 Rev 7 375/913




Figure 110. Control circuit in normal mode, internal clock divided by 1

External clock source mode 1(TIM12)

This mode is selected when SMS='111' in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input.




Figure 111. TI2 external clock connection example

For example, to configure the upcounter to count in response to a rising edge on the TI2 input, use the following procedure:

- 1. Configure channel 2 to detect rising edges on the TI2 input by writing CC2S = '01' in the TIMx CCMR1 register.
- 2. Configure the input filter duration by writing the IC2F[3:0] bits in the TIMx_CCMR1 register (if no filter is needed, keep IC2F='0000').
- 3. Select the rising edge polarity by writing CC2P='0' and CC2NP='0' in the TIMx_CCER register.
- 4. Configure the timer in external clock mode 1 by writing SMS='111' in the TIMx_SMCR register.
- 5. Select TI2 as the trigger input source by writing TS='110' in the TIMx_SMCR register.
- Enable the counter by writing CEN='1' in the TIMx_CR1 register.

Note: The capture prescaler is not used for triggering, so it does not need to be configured.

When a rising edge occurs on TI2, the counter counts once and the TIF flag is set.

The delay between the rising edge on TI2 and the actual clock of the counter is due to the resynchronization circuit on TI2 input.




Figure 112. Control circuit in external clock mode 1

17.4.4 Capture/compare channels

Each of the Capture/Compare channels is built around a capture/compare register (including a shadow register), an input stage for capture (with digital filter, multiplexing and prescaler) and an output stage (with comparator and output control).

Figure 113: Capture/compare channel (example: channel 1 input stage), Figure 114: Capture/compare channel 1 main circuit and Figure 115: Output stage of capture/compare channel (channel 1) provide an overview.

The input stage samples the corresponding TIx input to generate a filtered signal TIxF. Then, an edge detector with polarity selection generates a signal (TIxFPx) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICxPS).



RM0313 Rev 7 377/913




Figure 113. Capture/compare channel (example: channel 1 input stage)

The output stage generates an intermediate waveform which is then used for reference: OCxRef (active high). The polarity acts at the end of the chain.

APB Bus MCU-peripheral interface 16-bit) 8 8 high write CCR1H <u>8</u> Read CCR1H S Έ write_in_progress read_in_progress write CCR1L Capture/compare preload register R Read CCR1L CC1S[1] Output compare_transfer capture_transfer CC1S[0] Input CC1S[1] OC1PE mode OC1PE Capture/compare shadow register CC1S[0] UEV (from time TIMx_CCMR1 Comparator IC1PS Capture base unit) CC1E CNT>CCR1 Counter CNT=CCR1 CC1G TIMx EGR MS31089V3

Figure 114. Capture/compare channel 1 main circuit

47/




Figure 115. Output stage of capture/compare channel (channel 1)

The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register.

In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

17.4.5 Input capture mode

In Input capture mode, the Capture/Compare Registers (TIMx_CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be cleared by software by writing it to '0' or by reading the captured data stored in the TIMx_CCRx register. CCxOF is cleared when it is written with 0.

The following example shows how to capture the counter value in TIMx_CCR1 when TI1 input rises. To do this, use the following procedure:

- Select the active input: TIMx_CCR1 must be linked to the TI1 input, so write the CC1S bits to '01' in the TIMx_CCMR1 register. As soon as CC1S becomes different from '00', the channel is configured in input mode and the TIMx_CCR1 register becomes readonly.
- 2. Program the appropriate input filter duration in relation with the signal connected to the timer (when the input is one of the TIx (ICxF bits in the TIMx_CCMRx register). Let's imagine that, when toggling, the input signal is not stable during at must 5 internal clock cycles. We must program a filter duration longer than these 5 clock cycles. We can validate a transition on TI1 when 8 consecutive samples with the new level have been

- detected (sampled at f_{DTS} frequency). Then write IC1F bits to '0011' in the TIMx CCMR1 register.
- 3. Select the edge of the active transition on the TI1 channel by programming CC1P and CC1NP bits to '00' in the TIMx_CCER register (rising edge in this case).
- 4. Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to '00' in the TIMx_CCMR1 register).
- 5. Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx_CCER register.
- 6. If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register.

When an input capture occurs:

- The TIMx CCR1 register gets the value of the counter on the active transition.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which could happen after reading the flag and before reading the data.

Note: IC interrupt requests can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.

17.4.6 PWM input mode (only for TIM12)

This mode is a particular case of input capture mode. The procedure is the same except:

- Two ICx signals are mapped on the same Tlx input.
- These 2 ICx signals are active on edges with opposite polarity.
- One of the two TIxFP signals is selected as trigger input and the slave mode controller is configured in reset mode.

For example, one can measure the period (in TIMx_CCR1 register) and the duty cycle (in TIMx_CCR2 register) of the PWM applied on TI1 using the following procedure (depending on CK_INT frequency and prescaler value):

- 1. Select the active input for TIMx_CCR1: write the CC1S bits to '01' in the TIMx_CCMR1 register (TI1 selected).
- 2. Select the active polarity for TI1FP1 (used both for capture in TIMx_CCR1 and counter clear): program the CC1P and CC1NP bits to '00' (active on rising edge).
- Select the active input for TIMx_CCR2: write the CC2S bits to '10' in the TIMx_CCMR1 register (TI1 selected).
- 4. Select the active polarity for TI1FP2 (used for capture in TIMx_CCR2): program the CC2P and CC2NP bits to '11' (active on falling edge).
- Select the valid trigger input: write the TS bits to '101' in the TIMx_SMCR register (TI1FP1 selected).
- 6. Configure the slave mode controller in reset mode: write the SMS bits to '100' in the TIMx_SMCR register.
- 7. Enable the captures: write the CC1E and CC2E bits to '1' in the TIMx_CCER register.






Figure 116. PWM input mode timing

 The PWM input mode can be used only with the TIMx_CH1/TIMx_CH2 signals due to the fact that only TI1FP1 and TI2FP2 are connected to the slave mode controller.

17.4.7 Forced output mode

In output mode (CCxS bits = '00' in the TIMx_CCMRx register), each output compare signal (OCxREF and then OCx) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal (OCXREF/OCx) to its active level, one just needs to write '101' in the OCxM bits in the corresponding TIMx_CCMRx register. Thus OCXREF is forced high (OCxREF is always active high) and OCx get opposite value to CCxP polarity bit.

For example: CCxP='0' (OCx active high) => OCx is forced to high level.

The OCxREF signal can be forced low by writing the OCxM bits to '100' in the TIMx_CCMRx register.

Anyway, the comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt requests can be sent accordingly. This is described in the output compare mode section below.

17.4.8 Output compare mode

This function is used to control an output waveform or indicating when a period of time has elapsed.

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP bit in the TIMx_CCER register). The output pin can keep its level (OCXM='000'), be set active (OCxM='001'), be set inactive (OCxM='010') or can toggle (OCxM='011') on match.
- 2. Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the TIMx DIER register).



The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register.

In output compare mode, the update event UEV has no effect on OCxREF and OCx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One-pulse mode).

Procedure:

- 1. Select the counter clock (internal, external, prescaler).
- 2. Write the desired data in the TIMx_ARR and TIMx_CCRx registers.
- 3. Set the CCxIE bit if an interrupt request is to be generated.
- 4. Select the output mode. For example:
 - Write OCxM = '011' to toggle OCx output pin when CNT matches CCRx
 - Write OCxPE = '0' to disable preload register
 - Write CCxP = '0' to select active high polarity
 - Write CCxE = '1' to enable the output
- 5. Enable the counter by setting the CEN bit in the TIMx_CR1 register.

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE='0', else TIMx_CCRx shadow register is updated only at the next update event UEV). An example is given in *Figure 117*.




Figure 117. Output compare mode, toggle on OC1

17.4.9 PWM mode

Pulse Width Modulation mode allows to generate a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register.



The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing '110' (PWM mode 1) or '111' (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register (in upcounting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, all registers must be initialized by setting the UG bit in the TIMx EGR register.

The OCx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. The OCx output is enabled by the CCxE bit in the TIMx_CCER register. Refer to the TIMx_CCERx register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether TIMx_CNT ≤ TIMx_CCRx.

The timer is able to generate PWM in edge-aligned mode only since the counter is upcounting.

PWM edge-aligned mode

In the following example, we consider PWM mode 1. The reference PWM signal OCxREF is high as long as TIMx_CNT < TIMx_CCRx else it becomes low. If the compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then OCxREF is held at '1'. If the compare value is 0 then OCxRef is held at '0'. *Figure 118* shows some edgealigned PWM waveforms in an example where TIMx_ARR=8.




Figure 118. Edge-aligned PWM waveforms (ARR=8)

17.4.10 One-pulse mode (only for TIM12)

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. One-pulse mode is selected by setting the OPM bit in the TIMx CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be as follows:

CNT < CCRx ≤ ARR (in particular, 0 < CCRx)




Figure 119. Example of one pulse mode

For example one may want to generate a positive pulse on OC1 with a length of tpulse and after a delay of t_{DFLAY} as soon as a positive edge is detected on the TI2 input pin.

Use TI2FP2 as trigger 1:

- Map TI2FP2 to TI2 by writing CC2S='01' in the TIMx CCMR1 register.
- 2. TI2FP2 must detect a rising edge, write CC2P='0' and CC2NP = '0' in the TIMx CCER register.
- Configure TI2FP2 as trigger for the slave mode controller (TRGI) by writing TS='110' in the TIMx SMCR register.
- TI2FP2 is used to start the counter by writing SMS to '110' in the TIMx SMCR register (trigger mode).

The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The t_{DELAY} is defined by the value written in the TIMx_CCR1 register.
- The t_{PULSE} is defined by the difference between the auto-reload value and the compare value (TIMx_ARR - TIMx_CCR1).
- Let's say one want to build a waveform with a transition from '0' to '1' when a compare match occurs and a transition from '1' to '0' when the counter reaches the auto-reload value. To do this PWM mode 2 must be enabled by writing OC1M='111' in the TIMx_CCMR1 register. Optionally the preload registers can be enabled by writing OC1PE='1' in the TIMx_CCMR1 register and ARPE in the TIMx_CR1 register. In this case one has to write the compare value in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the UG bit and wait for external trigger event on TI2. CC1P is written to '0' in this example.

Since only 1 pulse (Single mode) is needed, a 1 must be written in the OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0). When OPM bit in the TIMx_CR1 register is set to '0', so the Repetitive Mode is selected.

Particular case: OCx fast enable

In One-pulse mode, the edge detection on TIx input set the CEN bit which enables the counter. Then the comparison between the counter and the compare value makes the output toggle. But several clock cycles are needed for these operations and it limits the minimum delay t_{DELAY} min we can get.

If one wants to output a waveform with the minimum delay, the OCxFE bit can be set in the TIMx_CCMRx register. Then OCxRef (and OCx) are forced in response to the stimulus, without taking in account the comparison. Its new level is the same as if a compare match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.

17.4.11 TIM12 external trigger synchronization

The TIM12 timer can be synchronized with an external trigger in several modes: Reset mode, Gated mode and Trigger mode.

Slave mode: Reset mode

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx_ARR, TIMx_CCRx) are updated.

In the following example, the upcounter is cleared in response to a rising edge on TI1 input:

- Configure the channel 1 to detect rising edges on TI1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F='0000'). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S = '01' in the TIMx_CCMR1 register. Program CC1P and CC1NP to '00' in TIMx_CCER register to validate the polarity (and detect rising edges only).
- 2. Configure the timer in reset mode by writing SMS='100' in TIMx_SMCR register. Select TI1 as the input source by writing TS='101' in TIMx_SMCR register.
- Start the counter by writing CEN='1' in the TIMx_CR1 register.



RM0313 Rev 7 385/913

The counter starts counting on the internal clock, then behaves normally until TI1 rising edge. When TI1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request can be sent if enabled (depending on the TIE bit in TIMx DIER register).

The following figure shows this behavior when the auto-reload register TIMx_ARR=0x36. The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.




Figure 120. Control circuit in reset mode

Slave mode: Gated mode

The counter can be enabled depending on the level of a selected input.

In the following example, the upcounter counts only when TI1 input is low:

- Configure the channel 1 to detect low levels on TI1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F='0000'). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S='01' in TIMx CCMR1 register. Program CC1P='1' and CC1NP= '0' in TIMx CCER register to validate the polarity (and detect low level only).
- Configure the timer in gated mode by writing SMS='101' in TIMx SMCR register. Select TI1 as the input source by writing TS='101' in TIMx SMCR register.
- Enable the counter by writing CEN='1' in the TIMx CR1 register (in gated mode, the counter doesn't start if CEN='0', whatever is the trigger input level).

The counter starts counting on the internal clock as long as TI1 is low and stops as soon as TI1 becomes high. The TIF flag in the TIMx SR register is set both when the counter starts or stops.

The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on TI1 input.






Figure 121. Control circuit in gated mode

Slave mode: Trigger mode

The counter can start in response to an event on a selected input.

In the following example, the upcounter starts in response to a rising edge on TI2 input:

- 1. Configure the channel 2 to detect rising edges on TI2. Configure the input filter duration (in this example, we do not need any filter, so we keep IC2F='0000'). The capture prescaler is not used for triggering, so it does not need to be configured. The CC2S bits are configured to select the input capture source only, CC2S='01' in TIMx_CCMR1 register. Program CC2P='1' and CC2NP='0' in TIMx_CCER register to validate the polarity (and detect low level only).
- Configure the timer in trigger mode by writing SMS='110' in TIMx_SMCR register.
 Select TI2 as the input source by writing TS='110' in TIMx_SMCR register.

When a rising edge occurs on TI2, the counter starts counting on the internal clock and the TIF flag is set.

The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI2 input.




Figure 122. Control circuit in trigger mode

17.4.12 Timer synchronization (TIM12)

The TIM timers are linked together internally for timer synchronization or chaining. Refer to Section 16.3.15: Timer synchronization on page 338 for details.

17.4.13 **Debug mode**

When the microcontroller enters debug mode (Cortex®-M4 with FPU core halted), the TIMx counter either continues to work normally or stops, depending on DBG_TIMx_STOP configuration bit in DBG module. For more details, refer to Section 31.16.2: Debug support for timers, watchdog, bxCAN and I²C.

17.5 TIM12 registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers have to be written by half-words (16 bits) or words (32 bits). Read accesses can be done by bytes (8 bits), half-words (16 bits) or words (32 bits).

17.5.1 TIM12 control register 1 (TIMx_CR1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CKD	[1:0]	ARPE	Res.	Res.	Res.	OPM	URS	UDIS	CEN
·						rw	rw	rw				rw	rw	rw	rw

Bits 15:10 Reserved, must be kept at reset value.

Bits 9:8 CKD: Clock division

This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (TIx),

00: $t_{DTS} = t_{CK_INT}$ 01: $t_{DTS} = 2 \times t_{CK_INT}$ 10: $t_{DTS} = 4 \times t_{CK_INT}$ 11: Reserved

Bit 7 ARPE: Auto-reload preload enable

0: TIMx ARR register is not buffered.

1: TIMx ARR register is buffered.

Bits 6:4 Reserved, must be kept at reset value.

Bit 3 OPM: One-pulse mode

0: Counter is not stopped on the update event

1: Counter stops counting on the next update event (clearing the CEN bit).

Bit 2 URS: Update request source

This bit is set and cleared by software to select the UEV event sources.

0: Any of the following events generates an update interrupt if enabled:

- Counter overflow
- Setting the UG bit
- 1: Only counter overflow generates an update interrupt if enabled.

Bit 1 UDIS: Update disable

This bit is set and cleared by software to enable/disable update event (UEV) generation.

0: UEV enabled. An UEV is generated by one of the following events:

- Counter overflow
- Setting the UG bit

Buffered registers are then loaded with their preload values.

1: UEV disabled. No UEV is generated, shadow registers keep their value (ARR, PSC, CCRx). The counter and the prescaler are reinitialized if the UG bit is set.

Bit 0 CEN: Counter enable

- 0: Counter disabled
- 1: Counter enabled

CEN is cleared automatically in one-pulse mode, when an update event occurs.

4

RM0313 Rev 7 389/913

17.5.2 TIM12 slave mode control register (TIMx_SMCR)

Address offset: 0x08 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	MSM		TS[2:0]		Res.		SMS[2:0]								
								rw	rw	rw	rw		rw	rw	rw

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 MSM: Master/Slave mode

0: No action

1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful in order to synchronize several timers on a single external event.

Bits 6:4 TS: Trigger selection

This bitfield selects the trigger input to be used to synchronize the counter.

000: Internal Trigger 0 (ITR0)

001: Internal Trigger 1 (ITR1)

010: Internal Trigger 2 (ITR2)

011: Internal Trigger 3 (ITR3)

100: TI1 Edge Detector (TI1F ED)

101: Filtered Timer Input 1 (TI1FP1)

110: Filtered Timer Input 2 (TI2FP2)

111: Reserved.

See Table 53: TIMx Internal trigger connection on page 449 for more details on the meaning of ITRx for each timer.

Note: These bits must be changed only when they are not used (e.g. when SMS='000') to avoid wrong edge detections at the transition.

Bit 3 Reserved, must be kept at reset value.

Bits 2:0 SMS: Slave mode selection

When external signals are selected, the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input control register and Control register descriptions.

000: Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock

001: Reserved

010: Reserved

011: Reserved

100: Reset mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers

101: Gated mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Counter starts and stops are both controlled

110: Trigger mode - The counter starts on a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled

111: External clock mode 1 - Rising edges of the selected trigger (TRGI) clock the counter

Note: The Gated mode must not be used if TI1F_ED is selected as the trigger input (TS='100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the Gated mode checks the level of the trigger signal.



Table 48. TIMx Internal trigger connection⁽¹⁾

Slave TIM	ITR0 (TS = 000)	ITR1 (TS = 001)	ITR2 (TS = 010)	ITR3 (TS = 011)
TIM12	TIM4	TIM5	TIM13	TIM14

^{1.} When a timer is not present in the product, the corresponding trigger ITRx is not available.

17.5.3 TIM12 Interrupt enable register (TIMx_DIER)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TIE	Res.	Res.	Res.	CC2IE	CC1IE	UIE								
									rw				rw	rw	rw

Bits 15:7 Reserved, must be kept at reset value.

Bit 6 TIE: Trigger interrupt enable

0: Trigger interrupt disabled.

1: Trigger interrupt enabled.

Bits 5:3 Reserved, must be kept at reset value.

Bit 2 CC2IE: Capture/Compare 2 interrupt enable

0: CC2 interrupt disabled.

1: CC2 interrupt enabled.

Bit 1 **CC1IE**: Capture/Compare 1 interrupt enable

0: CC1 interrupt disabled.

1: CC1 interrupt enabled.

Bit 0 **UIE**: Update interrupt enable

0: Update interrupt disabled.

1: Update interrupt enabled.



RM0313 Rev 7 391/913

17.5.4 TIM12 status register (TIMx_SR)

Address offset: 0x10 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	CC2OF	CC10F	Res.	Res.	TIF	Res.	Res.	Res.	CC2IF	CC1IF	UIF
					rc_w0	rc_w0			rc_w0				rc_w0	rc_w0	rc_w0

Bits 15:11 Reserved, must be kept at reset value.

Bit 10 CC2OF: Capture/compare 2 overcapture flag

refer to CC1OF description

Bit 9 CC10F: Capture/Compare 1 overcapture flag

This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'.

0: No overcapture has been detected.

1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set

Bits 8:7 Reserved, must be kept at reset value.

Bit 6 TIF: Trigger interrupt flag

This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.

0: No trigger event occurred.

1: Trigger interrupt pending.

Bits 5:3 Reserved, must be kept at reset value.



Bit 2 CC2IF: Capture/Compare 2 interrupt flag

refer to CC1IF description

Bit 1 CC1IF: Capture/compare 1 interrupt flag

If channel CC1 is configured as output:

This flag is set by hardware when the counter matches the compare value. It is cleared by software.

0: No match.

1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow.

If channel CC1 is configured as input:

This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1 register.

0: No input capture occurred.

1: The counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1 which matches the selected polarity).

Bit 0 **UIF**: Update interrupt flag

This bit is set by hardware on an update event. It is cleared by software.

0: No update occurred.

- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
- At overflow and if UDIS='0' in the TIMx CR1 register.
- When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS='0' and UDIS='0' in the TIMx_CR1 register.
- When CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS='0' and UDIS='0' in the TIMx CR1 register.



17.5.5 TIM12 event generation register (TIMx_EGR)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TG	Res.	Res.	Res.	CC2G	CC1G	UG								
									w				w	w	w

Bits 15:7 Reserved, must be kept at reset value.

Bit 6 TG: Trigger generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action

1: The TIF flag is set in the TIMx_SR register. Related interrupt can occur if enabled

Bits 5:3 Reserved, must be kept at reset value.

Bit 2 CC2G: Capture/compare 2 generation

refer to CC1G description

Bit 1 CC1G: Capture/compare 1 generation

This bit is set by software to generate an event, it is automatically cleared by hardware.

No action

1: A capture/compare event is generated on channel 1:

If channel CC1 is configured as output:

the CC1IF flag is set, the corresponding interrupt is sent if enabled.

If channel CC1 is configured as input:

The current counter value is captured in the TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

Bit 0 UG: Update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action

1: Re-initializes the counter and generates an update of the registers. The prescaler counter is also cleared and the prescaler ratio is not affected. The counter is cleared.

17.5.6 TIM12 capture/compare mode register 1 (TIMx_CCMR1)

Address offset: 0x18 Reset value: 0x0000

The channels can be used in input (capture mode) or in output (compare mode). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits in this register have different functions in input and output modes. For a given bit, OCxx describes its function when the channel is configured in output mode, ICxx describes its function when the channel is configured in input mode. So one must take care that the same bit can have different meanings for the input stage and the output stage.

15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
Res.	OC2M[2:0]			OC2PE	OC2FE	CC2S[1:0]		Res.	OC1M[2:0]			OC1PE	OC1FE	CC1S[1:0]	
Res.	IC2F[3:0]			IC2PSC[1:0]		CC23[1.0]		Res.	IC1F[3:0]			IC1PSC[1:0]		CC13[1.0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Output compare mode

Bit 15 Reserved, must be kept at reset value.

Bits 14:12 OC2M[2:0]: Output compare 2 mode

Bit 11 OC2PE: Output compare 2 preload enable

Bit 10 OC2FE: Output compare 2 fast enable

Bits 9:8 CC2S[1:0]: Capture/Compare 2 selection

This bitfield defines the direction of the channel (input/output) as well as the used input.

00: CC2 channel is configured as output

01: CC2 channel is configured as input, IC2 is mapped on TI2

10: CC2 channel is configured as input, IC2 is mapped on TI1

11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode works only if an internal trigger input is selected through the TS bit (TIMx_SMCR register

Note: The CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).

Bit 7 Reserved, must be kept at reset value.

4

RM0313 Rev 7 395/913

Bits 6:4 OC1M: Output compare 1 mode

These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas the active levels of OC1 and OC1N depend on the CC1P and CC1NP bits, respectively.

000: Frozen - The comparison between the output compare register TIMx CCR1 and the counter TIMx CNT has no effect on the outputs (this mode is used to generate a timing base).

001: Set channel 1 to active level on match. The OC1REF signal is forced high when the TIMx CNT counter matches the capture/compare register 1 (TIMx CCR1).

010: Set channel 1 to inactive level on match. The OC1REF signal is forced low when the TIMx CNT counter matches the capture/compare register 1 (TIMx CCR1).

011: Toggle - OC1REF toggles when TIMx CNT=TIMx CCR1

100: Force inactive level - OC1REF is forced low

101: Force active level - OC1REF is forced high

110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx CNT<TIMx CCR1 else it is inactive. In downcounting, channel 1 is inactive (OC1REF='0) as long as TIMx_CNT>TIMx_CCR1, else it is active (OC1REF='1')

111: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx CNT<TIMx CCR1 else it is active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else it is inactive.

Note: In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from "frozen" mode to "PWM" mode.

Bit 3 **OC1PE**: Output compare 1 preload enable

0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken into account immediately

1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx CCR1 preload value is loaded into the active register at each update event

Note: The PWM mode can be used without validating the preload register only in one-pulse mode (OPM bit set in the TIMx_CR1 register). Else the behavior is not guaranteed.

Bit 2 **OC1FE**: Output compare 1 fast enable

This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on the counter and CCR1 values even when the trigger is ON. The minimum delay to activate the CC1 output when an edge occurs on the trigger input is 5 clock cycles

1: An active edge on the trigger input acts like a compare match on the CC1 output. Then, OC is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 CC1S: Capture/Compare 1 selection

This bitfield defines the direction of the channel (input/output) as well as the used input. 00: CC1 channel is configured as output

01: CC1 channel is configured as input, IC1 is mapped on TI1

10: CC1 channel is configured as input, IC1 is mapped on TI2

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode works only if an internal trigger input is selected through the TS bit (TIMx SMCR register)

Note: The CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).



Input capture mode

```
Bits 15:12 IC2F: Input capture 2 filter
```

Bits 11:10 IC2PSC[1:0]: Input capture 2 prescaler

Bits 9:8 CC2S: Capture/compare 2 selection

This bitfield defines the direction of the channel (input/output) as well as the used input.

00: CC2 channel is configured as output

01: CC2 channel is configured as input, IC2 is mapped on TI2

10: CC2 channel is configured as input, IC2 is mapped on TI1

11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode works only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)

Note: The CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).

Bits 7:4 IC1F: Input capture 1 filter

This bitfield defines the frequency used to sample the TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:

0000: No filter, sampling is done at $f_{DTS}1000$: $f_{SAMPLING} = f_{DTS}/8$, N=6

0001: f_{SAMPLING}=f_{CK} INT, N=21001: f_{SAMPLING}=f_{DTS}/8, N=8

0010: f_{SAMPLING}=f_{CK INT}, N=41010: f_{SAMPLING}=f_{DTS}/16, N=5

0011: f_{SAMPLING}=f_{CK} INT, N=8 1011: f_{SAMPLING}=f_{DTS}/16, N=6

0100: f_{SAMPLING}=f_{DTS}/2, N=61100: f_{SAMPLING}=f_{DTS}/16, N=8

0101: $f_{SAMPLING} = f_{DTS}/2$, N=81101: $f_{SAMPLING} = f_{DTS}/32$, N=5

0110: f_{SAMPLING}=f_{DTS}/4, N=61110: f_{SAMPLING}=f_{DTS}/32, N=6 0111: f_{SAMPLING}=f_{DTS}/4, N=81111: f_{SAMPLING}=f_{DTS}/32, N=8

Note: In the current silicon revision, f_{DTS} is replaced in the formula by CK_INT when ICxF[3:0]= 1. 2 or 3.

Bits 3:2 IC1PSC: Input capture 1 prescaler

This bitfield defines the ratio of the prescaler acting on the CC1 input (IC1).

The prescaler is reset as soon as CC1E='0' (TIMx_CCER register).

00: no prescaler, capture is done each time an edge is detected on the capture input

01: capture is done once every 2 events

10: capture is done once every 4 events

11: capture is done once every 8 events

Bits 1:0 CC1S: Capture/Compare 1 selection

This bitfield defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output

01: CC1 channel is configured as input, IC1 is mapped on TI1

10: CC1 channel is configured as input, IC1 is mapped on TI2

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: The CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).



RM0313 Rev 7 397/913

17.5.7 TIM12 capture/compare enable register (TIMx_CCER)

Address offset: 0x20 Reset value: 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	Res.	CC2NP	Res.	CC2P	CC2E	CC1NP	Res.	CC1P	CC1E							
Ī									rw		rw	rw	rw		rw	rw

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 CC2NP: Capture/Compare 2 output Polarity

refer to CC1NP description

Bit 6 Reserved, must be kept at reset value.

Bit 5 CC2P: Capture/Compare 2 output Polarity

refer to CC1P description

Bit 4 CC2E: Capture/Compare 2 output enable

refer to CC1E description

Bit 3 CC1NP: Capture/Compare 1 complementary output Polarity

CC1 channel configured as output: CC1NP must be kept cleared

CC1 channel configured as input: CC1NP is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity (refer to CC1P description).

Bit 2 Reserved, must be kept at reset value.

Bit 1 **CC1P**: Capture/Compare 1 output Polarity.

CC1 channel configured as output:

0: OC1 active high.

1: OC1 active low.

CC1 channel configured as input:

CC1NP/CC1P bits select TI1FP1 and TI2FP1 polarity for trigger or capture operations.

00: noninverted/rising edge

Circuit is sensitive to TIxFP1 rising edge (capture, trigger in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger in gated mode, encoder mode).

01: inverted/falling edge

Circuit is sensitive to TIxFP1 falling edge (capture, trigger in reset, external clock or trigger mode), TIxFP1 is inverted (trigger in gated mode, encoder mode).

10: reserved, do not use this configuration.

Note: 11: noninverted/both edges

Circuit is sensitive to both TIxFP1 rising and falling edges (capture, trigger in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger in gated mode). This configuration must not be used for encoder mode.

Bit 0 CC1E: Capture/Compare 1 output enable.

CC1 channel configured as output:

0: Off - OC1 is not active.

1: On - OC1 signal is output on the corresponding output pin.

CC1 channel configured as input:

This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx_CCR1) or not.

0: Capture disabled.

1: Capture enabled.



Table 49. Output control bit for standard OCx channels

CCxE bit	OCx output state
0	Output disabled (OCx='0', OCx_EN='0')
1	OCx=OCxREF + Polarity, OCx_EN='1'

Note:

The states of the external I/O pins connected to the standard OCx channels depend on the state of the OCx channel and on the GPIO registers.

17.5.8 TIM12 counter (TIMx_CNT)

Address offset: 0x24

Reset value: 0x0000 0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CNT[15:0]: Counter value

17.5.9 TIM12 prescaler (TIMx PSC)

Address offset: 0x28 Reset value: 0x0000

15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
							PSC	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 PSC[15:0]: Prescaler value

The counter clock frequency CK_CNT is equal to f_{CK_PSC} / (PSC[15:0] + 1).

PSC contains the value to be loaded into the active prescaler register at each update event.

17.5.10 TIM12 auto-reload register (TIMx_ARR)

Address offset: 0x2C

Reset value: 0x0000 0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ARR	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 ARR[15:0]: Auto-reload value

ARR is the value to be loaded into the actual auto-reload register.

Refer to the Section 17.4.1: Time-base unit on page 370 for more details about ARR update and behavior.

The counter is blocked while the auto-reload value is null.

17.5.11 TIM12 capture/compare register 1 (TIMx CCR1)

Address offset: 0x34



RM0313 Rev 7 399/913

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•	•	•	CCR1	[15:0]	•	•					
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CCR1[15:0]: Capture/Compare 1 value

If channel CC1 is configured as output:

CCR1 is the value to be loaded into the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx CCMR1 register (OC1PE bit). Else the preload value is copied into the active capture/compare 1 register when an update event occurs.

The active capture/compare register contains the value to be compared to the TIMx_CNT counter and signaled on the OC1 output.

If channel CC1is configured as input:

CCR1 is the counter value transferred by the last input capture 1 event (IC1).

17.5.12 TIM12 capture/compare register 2 (TIMx CCR2)

Address offset: 0x38

Reset value: 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CCR2	2[15:0]							
ĺ	rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CCR2[15:0]: Capture/Compare 2 value

If channel CC2 is configured as output:

CCR2 is the value to be loaded into the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (OC2PE bit). Else the preload value is copied into the active capture/compare 2 register when an update event occurs.

The active capture/compare register contains the value to be compared to the TIMx CNT counter and signalled on the OC2 output.

If channel CC2 is configured as input:

CCR2 is the counter value transferred by the last input capture 2 event (IC2).

17.5.13 TIM12 register map

TIM12 registers are mapped as 16-bit addressable registers as described below:

Table 50. TIM12 register map and reset values

Offset	Register	31	30	59	28	27	56	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
0x00	TIMx_CR1	Res.	Cł [1:		ARPE	Res.	Res.	Res.	OPM	URS	UDIS	CEN																					
	Reset value																							0	0	0				0	0	0	0
0x04	TIMx_CR2	Res.	Res.	Res.	MN	AS[2	2:0]	Res.	Res.	Res.	Res.																						
	Reset value																										0	0	0				



Table 50. TIM12 register map and reset values (continued)

								_	`	_	-		_	_	IIU	_		_			·		_		<u> </u>				_		$\overline{}$	$\overline{}$	—
Offset	Register	31	30	53	28	27	56	25	24	23	22	21	20	19	18	11	16	15	14	13	12	1	10	6	8	2	9	2	4	3	7	1	0
0x08	TIMx_SMCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MSM	TS	S[2:	0]	Res.	SM	1S[2:	0]
	Reset value																									0	0	0	0		0	0	0
0x0C	TIMx_DIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TIE	Res.	Res.	Res.	CC2IE	CC1IE	JE
	Reset value																										0				0	0	0
0x10	TIMx_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC20F	CC10F	Res.	Res.	TIF	Res.	Res.	Res.	CC2IF	CC1IF	UIF
	Reset value																						0	0			0				0	0	0
0x14	TIMx_EGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TG	Res.	Res.	Res.	CC2G	CC1G	ne
	Reset value																										0				0	0	0
	TIMx_CCMR1 Output Compare mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		C2N [2:0]		OC2PE	OC2FE	C(3	Res.		C1I 2:0]		OC1PE	OC1FE	CC S [1:0	
	Reset value																		0	0	0	0	0	0	0		0	0	0	0	0	0	0
0x18	TIMx_CCMR1 Input Capture mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ŀ	C2F	[3:0]	IC PS [1:	SC	C(3	ı	C1F	[3:0]	IC PS [1:	SC	CC S [1:0	;
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C				!											Res																		
0x20	TIMx_CCER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC2NP	Res.	CC2P	CC2E	CC1NP	Res.	CC1P	CC1E
	Reset value																									0		0	0	0		0	0
0x24	TIMx_CNT	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							С	NT	[15:	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIMx_PSC	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								SC	[15:	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TIMx_ARR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							Α	RR	[15:	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30					1	1									Res			ı															
0x34	TIMx_CCR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							C	CR1	[15	:0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x38	TIMx_CCR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			•	•			C	CR2	2[15	:0]		•		,		
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



RM0313 Rev 7 401/913

Table 50. TIM12 register map and reset values (continued)

Offset	Register	31	30	29	28	27	5 6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x3C to 0x4C															Res	i.																	
0x38	TIMx_CCR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							C	CR2	[15	:0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



17.6 TIM13/14 registers

The peripheral registers have to be written by half-words (16 bits) or words (32 bits). Read accesses can be done by bytes (8 bits), half-words (16 bits) or words (32 bits).

17.6.1 TIM13/14 control register 1 (TIMx_CR1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CKD	[1:0]	ARPE	Res.	Res.	Res.	Res.	URS	UDIS	CEN
						rw	rw	rw					rw	rw	rw

Bits 15:10 Reserved, must be kept at reset value.

Bits 9:8 CKD: Clock division

This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),

00: $t_{DTS} = t_{CK_INT}$ 01: $t_{DTS} = 2 \times t_{CK_INT}$ 10: $t_{DTS} = 4 \times t_{CK_INT}$ 11: Reserved

Bit 7 ARPE: Auto-reload preload enable

0: TIMx_ARR register is not buffered

1: TIMx_ARR register is buffered

Bits 6:3 Reserved, must be kept at reset value.

Bit 2 URS: Update request source

This bit is set and cleared by software to select the update interrupt (UEV) sources.

0: Any of the following events generate an UEV if enabled:

- Counter overflow
- Setting the UG bit

1: Only counter overflow generates an UEV if enabled.

Bit 1 UDIS: Update disable

This bit is set and cleared by software to enable/disable update interrupt (UEV) event generation.

0: UEV enabled. An UEV is generated by one of the following events:

- Counter overflow
- Setting the UG bit.

Buffered registers are then loaded with their preload values.

1: UEV disabled. No UEV is generated, shadow registers keep their value (ARR, PSC, CCRx). The counter and the prescaler are reinitialized if the UG bit is set.

Bit 0 CEN: Counter enable

0: Counter disabled

1: Counter enabled

577

17.6.2 TIM13/14 Interrupt enable register (TIMx_DIER)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CC1IE	UIE													
														rw	rw

Bits 15:2 Reserved, must be kept at reset value.

Bit 1 CC1IE: Capture/Compare 1 interrupt enable

0: CC1 interrupt disabled
1: CC1 interrupt enabled
Bit 0 **UIE**: Update interrupt enable

0: Update interrupt enabled
1: Update interrupt enabled

17.6.3 TIM13/14 status register (TIMx_SR)

Address offset: 0x10 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CC10F	Res.	CC1IF	UIF						
						rc_w0								rc_w0	rc_w0

Bits 15:10 Reserved, must be kept at reset value.

Bit 9 CC10F: Capture/Compare 1 overcapture flag

This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'.

0: No overcapture has been detected.

1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set

Bits 8:2 Reserved, must be kept at reset value.

Bit 1 CC1IF: Capture/compare 1 interrupt flag

If channel CC1 is configured as output:

This flag is set by hardware when the counter matches the compare value. It is cleared by software.

0: No match.

1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow.

If channel CC1 is configured as input:

This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1 register.

0: No input capture occurred.

1: The counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1 which matches the selected polarity).

Bit 0 **UIF**: Update interrupt flag

This bit is set by hardware on an update event. It is cleared by software.

0: No update occurred.

- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
 - At overflow and if UDIS='0' in the TIMx CR1 register.
 - When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS='0' and UDIS='0' in the TIMx_CR1 register.

17.6.4 TIM13/14 event generation register (TIMx EGR)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CC1G	UG													
														w	w

Bits 15:2 Reserved, must be kept at reset value.

Bit 1 CC1G: Capture/compare 1 generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action

1: A capture/compare event is generated on channel 1:

If channel CC1 is configured as output:

CC1IF flag is set, Corresponding interrupt or is sent if enabled.

If channel CC1 is configured as input:

The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

Bit 0 UG: Update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action

1: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared.

4

RM0313 Rev 7 405/913

17.6.5 TIM13/14 capture/compare mode register 1 (TIMx_CCMR1)

Address offset: 0x18 Reset value: 0x0000

The channels can be used in input (capture mode) or in output (compare mode). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function in input and in output mode. For a given bit, OCxx describes its function when the channel is configured in output, ICxx describes its function when the channel is configured in input. So one must take care that the same bit can have a different meaning for the input stage and for the output stage.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	(OC1M[2:0]	OC1PE	OC1FE		S[1:0]								
Res.		IC1F	[3:0]		IC1PS	C[1:0]	CCI	3[1.0]							
								rw	rw	rw	rw	rw	rw	rw	rw

Output compare mode

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:4 OC1M: Output compare 1 mode

These bits define the behavior of the output reference signal OC1REF from which OC1 is derived. OC1REF is active high whereas OC1 active level depends on CC1P bit.

000: Frozen. The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.

001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

011: Toggle - OC1REF toggles when $TIMx_CNT = TIMx_CCR1$.

100: Force inactive level - OC1REF is forced low.

101: Force active level - OC1REF is forced high.

110: PWM mode 1 - Channel 1 is active as long as TIMx CNT < TIMx CCR1 else inactive.

111: PWM mode 2 - Channel 1 is inactive as long as TIMx CNT < TIMx CCR1 else active.

Note: In PWM mode 1 or 2, the OCREF level changes when the result of the comparison changes or when the output compare mode switches from frozen to PWM mode.

Bit 3 OC1PE: Output compare 1 preload enable

- 0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
- 1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.

Note: The PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.

Bit 2 OC1FE: Output compare 1 fast enable

This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.

1: An active edge on the trigger input acts like a compare match on CC1 output. OC is then set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 CC1S: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output.

01: CC1 channel is configured as input, IC1 is mapped on TI1.

10: Reserved

11: Reserved

Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).

Input capture mode

Bits 15:8 Reserved, must be kept at reset value.



RM0313 Rev 7 407/913

Bits 7:4 IC1F: Input capture 1 filter

This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:

0000: No filter, sampling is done at f_{DTS}1000: f_{SAMPLING}=f_{DTS}/8, N=6

0001: f_{SAMPLING}=f_{CK INT}, N=21001: f_{SAMPLING}=f_{DTS}/8, N=8

0010: f_{SAMPLING}=f_{CK_INT}, N=41010: f_{SAMPLING}=f_{DTS}/16, N=5

0011: f_{SAMPLING}=f_{CK INT}, N=81011: f_{SAMPLING}=f_{DTS}/16, N=6

0100: f_{SAMPLING}=f_{DTS}/2, N=61100: f_{SAMPLING}=f_{DTS}/16, N=8

0101: f_{SAMPLING}=f_{DTS}/2, N=81101: f_{SAMPLING}=f_{DTS}/32, N=5

0110: f_{SAMPLING}=f_{DTS}/4, N=61110: f_{SAMPLING}=f_{DTS}/32, N=6

0111: f_{SAMPLING}=f_{DTS}/4, N=81111: f_{SAMPLING}=f_{DTS}/32, N=8

Note: In current silicon revision, f_{DTS} is replaced in the formula by CK_INT when ICxF[3:0]= 1, 2 or 3.

Bits 3:2 IC1PSC: Input capture 1 prescaler

This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).

The prescaler is reset as soon as CC1E='0' (TIMx_CCER register).

00: no prescaler, capture is done each time an edge is detected on the capture input

01: capture is done once every 2 events

10: capture is done once every 4 events

11: capture is done once every 8 events

Bits 1:0 CC1S: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output

01: CC1 channel is configured as input, IC1 is mapped on TI1

10: CC1 channel is configured as input, IC1 is mapped on TI2

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx CCER).



17.6.6 TIM13/14 capture/compare enable register (TIMx CCER)

Address offset: 0x20 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CC1NP	Res.	CC1P	CC1E											
												rw		rw	rw

Bits 15:4 Reserved, must be kept at reset value.

Bit 3 CC1NP: Capture/Compare 1 complementary output Polarity.

CC1 channel configured as output: CC1NP must be kept cleared.

CC1 channel configured as input: CC1NP bit is used in conjunction with CC1P to define TI1FP1 polarity (refer to CC1P description).

Bit 2 Reserved, must be kept at reset value.

Bit 1 CC1P: Capture/Compare 1 output Polarity.

CC1 channel configured as output:

0: OC1 active high

1: OC1 active low

CC1 channel configured as input:

The CC1P bit selects TI1FP1 and TI2FP1 polarity for trigger or capture operations.

00: noninverted/rising edge

Circuit is sensitive to TI1FP1 rising edge (capture mode), TI1FP1 is not inverted.

01: inverted/falling edge

Circuit is sensitive to TI1FP1 falling edge (capture mode), TI1FP1 is inverted.

10: reserved, do not use this configuration.

11: noninverted/both edges

Circuit is sensitive to both TI1FP1 rising and falling edges (capture mode), TI1FP1 is not inverted.

Bit 0 **CC1E**: Capture/Compare 1 output enable.

CC1 channel configured as output:

0: Off - OC1 is not active

1: On - OC1 signal is output on the corresponding output pin

CC1 channel configured as input:

This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx_CCR1) or not.

0: Capture disabled

1: Capture enabled

Table 51. Output control bit for standard OCx channels

CCxE bit	OCx output state
0	Output Disabled (OCx='0', OCx_EN='0')
1	OCx=OCxREF + Polarity, OCx_EN='1'

Note:

The state of the external I/O pins connected to the standard OCx channels depends on the OCx channel state and the GPIO registers.



RM0313 Rev 7 409/913

17.6.7 TIM13/14 counter (TIMx_CNT)

Address offset: 0x24 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CNT[15:0]: Counter value

17.6.8 TIM13/14 prescaler (TIMx_PSC)

Address offset: 0x28 Reset value: 0x0000

_	15	14	13	12	11	10	9	0	/	О	5	4	3		Į.	U
Ī								PSC	[15:0]							
Ļ							1				1	1	1			
	rw	rw	rw	rw	rw	rw	rw	rw	rw							
L																

Bits 15:0 PSC[15:0]: Prescaler value

The counter clock frequency CK_CNT is equal to $f_{\mbox{CK_PSC}}$ / (PSC[15:0] + 1).

PSC contains the value to be loaded in the active prescaler register at each update event.

17.6.9 TIM13/14 auto-reload register (TIMx ARR)

Address offset: 0x2C Reset value: 0x0000

15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
							ARR	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 ARR[15:0]: Auto-reload value

ARR is the value to be loaded in the actual auto-reload register.

Refer to Section 17.4.1: Time-base unit on page 370 for more details about ARR update and behavior

The counter is blocked while the auto-reload value is null.

17.6.10 TIM13/14 capture/compare register 1 (TIMx_CCR1)

Address offset: 0x34 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR1	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CCR1[15:0]: Capture/Compare 1 value

If channel CC1 is configured as output:

CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.

If channel CC1is configured as input:

CCR1 is the counter value transferred by the last input capture 1 event (IC1).



RM0313 Rev 7 411/913

17.6.11 TIM14 option register (TIM14_OR)

Address offset: 0x50 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TI [·] RMP														
															rw

Bits 15:2 Reserved, must be kept at reset value.

Bits 1:0 TI1_RMP[1:0]: Timer Input 1 remap

Set and cleared by software.

00: TIM14 Channel1 is connected to the GPIO. Refer to the Alternate function mapping table in the device datasheets.

01: the RTC_CLK is connected to the TIM14_CH1 input for calibration purposes

10: TIM14_CH1 input is connected to HSE/32 clock

11: TIM14 CH1 input is connected to MCO clock.

17.6.12 TIM13/14 register map

TIMx registers are mapped as 16-bit addressable registers as described in the tables below:

Table 52. TIM13/14 register map and reset values

Offset	Register	31	30	58	28	22	56	25	74	23	22	21	70	19	18	17	91	15	14	13	12	11	10	6	8	2	9	2	4	3	7	1	0
0x00	TIMx_CR1	Res.	Cł [1:		ARPE	Res.	Res.	Res.	Res.	URS	UDIS	CEN																					
	Reset value																							0	0	0					0	0	0
0x08	TIMx_SMCR															No	t Av	aila	ble														
	Reset value																																
0x0C	TIMx_DIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC1IE	NE																						
	Reset value																															0	0
0x10	TIMx_SR	Res.	CC10F	Res.	CC1IF	UIF																											
	Reset value																							0								0	0
0x14	TIMx_EGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC1G	NG																						
	Reset value																															0	0

Table 52. TIM13/14 register map and reset values (continued)

1			_							9.	_		_	÷		_						`				<u> </u>					$\overline{}$		_
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
	TIMx_CCMR1 Output compare mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		C1I [2:0]		OC1PE	OC1FE	CC S [1:	3											
0x18	Reset value																										0	0	0	0	0	0	0
	TIMx_CCMR1 Input capture mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ŀ	C1F	[3:0]	IC PS [1:	SC	CC S [1:	3											
	Reset value																									0	0	0	0	0	0	0	0
0x1C															Res																		
0x20	TIMx_CCER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC1NP	Res.	CC1P	CC1E											
•	Reset value																													0		0	0
0x24	TIMx_CNT	Res.	Res.	Res.	Res.	Res.		ı	ı				С	NT	[15:0	0]					1												
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIMx_PSC	Res.	Res.	Res.	Res.	Res.							Р	SC	[15:0	0]																	
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TIMx_ARR	Res.	Res.	Res.	Res.	Res.							Α	.RR	[15:0	0]																	
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30													<u> </u>		Res	i.																	
0x34	TIMx_CCR1	Res.	Res.	Res.	Res.	CCR1[15:0]																											
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x50	TIM14_OR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	T11_	RMP[1:0]											
	Reset value																																0



RM0313 Rev 7 413/913

18 General-purpose timers (TIM15/16/17)

18.1 TIM15/16/17 introduction

The TIM15/16/17 timers consist of a 16-bit auto-reload counter driven by a programmable prescaler.

They may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare, PWM, complementary PWM with dead-time insertion).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The TIM15/16/17 timers are completely independent, and do not share any resources. The TIM15 can be synchronized with other timers.

18.2 TIM15 main features

TIM15 includes the following features:

- 16-bit auto-reload upcounter
- 16-bit programmable prescaler used to divide (also "on the fly") the counter clock frequency by any factor between 1 and 65535
- Up to 2 independent channels for:
 - Input capture
 - Output compare
 - PWM generation (edge mode)
 - One-pulse mode output
- Complementary outputs with programmable dead-time (for channel 1 only)
- Synchronization circuit to control the timer with external signals and to interconnect several timers together
- Repetition counter to update the timer registers only after a given number of cycles of the counter
- Break input to put the timer's output signals in the reset state or a known state
- Interrupt/DMA generation on the following events:
 - Update: counter overflow, counter initialization (by software or internal/external trigger)
 - Input capture
 - Output compare
 - Break input (interrupt request)

18.3 TIM16 and TIM17 main features

The TIM16 and TIM17 timers include the following features:

- 16-bit auto-reload upcounter
- 16-bit programmable prescaler used to divide (also "on the fly") the counter clock frequency by any factor between 1 and 65535
- One channel for:
 - Input capture
 - Output compare
 - PWM generation (edge-aligned mode)
 - One-pulse mode output
- Complementary outputs with programmable dead-time
- Repetition counter to update the timer registers only after a given number of cycles of the counter
- Break input to put the timer's output signals in the reset state or a known state
- Interrupt/DMA generation on the following events:
 - Update: counter overflow
 - Trigger event (counter start, stop, initialization or count by internal/external trigger)
 - Input capture
 - Output compare
 - Break input




Figure 123. TIM15 block diagram






Figure 124. TIM16 and TIM17 block diagram



RM0313 Rev 7 417/913

18.4 TIM15/16/17 functional description

18.4.1 Time-base unit

The main block of the programmable advanced-control timer is a 16-bit counter with its related auto-reload register. The counter can count up, down or both up and down. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:

- Counter register (TIMx CNT)
- Prescaler register (TIMx PSC)
- Auto-reload register (TIMx ARR)
- Repetition counter register (TIMx_RCR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter reaches the overflow (or underflow when downcounting) and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detailed for each configuration.

The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (CEN) in TIMx_CR1 register is set (refer also to the slave mode controller description to get more details on counter enabling).

Note that the counter starts counting 1 clock cycle after setting the CEN bit in the TIMx_CR1 register.

Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register). It can be changed on the fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.

Figure 103 and *Figure 104* give some examples of the counter behavior when the prescaler ratio is changed on the fly:






Figure 125. Counter timing diagram with prescaler division change from 1 to 2





18.4.2 Counter modes

Upcounting mode

In upcounting mode, the counter counts from 0 to the auto-reload value (content of the TIMx ARR register), then restarts from 0 and generates a counter overflow event.

If the repetition counter is used, the update event (UEV) is generated after upcounting is repeated for the number of times programmed in the repetition counter register (TIMx RCR). Else the update event is generated at each counter overflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

The UEV event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register,
- The auto-reload shadow register is updated with the preload value (TIMx_ARR),
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.





Figure 127. Counter timing diagram, internal clock divided by 1









Figure 129. Counter timing diagram, internal clock divided by 4










Figure 131. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)





577

18.4.3 Repetition counter

Section 17.4.1: Time-base unit describes how the update event (UEV) is generated with respect to the counter overflows/underflows. It is actually generated only when the repetition counter has reached zero. This can be useful when generating PWM signals.

This means that data are transferred from the preload registers to the shadow registers (TIMx_ARR auto-reload register, TIMx_PSC prescaler register, but also TIMx_CCRx capture/compare registers in compare mode) every N counter overflows or underflows, where N is the value in the TIMx_RCR repetition counter register.

The repetition counter is decremented at each counter overflow in upcounting mode.

The repetition counter is an auto-reload type; the repetition rate is maintained as defined by the TIMx_RCR register value (refer to *Figure 133*). When the update event is generated by software (by setting the UG bit in TIMx_EGR register) or by hardware through the slave mode controller, it occurs immediately whatever the value of the repetition counter is and the repetition counter is reloaded with the content of the TIMx_RCR register.




Figure 133. Update rate examples depending on mode and TIMx_RCR register settings

18.4.4 Clock selection

The counter clock can be provided by the following clock sources:

- Internal clock (CK_INT)
- External clock mode1: external input pin (only for TIM15)
- Internal trigger inputs (ITRx) (only for TIM15): using one timer as the prescaler for another timer, for example, TIM2 can be configured to act as a prescaler for TIM15. Refer to *Using one timer as prescaler for another timer* for more details.

Internal clock source (CK_INT)

For TIM15, if the slave mode controller is disabled (SMS=000), then the CEN, DIR (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software (except UG which remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock CK_INT.



RM0313 Rev 7 425/913

Figure 110 shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.




Figure 134. Control circuit in normal mode, internal clock divided by 1

External clock source mode 1

This mode is selected when SMS=111 in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input.




Figure 135. TI2 external clock connection example

For example, to configure the upcounter to count in response to a rising edge on the TI2 input, use the following procedure:

- 1. Configure channel 2 to detect rising edges on the TI2 input by writing CC2S = '01' in the TIMx CCMR1 register.
- 2. Configure the input filter duration by writing the IC2F[3:0] bits in the TIMx_CCMR1 register (if no filter is needed, keep IC2F=0000).
- 3. Select rising edge polarity by writing CC2P=0 in the TIMx_CCER register.
- 4. Configure the timer in external clock mode 1 by writing SMS=111 in the TIMx_SMCR register.
- 5. Select TI2 as the trigger input source by writing TS=110 in the TIMx_SMCR register.
- 6. Enable the counter by writing CEN=1 in the TIMx_CR1 register.

Note: The capture prescaler is not used for triggering, so it does not need to be configured.

When a rising edge occurs on TI2, the counter counts once and the TIF flag is set.

The delay between the rising edge on TI2 and the actual clock of the counter is due to the resynchronization circuit on TI2 input.




Figure 136. Control circuit in external clock mode 1

18.4.5 Capture/compare channels

Each Capture/Compare channel is built around a capture/compare register (including a shadow register), a input stage for capture (with digital filter, multiplexing and prescaler) and an output stage (with comparator and output control).

Figure 113 to Figure 140 give an overview of one Capture/Compare channel.

The input stage samples the corresponding TIx input to generate a filtered signal TIxF. Then, an edge detector with polarity selection generates a signal (TIxFPx) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICxPS).






Figure 137. Capture/compare channel (example: channel 1 input stage)

The output stage generates an intermediate waveform which is then used for reference: OCxRef (active high). The polarity acts at the end of the chain.




Figure 138. Capture/compare channel 1 main circuit

7





Figure 139. Output stage of capture/compare channel (channel 1)

Figure 140. Output stage of capture/compare channel (channel 2 for TIM15)



The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register.

In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.



RM0313 Rev 7 429/913

18.4.6 Input capture mode

In Input capture mode, the Capture/Compare Registers (TIMx_CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be cleared by software by writing it to '0' or by reading the captured data stored in the TIMx_CCRx register. CCxOF is cleared when it is written with 0.

The following example shows how to capture the counter value in TIMx_CCR1 when TI1 input rises. To do this, use the following procedure:

- Select the active input: TIMx_CCR1 must be linked to the TI1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1 register becomes read-only.
- 2. Program the appropriate input filter duration in relation with the signal connected to the timer (when the input is one of the TIx (ICxF bits in the TIMx_CCMRx register). Let's imagine that, when toggling, the input signal is not stable during at must 5 internal clock cycles. We must program a filter duration longer than these 5 clock cycles. We can validate a transition on TI1 when 8 consecutive samples with the new level have been detected (sampled at f_{DTS} frequency). Then write IC1F bits to 0011 in the TIMx_CCMR1 register.
- 3. Select the edge of the active transition on the TI1 channel by writing CC1P bit to 0 in the TIMx CCER register (rising edge in this case).
- 4. Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to '00' in the TIMx CCMR1 register).
- 5. Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx CCER register.
- 6. If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the TIMx_DIER register.

When an input capture occurs:

- The TIMx CCR1 register gets the value of the counter on the active transition.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures
 occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.
- A DMA request is generated depending on the CC1DE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which could happen after reading the flag and before reading the data.

Note:

IC interrupt and/or DMA requests can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.

18.4.7 PWM input mode (only for TIM15)

This mode is a particular case of input capture mode. The procedure is the same except:

- Two ICx signals are mapped on the same TIx input.
- These 2 ICx signals are active on edges with opposite polarity.
- One of the two TIxFP signals is selected as trigger input and the slave mode controller is configured in reset mode.

For example, one can measure the period (in TIMx_CCR1 register) and the duty cycle (in TIMx CCR2 register) of the PWM applied on TI1 using the following procedure (depending on CK INT frequency and prescaler value):

- Select the active input for TIMx CCR1: write the CC1S bits to 01 in the TIMx CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP1 (used both for capture in TIMx CCR1 and counter 2. clear): write the CC1P bit to '0' (active on rising edge).
- Select the active input for TIMx CCR2: write the CC2S bits to 10 in the TIMx CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP2 (used for capture in TIMx CCR2): write the CC2P bit to '1' (active on falling edge).
- Select the valid trigger input: write the TS bits to 101 in the TIMx SMCR register (TI1FP1 selected).
- Configure the slave mode controller in reset mode: write the SMS bits to 100 in the TIMx SMCR register.
- Enable the captures: write the CC1E and CC2E bits to '1' in the TIMx CCER register.




Figure 141. PWM input mode timing

The PWM input mode can be used only with the TIMx CH1/TIMx CH2 signals due to the fact that only TI1FP1 and TI2FP2 are connected to the slave mode controller.

18.4.8 Forced output mode

In output mode (CCxS bits = 00 in the TIMx_CCMRx register), each output compare signal (OCxREF and then OCx/OCxN) can be forced to active or inactive level directly by software. independently of any comparison between the output compare register and the counter.



RM0313 Rev 7 431/913 To force an output compare signal (OCXREF/OCx) to its active level, one just needs to write 101 in the OCxM bits in the corresponding TIMx_CCMRx register. Thus OCXREF is forced high (OCxREF is always active high) and OCx get opposite value to CCxP polarity bit.

For example: CCxP=0 (OCx active high) => OCx is forced to high level.

The OCxREF signal can be forced low by writing the OCxM bits to 100 in the TIMx_CCMRx register.

Anyway, the comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt and DMA requests can be sent accordingly. This is described in the output compare mode section below.

18.4.9 Output compare mode

This function is used to control an output waveform or indicating when a period of time has elapsed.

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP bit in the TIMx_CCER register). The output pin can keep its level (OCXM=000), be set active (OCxM=001), be set inactive (OCxM=010) or can toggle (OCxM=011) on match.
- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- 3. Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the TIMx_DIER register).
- 4. Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request selection).

The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register.

In output compare mode, the update event UEV has no effect on OCxREF and OCx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One-pulse mode).

Procedure:

- 1. Select the counter clock (internal, external, prescaler).
- 2. Write the desired data in the TIMx_ARR and TIMx_CCRx registers.
- Set the CCxIE bit if an interrupt request is to be generated.
- 4. Select the output mode. For example:
 - Write OCxM = 011 to toggle OCx output pin when CNT matches CCRx
 - Write OCxPE = 0 to disable preload register
 - Write CCxP = 0 to select active high polarity
 - Write CCxE = 1 to enable the output
- 5. Enable the counter by setting the CEN bit in the TIMx_CR1 register.

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE='0', else TIMx_CCRx shadow register is updated only at the next update event UEV). An example is given in *Figure 117*.






Figure 142. Output compare mode, toggle on OC1

18.4.10 PWM mode

Pulse Width Modulation mode allows to generate a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register.

The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing '110' (PWM mode 1) or '111' (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register (in upcounting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, all registers must be initialized by setting the UG bit in the TIMx EGR register.

OCx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. OCx output is enabled by a combination of the CCxE, CCxNE, MOE, OSSI and OSSR bits (TIMx_CCER and TIMx_BDTR registers). Refer to the TIMx_CCER register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether TIMx_CCRx \leq TIMx_CNT or TIMx_CNT \leq TIMx_CCRx (depending on the direction of the counter).

The timer is able to generate PWM in edge-aligned mode or center-aligned mode depending on the CMS bits in the TIMx_CR1 register.

PWM edge-aligned mode

Upcounting configuration

Upcounting is active when the DIR bit in the TIMx_CR1 register is low. Refer to the *Upcounting mode on page 372*.

In the following example, we consider PWM mode 1. The reference PWM signal OCxREF is high as long as TIMx_CNT < TIMx_CCRx else it becomes low. If the compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then OCxREF is held at '1'. If the compare value is 0 then OCxRef is held at '0'. Figure 118 shows some edge-aligned PWM waveforms in an example where TIMx_ARR=8.




Figure 143. Edge-aligned PWM waveforms (ARR=8)

Downcounting configuration

Downcounting is active when DIR bit in TIMx_CR1 register is high. Refer to the *Repetition counter on page 424*

In PWM mode 1, the reference signal OCxRef is low as long as TIMx_CNT > TIMx_CCRx else it becomes high. If the compare value in TIMx_CCRx is greater than the auto-reload value in TIMx_ARR, then OCxREF is held at '1'. 0% PWM is not possible in this mode.

18.4.11 Complementary outputs and dead-time insertion

The TIM15/16/17 general-purpose timers can output one complementary signal and manage the switching-off and switching-on of the outputs.



This time is generally known as dead-time and it has to be adjusted depending on the devices that are connected to the outputs and their characteristics (intrinsic delays of level-shifters, delays due to power switches...)

The polarity of the outputs (main output OCx or complementary OCxN) can be selected independently for each output. This is done by writing to the CCxP and CCxNP bits in the TIMx_CCER register.

The complementary signals OCx and OCxN are activated by a combination of several control bits: the CCxE and CCxNE bits in the TIMx_CCER register and the MOE, OISx, OISxN, OSSI and OSSR bits in the TIMx_BDTR and TIMx_CR2 registers. Refer to Table 54: Output control bits for complementary OCx and OCxN channels with break feature on page 458 for more details. In particular, the dead-time is activated when switching to the IDLE state (MOE falling down to 0).

Dead-time insertion is enabled by setting both CCxE and CCxNE bits, and the MOE bit if the break circuit is present. There is one 10-bit dead-time generator for each channel. From a reference waveform OCxREF, it generates 2 outputs OCx and OCxN. If OCx and OCxN are active high:

- The OCx output signal is the same as the reference signal except for the rising edge, which is delayed relative to the reference rising edge.
- The OCxN output signal is the opposite of the reference signal except for the rising edge, which is delayed relative to the reference falling edge.

If the delay is greater than the width of the active output (OCx or OCxN) then the corresponding pulse is not generated.

The following figures show the relationships between the output signals of the dead-time generator and the reference signal OCxREF. (we suppose CCxP=0, CCxNP=0, MOE=1, CCxE=1 and CCxNE=1 in these examples)




Figure 144. Complementary output with dead-time insertion.

435/913





Figure 145. Dead-time waveforms with delay greater than the negative pulse.

Figure 146. Dead-time waveforms with delay greater than the positive pulse.



The dead-time delay is the same for each of the channels and is programmable with the DTG bits in the TIMx BDTR register. Refer to Section 18.5.15: TIM15 break and dead-time register (TIM15 BDTR) on page 461 for delay calculation.

Re-directing OCxREF to OCx or OCxN

In output mode (forced, output compare or PWM), OCxREF can be re-directed to the OCx output or to OCxN output by configuring the CCxE and CCxNE bits in the TIMx CCER register.

This allows to send a specific waveform (such as PWM or static active level) on one output while the complementary remains at its inactive level. Other alternative possibilities are to have both outputs at inactive level or both outputs active and complementary with deadtime.

Note:

When only OCxN is enabled (CCxE=0, CCxNE=1), it is not complemented and becomes active as soon as OCxREF is high. For example, if CCxNP=0 then OCxN=OCxRef. On the other hand, when both OCx and OCxN are enabled (CCxE=CCxNE=1) OCx becomes active when OCxREF is high whereas OCxN is complemented and becomes active when OCxREF is low.



18.4.12 Using the break function

When using the break function, the output enable signals and inactive levels are modified according to additional control bits (MOE, OSSI and OSSR bits in the TIMx_BDTR register, OISx and OISxN bits in the TIMx_CR2 register). In any case, the OCx and OCxN outputs cannot be set both to active level at a given time. Refer to *Table 54: Output control bits for complementary OCx and OCxN channels with break feature on page 458* for more details.

The source for break (BRK) channel can be an external source connected to the BKIN pin or one of the following internal sources:

- The core LOCKUP output
- The PVD output
- The SRAM parity error signal
- A clock failure event generated by the CSS detector
- The output from a comparator.

When exiting from reset, the break circuit is disabled and the MOE bit is low. The break function can be enabled by setting the BKE bit in the TIMx_BDTR register. The break input polarity can be selected by configuring the BKP bit in the same register. BKE and BKP can be modified at the same time. When the BKE and BKP bits are written, a delay of 1 APB clock cycle is applied before the writing is effective. Consequently, it is necessary to wait 1 APB clock period to correctly read back the bit after the write operation.

Because MOE falling edge can be asynchronous, a resynchronization circuit has been inserted between the actual signal (acting on the outputs) and the synchronous control bit (accessed in the TIMx_BDTR register). It results in some delays between the asynchronous and the synchronous signals. In particular, if MOE is set to 1 whereas it was low, a delay must be inserted (dummy instruction) before reading it correctly. This is because the write acts on the asynchronous signal whereas the read reflects the synchronous signal.

When a break occurs (selected level on the break input):

- The MOE bit is cleared asynchronously, putting the outputs in inactive state, idle state
 or in reset state (selected by the OSSI bit). This feature functions even if the MCU
 oscillator is off.
- Each output channel is driven with the level programmed in the OISx bit in the TIMx_CR2 register as soon as MOE=0. If OSSI=0 then the timer releases the enable output else the enable output remains high.
- When complementary outputs are used:
 - The outputs are first put in reset state inactive state (depending on the polarity).
 This is done asynchronously so that it works even if no clock is provided to the timer.
 - If the timer clock is still present, then the dead-time generator is reactivated in order to drive the outputs with the level programmed in the OISx and OISxN bits after a dead-time. Even in this case, OCx and OCxN cannot be driven to their

4

RM0313 Rev 7 437/913

- active level together. Note that because of the resynchronization on MOE, the dead-time duration is a bit longer than usual (around 2 ck tim clock cycles).
- If OSSI=0 then the timer releases the enable outputs else the enable outputs remain or become high as soon as one of the CCxE or CCxNE bits is high.
- The break status flag (BIF bit in the TIMx_SR register) is set. An interrupt can be generated if the BIE bit in the TIMx_DIER register is set. A DMA request can be sent if the BDE bit in the TIMx_DIER register is set.
- If the AOE bit in the TIMx_BDTR register is set, the MOE bit is automatically set again at the next update event UEV. This can be used to perform a regulation, for instance. Else, MOE remains low until it is written with 1 again. In this case, it can be used for security and the break input can be connected to an alarm from power drivers, thermal sensors or any security components.

Note:

The break inputs is acting on level. Thus, the MOE cannot be set while the break input is active (neither automatically nor by software). In the meantime, the status flag BIF cannot be cleared.

The break can be generated by the BRK input which has a programmable polarity and an enable bit BKE in the TIMX BDTR Register.

In addition to the break input and the output management, a write protection has been implemented inside the break circuit to safeguard the application. It allows to freeze the configuration of several parameters (dead-time duration, OCx/OCxN polarities and state when disabled, OCxM configurations, break enable and polarity). The protection can be selected among 3 levels with the LOCK bits in the TIMx_BDTR register. Refer to Section 18.5.15: TIM15 break and dead-time register (TIM15_BDTR) on page 461. The LOCK bits can be written only once after an MCU reset.

The Figure 147 shows an example of behavior of the outputs in response to a break.






Figure 147. Output behavior in response to a break.



18.4.13 One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. One-pulse mode is selected by setting the OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

- In upcounting: CNT < CCRx ≤ ARR (in particular, 0 < CCRx)
- In downcounting: CNT > CCRx




Figure 148. Example of one pulse mode.

For example one may want to generate a positive pulse on OC1 with a length of t_{PULSE} and after a delay of t_{DELAY} as soon as a positive edge is detected on the TI2 input pin.

Let's use TI2FP2 as trigger 1:

- Map TI2FP2 to TI2 by writing CC2S='01' in the TIMx CCMR1 register.
- 2. TI2FP2 must detect a rising edge, write CC2P='0' in the TIMx_CCER register.
- 3. Configure TI2FP2 as trigger for the slave mode controller (TRGI) by writing TS='110' in the TIMx_SMCR register.
- 4. TI2FP2 is used to start the counter by writing SMS to '110' in the TIMx_SMCR register (trigger mode).

The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The t_{DELAY} is defined by the value written in the TIMx_CCR1 register.
- The t_{PULSE} is defined by the difference between the auto-reload value and the compare value (TIMx ARR - TIMx CCR1).
- Let's say one want to build a waveform with a transition from '0' to '1' when a compare match occurs and a transition from '1' to '0' when the counter reaches the auto-reload value. To do this PWM mode 2 must be enabled by writing OC1M=111 in the TIMx_CCMR1 register. Optionally the preload registers can be enabled by writing OC1PE='1' in the TIMx_CCMR1 register and ARPE in the TIMx_CR1 register. In this case one has to write the compare value in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the UG bit and wait for external trigger event on TI2. CC1P is written to '0' in this example.

In our example, the DIR and CMS bits in the TIMx_CR1 register should be low.

Since only 1 pulse is needed, a 1 must be written in the OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0).

Particular case: OCx fast enable

In One-pulse mode, the edge detection on TIx input set the CEN bit which enables the counter. Then the comparison between the counter and the compare value makes the output toggle. But several clock cycles are needed for these operations and it limits the minimum delay t_{DELAY} min we can get.

If one wants to output a waveform with the minimum delay, the OCxFE bit can be set in the TIMx_CCMRx register. Then OCxRef (and OCx) are forced in response to the stimulus, without taking in account the comparison. Its new level is the same as if a compare match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.



RM0313 Rev 7 441/913

18.4.14 TIM15 and external trigger synchronization (only for TIM15)

The TIM15 timer can be synchronized with an external trigger in several modes: Reset mode, Gated mode and Trigger mode.

Slave mode: Reset mode

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx_ARR, TIMx_CCRx) are updated.

In the following example, the upcounter is cleared in response to a rising edge on TI1 input:

- Configure the channel 1 to detect rising edges on TI1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S = 01 in the TIMx_CCMR1 register. Write CC1P=0 in TIMx_CCER register to validate the polarity (and detect rising edges only).
- 2. Configure the timer in reset mode by writing SMS=100 in TIMx_SMCR register. Select TI1 as the input source by writing TS=101 in TIMx_SMCR register.
- 3. Start the counter by writing CEN=1 in the TIMx CR1 register.

The counter starts counting on the internal clock, then behaves normally until TI1 rising edge. When TI1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request, or a DMA request can be sent if enabled (depending on the TIE and TDE bits in TIMx_DIER register).

The following figure shows this behavior when the auto-reload register TIMx_ARR=0x36. The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.




Figure 149. Control circuit in reset mode

Slave mode: Gated mode

The counter can be enabled depending on the level of a selected input.

In the following example, the upcounter counts only when TI1 input is low:

- Configure the channel 1 to detect low levels on TI1. Configure the input filter duration (in this example, we do not need any filter, so we keep IC1F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC1S bits select the input capture source only, CC1S=01 in TIMx_CCMR1 register. Write CC1P=1 in TIMx_CCER register to validate the polarity (and detect low level only).
- 2. Configure the timer in gated mode by writing SMS=101 in TIMx_SMCR register. Select TI1 as the input source by writing TS=101 in TIMx_SMCR register.
- 3. Enable the counter by writing CEN=1 in the TIMx_CR1 register (in gated mode, the counter doesn't start if CEN=0, whatever is the trigger input level).

The counter starts counting on the internal clock as long as TI1 is low and stops as soon as TI1 becomes high. The TIF flag in the TIMx_SR register is set both when the counter starts or stops.

The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on TI1 input.




Figure 150. Control circuit in gated mode

Slave mode: Trigger mode

The counter can start in response to an event on a selected input.

In the following example, the upcounter starts in response to a rising edge on TI2 input:

- Configure the channel 2 to detect rising edges on TI2. Configure the input filter duration (in this example, we do not need any filter, so we keep IC2F=0000). The capture prescaler is not used for triggering, so it does not need to be configured. The CC2S bits are configured to select the input capture source only, CC2S=01 in TIMx_CCMR1 register. Write CC2P=1 in TIMx_CCER register to validate the polarity (and detect low level only).
- 2. Configure the timer in trigger mode by writing SMS=110 in TIMx_SMCR register. Select TI2 as the input source by writing TS=110 in TIMx_SMCR register.

When a rising edge occurs on TI2, the counter starts counting on the internal clock and the TIF flag is set.

The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI2 input.




Figure 151. Control circuit in trigger mode

18.4.15 Timer synchronization

The TIM timers are linked together internally for timer synchronization or chaining. Refer to Section 16.3.15: Timer synchronization on page 338 for details.

18.4.16 Debug mode

When the microcontroller enters debug mode (Cortex®-M4 with FPU core halted), the TIMx counter either continues to work normally or stops, depending on DBG_TIMx_STOP configuration bit in DBG module. For more details, refer to Section 31.16.2: Debug support for timers, watchdog, bxCAN and I²C.

18.5 TIM15 registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers have to be written by half-words (16 bits) or words (32 bits). Read accesses can be done by bytes (8 bits), half-words (16 bits) or words (32 bits).

18.5.1 TIM15 control register 1 (TIM15_CR1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CKD	[1:0]	ARPE	Res.	Res.	Res.	OPM	URS	UDIS	CEN
						rw	rw	rw				rw	rw	rw	rw

Bits 15:10 Reserved, must be kept at reset value.

Bits 9:8 CKD[1:0]: Clock division

This bitfield indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t_{DTS}) used by the dead-time generators and the digital filters (TIx)

00: $t_{DTS} = t_{CK_INT}$ 01: $t_{DTS} = 2*t_{CK_INT}$ 10: $t_{DTS} = 4*t_{CK_INT}$

11: Reserved, do not program this value

Bit 7 ARPE: Auto-reload preload enable

0: TIMx_ARR register is not buffered 1: TIMx_ARR register is buffered

Bits 6:4 Reserved, must be kept at reset value.

Bit 3 OPM: One-pulse mode

0: Counter is not stopped at update event

1: Counter stops counting at the next update event (clearing the bit CEN)

4

RM0313 Rev 7 445/913

Bit 2 URS: Update request source

This bit is set and cleared by software to select the UEV event sources.

0: Any of the following events generate an update interrupt if enabled. These events can be:

- Counter overflow/underflow
- Setting the UG bit
- Update generation through the slave mode controller
- 1: Only counter overflow/underflow generates an update interrupt if enabled

Bit 1 UDIS: Update disable

This bit is set and cleared by software to enable/disable UEV event generation.

- 0: UEV enabled. The Update (UEV) event is generated by one of the following events:
 - Counter overflow/underflow
 - Setting the UG bit
 - Update generation through the slave mode controller

Buffered registers are then loaded with their preload values.

1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.

Bit 0 CEN: Counter enable

- 0: Counter disabled
- 1: Counter enabled

Note: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.

18.5.2 TIM15 control register 2 (TIM15 CR2)

Address offset: 0x04 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	OIS2	OIS1N	OIS1	Res.		MMS[2:0]		CCDS	CCUS	Res.	CCPC
					rw	rw	rw		rw	rw	rw	rw	rw		rw

Bits 15:11 Reserved, must be kept at reset value.

Bit 10 OIS2: Output idle state 2 (OC2 output)

0: OC2=0 when MOE=0

1: OC2=1 when MOE=0

Note: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in the TIMx_BKR register).

Bit 9 OIS1N: Output Idle state 1 (OC1N output)

- 0: OC1N=0 after a dead-time when MOE=0
- 1: OC1N=1 after a dead-time when MOE=0

Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register).

Bit 8 OIS1: Output Idle state 1 (OC1 output)

- 0: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0
- 1: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0

Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register).



- Bit 7 Reserved, must be kept at reset value.
- Bits 6:4 MMS[1:0]: Master mode selection

These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:

000: **Reset** - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.

001: **Enable** - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx SMCR register).

010: **Update** - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.

011: **Compare Pulse** - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO).

100: Compare - OC1REF signal is used as trigger output (TRGO).

101: Compare - OC2REF signal is used as trigger output (TRGO).

- Bit 3 **CCDS**: Capture/compare DMA selection
 - 0: CCx DMA request sent when CCx event occurs
 - 1: CCx DMA requests sent when update event occurs
- Bit 2 CCUS: Capture/compare control update selection
 - 0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only.
 - 1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI.

Note: This bit acts only on channels that have a complementary output.

- Bit 1 Reserved, must be kept at reset value.
- Bit 0 CCPC: Capture/compare preloaded control
 - 0: CCxE, CCxNE and OCxM bits are not preloaded
 - 1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when COM bit is set.

Note: This bit acts only on channels that have a complementary output.



RM0313 Rev 7 447/913

18.5.3 TIM15 slave mode control register (TIM15_SMCR)

Address offset: 0x08 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	MSM		TS[2:0]		Res.		SMS[2:0]								
								rw	rw	rw	rw		rw	rw	rw

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 MSM: Master/slave mode

0: No action

1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.

Bits 6:4 TS[2:0]: Trigger selection

This bitfield selects the trigger input to be used to synchronize the counter.

000: Internal Trigger 0 (ITR0)

001: Internal Trigger 1 (ITR1)

010: Internal Trigger 2 (ITR2)

011: Internal Trigger 3 (ITR3)

100: TI1 Edge Detector (TI1F_ED)

101: Filtered Timer Input 1 (TI1FP1)

110: Filtered Timer Input 2 (TI2FP2)

See *Table 53: TIMx Internal trigger connection on page 449* for more details on ITRx meaning for each Timer.

Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.

Bit 3 Reserved, must be kept at reset value.

Bits 2:0 SMS: Slave mode selection

When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.

000: Slave mode disabled - if CEN = '1' then the prescaler is clocked directly by the internal clock.

001: Encoder mode 1 - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level

010: Encoder mode 2 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level.

011: Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.

100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.

101: Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.

110: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.

111: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.

Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS='100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.



Table 53. TIMx Internal trigger connection

Slave TIM	ITR0 (TS = 000) ⁽¹⁾	ITR1 (TS = 001) ⁽¹⁾	ITR2 (TS = 010)	ITR3 (TS = 011)
TIM15	TIM2	TIM3	TIM16_OC1	TIM17_OC1

^{1.} ITR0 and ITR1 triggers available only in high density value line devices.



449/913

18.5.4 TIM15 DMA/interrupt enable register (TIM15_DIER)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TDE	Res.	Res.	Res.	CC2DE	CC1DE	UDE	BIE	TIE	COMIE	Res.	Res.	CC2IE	CC1IE	UIE
	rw				rw	rw	rw	rw	rw	rw			rw	rw	rw

Bit 15 Reserved, must be kept at reset value.

Bit 14 TDE: Trigger DMA request enable

0: Trigger DMA request disabled1: Trigger DMA request enabled

Bits 13:11 Reserved, must be kept at reset value.

Bit 10 CC2DE: Capture/Compare 2 DMA request enable

0: CC2 DMA request disabled1: CC2 DMA request enabled

Bit 9 CC1DE: Capture/Compare 1 DMA request enable

0: CC1 DMA request disabled1: CC1 DMA request enabled

Bit 8 **UDE**: Update DMA request enable

0: Update DMA request disabled

1: Update DMA request enabled

Bit 7 BIE: Break interrupt enable

0: Break interrupt disabled

1: Break interrupt enabled

Bit 6 TIE: Trigger interrupt enable

0: Trigger interrupt disabled

1: Trigger interrupt enabled

Bit 5 **COMIE:** COM interrupt enable

0: COM interrupt disabled

1: COM interrupt enabled

Bits 4:3 Reserved, must be kept at reset value.

Bit 2 **CC2IE**: Capture/Compare 2 interrupt enable

0: CC2 interrupt disabled

1: CC2 interrupt enabled

Bit 1 **CC1IE**: Capture/Compare 1 interrupt enable

0: CC1 interrupt disabled

1: CC1 interrupt enabled

Bit 0 UIE: Update interrupt enable

0: Update interrupt disabled

1: Update interrupt enabled

18.5.5 TIM15 status register (TIM15_SR)

Address offset: 0x10 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	CC2OF	CC10F	Res.	BIF	TIF	COMIF	Res.	Res.	CC2IF	CC1IF	UIF
					rc_w0	rc_w0		rc_w0	rc_w0				rc_w0	rc_w0	rc_w0

Bits 15:11 Reserved, must be kept at reset value.

Bit 10 CC2OF: Capture/Compare 2 overcapture flag

refer to CC1OF description

Bit 9 CC10F: Capture/Compare 1 overcapture flag

This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'.

- 0: No overcapture has been detected
- 1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
- Bit 8 Reserved, must be kept at reset value.
- Bit 7 BIF: Break interrupt flag

This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.

- 0: No break event occurred
- 1: An active level has been detected on the break input
- Bit 6 TIF: Trigger interrupt flag

This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is cleared by software.

- 0: No trigger event occurred
- 1: Trigger interrupt pending
- Bit 5 **COMIF:** COM interrupt flag

This flag is set by hardware on a COM event (once the capture/compare control bits –CCxE, CCxNE, OCxM– have been updated). It is cleared by software.

- 0: No COM event occurred
- 1: COM interrupt pending
- Bits 5:3 Reserved, must be kept at reset value.



RM0313 Rev 7 451/913

Bit 2 CC2IF: Capture/Compare 2 interrupt flag

refer to CC1IF description

Bit 1 CC1IF: Capture/Compare 1 interrupt flag

If channel CC1 is configured as output:

This flag is set by hardware when the counter matches the compare value, with some exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register description). It is cleared by software.

0: No match.

1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in upcounting and up/down-counting modes) or underflow (in downcounting mode)

If channel CC1 is configured as input:

This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx CCR1 register.

0: No input capture occurred

1: The counter value has been captured in TIMx_CCR1 register (An edge has been detected on IC1 which matches the selected polarity)

Bit 0 **UIF**: Update interrupt flag

This bit is set by hardware on an update event. It is cleared by software.

- 0: No update occurred.
- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
- At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.
- When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
- When CNT is reinitialized by a trigger event (refer to Section 18.5.3: TIM15 slave mode control register (TIM15 SMCR)), if URS=0 and UDIS=0 in the TIMx CR1 register.

18.5.6 TIM15 event generation register (TIM15_EGR)

Address offset: 0x14
Reset value: 0x0000

15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
Res.	BG	TG	COMG	Res.	Res.	CC2G	CC1G	UG							
								w	w	rw			w	w	w

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 BG: Break generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware

0: No action

1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.

Bit 6 TG: Trigger generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action

1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled



Bit 5 COMG: Capture/Compare control update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action

1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits

Note: This bit acts only on channels that have a complementary output.

Bits 4:3 Reserved, must be kept at reset value.

Bit 2 CC2G: Capture/Compare 2 generation

refer to CC1G description

Bit 1 CC1G: Capture/Compare 1 generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action

1: A capture/compare event is generated on channel 1:

If channel CC1 is configured as output:

CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.

If channel CC1 is configured as input:

The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

Bit 0 UG: Update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action.

1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx ARR) if DIR=1 (downcounting).

18.5.7 TIM15 capture/compare mode register 1 (TIM15_CCMR1)

Address offset: 0x18
Reset value: 0x0000

The channels can be used in input (capture mode) or in output (compare mode). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function in input and in output mode. For a given bit, OCxx describes its function when the channel is configured in output, ICxx describes its function when the channel is configured in input. So one must take care that the same bit can have a different meaning for the input stage and for the output stage.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	(OC2M[2:0]	OC2 PE	OC2 FE	CC2S	S[1:0]	Res.	(OC1M[2:0]	OC1 PE	OC1 FE	CC18	S[1:0]
	IC2F	[3:0]		IC2PS	C[1:0]				IC1F	[3:0]		IC1PS	SC[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Output compare mode:

Bit 15 Reserved, must be kept at reset value.

Bits 14:12 OC2M[2:0]: Output Compare 2 mode

Bit 11 OC2PE: Output Compare 2 preload enable



RM0313 Rev 7 453/913

Bit 10 OC2FE: Output Compare 2 fast enable

Bits 9:8 CC2S[1:0]: Capture/Compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input. 00: CC2 channel is configured as output.

01: CC2 channel is configured as input, IC2 is mapped on TI2.

10: CC2 channel is configured as input, IC2 is mapped on TI1.

11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)

Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx CCER).

Bit 7 Reserved, must be kept at reset value.

Bits 6:4 OC1M: Output Compare 1 mode

These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.

000: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.

001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx CNT matches the capture/compare register 1 (TIMx CCR1).

010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.

100: Force inactive level - OC1REF is forced low.

101: Force active level - OC1REF is forced high.

110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF='0') as long as TIMx_CNT>TIMx_CCR1 else active (OC1REF='1').

111: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.

Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).

2: In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from "frozen" mode to "PWM" mode.



Bit 3 OC1PE: Output Compare 1 preload enable

- 0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
- 1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.
- Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).
 - **2:** The PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.

Bit 2 OC1FE: Output Compare 1 fast enable

This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.

1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 CC1S: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output.

01: CC1 channel is configured as input, IC1 is mapped on TI1.

10: CC1 channel is configured as input, IC1 is mapped on TI2.

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx CCER).

Input capture mode

Bits 15:12 IC2F: Input capture 2 filter

Bits 11:10 IC2PSC[1:0]: Input capture 2 prescaler

Bits 9:8 CC2S: Capture/Compare 2 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC2 channel is configured as output

01: CC2 channel is configured as input, IC2 is mapped on TI2

10: CC2 channel is configured as input, IC2 is mapped on TI1

11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER).



RM0313 Rev 7 455/913

Bits 7:4 IC1F[3:0]: Input capture 1 filter

This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:

0000: No filter, sampling is done at fDTS

0001: f_{SAMPLING}=f_{CK INT}, N=2

0010: f_{SAMPLING}=f_{CK} INT, N=4

0011: f_{SAMPLING}=f_{CK INT}, N=8

0100: f_{SAMPLING}=f_{DTS}/2, N=6

0101: f_{SAMPLING}=f_{DTS}/2, N=8

0110: $f_{SAMPLING} = f_{DTS}/4$, N=6

0111: f_{SAMPLING}=f_{DTS}/4, N=8

1000: f_{SAMPLING}=f_{DTS}/8, N=6

1001: $f_{SAMPLING} = f_{DTS}/8$, N=8

1010: f_{SAMPLING}=f_{DTS}/16, N=5

1011: f_{SAMPLING}=f_{DTS}/16, N=6

1100: f_{SAMPLING}=f_{DTS}/16, N=8

1101: f_{SAMPLING}=f_{DTS}/32, N=5

1110: f_{SAMPLING}=f_{DTS}/32, N=6 1111: f_{SAMPLING}=f_{DTS}/32, N=8

Bits 3:2 IC1PSC: Input capture 1 prescaler

This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).

The prescaler is reset as soon as CC1E='0' (TIMx_CCER register).

00: no prescaler, capture is done each time an edge is detected on the capture input

01: capture is done once every 2 events

10: capture is done once every 4 events

11: capture is done once every 8 events

Bits 1:0 CC1S: Capture/Compare 1 Selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output

01: CC1 channel is configured as input, IC1 is mapped on TI1

10: CC1 channel is configured as input, IC1 is mapped on TI2

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).

18.5.8 TIM15 capture/compare enable register (TIM15 CCER)

Address offset: 0x20 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CC1NP	Res.	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E							
								rw		rw	rw	rw	rw	rw	rw

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 CC2NP: Capture/Compare 2 complementary output polarity refer to CC1NP description

Bit 6 Reserved, must be kept at reset value.

Bit 5 CC2P: Capture/Compare 2 output polarity refer to CC1P description



Bit 4 CC2E: Capture/Compare 2 output enable

refer to CC1E description

Bit 3 **CC1NP**: Capture/Compare 1 complementary output polarity

0: OC1N active high

1: OC1N active low

Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S="00" (the channel is configured in output).

Bit 2 CC1NE: Capture/Compare 1 complementary output enable

0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.

1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.

Bit 1 CC1P: Capture/Compare 1 output polarity

CC1 channel configured as output:

0: OC1 active high

1: OC1 active low

CC1 channel configured as input:

The CC1NP/CC1P bits select the polarity of TI1FP1 and TI2FP1 for trigger or capture operations.

00: noninverted/rising edge: circuit is sensitive to TlxFP1's rising edge (capture, trigger in reset or trigger mode), TlxFP1 is not inverted (trigger in gated mode).

01: inverted/falling edge: circuit is sensitive to TIxFP1's falling edge (capture, trigger in reset, or trigger mode), TIxFP1 is inverted (trigger in gated mode).

10: reserved, do not use this configuration.

11: noninverted/both edges: circuit is sensitive to both the rising and falling edges of TIxFP1 (capture, trigger in reset or trigger mode), TIxFP1 is not inverted (trigger in gated mode).

Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 0 CC1E: Capture/Compare 1 output enable

CC1 channel configured as output:

0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits.

1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits.

CC1 channel configured as input:

This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx CCR1) or not.

0: Capture disabled

1: Capture enabled



RM0313 Rev 7 457/913

Table 54. Output control bits for complementary OCx and OCxN channels with break feature

		Control b			1	ut states ⁽¹⁾
MOE bit	OSSI bit	OSSR bit	CCxE bit	CCxNE bit	OCx output state	OCxN output state
		0	0	0	Output Disabled (not driven by the timer) OCx=0, OCx_EN=0	Output Disabled (not driven by the timer) OCxN=0, OCxN_EN=0
		0	0	1	Output Disabled (not driven by the timer) OCx=0, OCx_EN=0	OCxREF + Polarity OCxN=OCxREF xor CCxNP, OCxN_EN=1
		0	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP, OCx_EN=1	Output Disabled (not driven by the timer) OCxN=0, OCxN_EN=0
4		0	1	1	OCREF + Polarity + dead- time OCx_EN=1	Complementary to OCREF (not OCREF) + Polarity + dead-time OCxN_EN=1
1	X	1	0	0	Output Disabled (not driven by the timer) OCx=CCxP, OCx_EN=0	Output Disabled (not driven by the timer) OCxN=CCxNP, OCxN_EN=0
		1	0	1	Off-State (output enabled with inactive state) OCx=CCxP, OCx_EN=1	OCxREF + Polarity OCxN=OCxREF xor CCxNP, OCxN_EN=1
		1	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP, OCx_EN=1	Off-State (output enabled with inactive state) OCxN=CCxNP, OCxN_EN=1
		1	1	1	OCREF + Polarity + dead- time OCx_EN=1	Complementary to OCREF (not OCREF) + Polarity + dead-time OCxN_EN=1
	0		0	0	Output Disabled (not driven	by the timer)
	0		0	1	Asynchronously: OCx=CCx	P, OCx_EN=0, OCxN=CCxNP,
	0		1	0	OCxN_EN=0 Then if the clock is present:	OCx=OISx and OCxN=OISxN
	0		1	1	after a dead-time, assuming	g that OISx and OISxN do not
0	1	×	0	0	correspond to OCX and OC	CxN both in active state.
	1		0	1	Off-State (output enabled w	-
	1		1	0	Asynchronously: OCx=CCx OCxN_EN=1	P, OCx_EN=1, OCxN=CCxNP,
	1		1	1	Then if the clock is present:	OCx=OISx and OCxN=OISxN g that OISx and OISxN do not cxN both in active state

When both outputs of a channel are not used (CCxE = CCxNE = 0), the OISx, OISxN, CCxP and CCxNP bits must be kept cleared.

Note: The state of the external I/O pins connected to the complementary OCx and OCxN channels depends on the OCx and OCxN channel state and the GPIO and AFIO registers.



18.5.9 TIM15 counter (TIM15_CNT)

Address offset: 0x24 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CNT[15:0]: Counter value

18.5.10 TIM15 prescaler (TIM15_PSC)

Address offset: 0x28 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							


Bits 15:0 PSC[15:0]: Prescaler value

The counter clock frequency (CK_CNT) is equal to $f_{\mbox{CK_PSC}}\,/\,(\mbox{PSC[15:0]}$ + 1).

PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").

18.5.11 TIM15 auto-reload register (TIM15_ARR)

Address offset: 0x2C Reset value: 0x0000



Bits 15:0 ARR[15:0]: Prescaler value

ARR is the value to be loaded in the actual auto-reload register.

Refer to the Section 17.4.1: Time-base unit on page 370 for more details about ARR update and behavior.

The counter is blocked while the auto-reload value is null.

18.5.12 TIM15 repetition counter register (TIM15_RCR)

Address offset: 0x30 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				REP	[7:0]										
								rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 REP[7:0]: Repetition counter value

These bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.

Each time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.

It means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode.

18.5.13 TIM15 capture/compare register 1 (TIM15_CCR1)

Address offset: 0x34 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR1	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CCR1[15:0]: Capture/Compare 1 value

If channel CC1 is configured as output:

CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter $TIMx_CNT$ and signaled on OC1 output.

If channel CC1 is configured as input:

CCR1 is the counter value transferred by the last input capture 1 event (IC1).

18.5.14 TIM15 capture/compare register 2 (TIM15_CCR2)

Address offset: 0x38 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR2	2[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CCR2[15:0]: Capture/Compare 2 value

If channel CC2 is configured as output:

CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx CNT and signalled on OC2 output.

If channel CC2 is configured as input:

CCR2 is the counter value transferred by the last input capture 2 event (IC2).

18.5.15 TIM15 break and dead-time register (TIM15_BDTR)

Address offset: 0x44 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOE	AOE	BKP	BKE	OSSR	OSSI	LOCI	K[1:0]				DTG	[7:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Note:

As the bits AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] can be write-locked depending on the LOCK configuration, it can be necessary to configure all of them during the first write access to the TIMx_BDTR register.

RM0313 Rev 7 461/913

Bit 15 MOE: Main output enable

This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.

0: OC and OCN outputs are disabled or forced to idle state

1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)

See OC/OCN enable description for more details (Section 18.5.8: TIM15 capture/compare enable register (TIM15 CCER) on page 456).

Bit 14 AOE: Automatic output enable

0: MOE can be set only by software

1: MOE can be set by software or automatically at the next update event (if the break input is not be active)

Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx BDTR register).

Bit 13 BKP: Break polarity

0: Break input BRK is active low

1: Break input BRK is active high

Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 12 BKE: Break enable

0: Break inputs (BRK and CCS clock failure event) disabled

1; Break inputs (BRK and CCS clock failure event) enabled

Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx BDTR register).

Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 11 OSSR: Off-state selection for Run mode

This bit is used when MOE=1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.

See OC/OCN enable description for more details (Section 18.5.8: TIM15 capture/compare enable register (TIM15_CCER) on page 456).

0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)

1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1. Then, OC/OCN enable output signal=1

Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx BDTR register).



Bit 10 OSSI: Off-state selection for Idle mode

This bit is used when MOE=0 on channels configured as outputs.

See OC/OCN enable description for more details (Section 18.5.8: TIM15 capture/compare enable register (TIM15_CCER) on page 456).

0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)

1: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1)

Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx BDTR register).

Bits 9:8 LOCK[1:0]: Lock configuration

These bits offer a write protection against software errors.

00: LOCK OFF - No bit is write protected

01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written

10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.

11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in

TIMx CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.

Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.

Bits 7:0 **DTG[7:0]**: Dead-time generator setup

This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.

DTG[7:5]=0xx => DT=DTG[7:0]x t_{dtg} with t_{dtg} = t_{DTS} DTG[7:5]=10x => DT=(64+DTG[5:0])x t_{dtg} with t_{dtg} =2x t_{DTS}

 $DTG[7:5]=110 \Rightarrow DT=(32+DTG[4:0])xt_{dtg}$ with $T_{dtg}=8xt_{DTS}$

 $DTG[7:5]=111 => DT=(32+DTG[4:0])xt_{dtg}$ with $T_{dtg}=16xt_{DTS}$

Example if T_{DTS}=125ns (8MHz), dead-time possible values are:

0 to 15875 ns by 125 ns steps,

16 µs to 31750 ns by 250 ns steps,

32 µs to 63 µs by 1 µs steps,

64 μs to 126 μs by 2 μs steps

Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx BDTR register).

18.5.16 TIM15 DMA control register (TIM15_DCR)

Address offset: 0x48 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.			DBL[4:0]			Res.	Res.	Res.			DBA[4:0]		
			rw	rw	rw	rw	rw				rw	rw	rw	rw	rw

RM0313 Rev 7 463/913

Bits 15:13 Reserved, must be kept at reset value.

Bits 12:8 DBL[4:0]: DMA burst length

This 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).

00000: 1 transfer, 00001: 2 transfers, 00010: 3 transfers,

10001: 18 transfers.

Bits 7:5 Reserved, must be kept at reset value.

Bits 4:0 DBA[4:0]: DMA base address


This 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.

Example: 00000: TIMx_CR1, 00001: TIMx_CR2, 00010: TIMx_SMCR,

. . .

18.5.17 TIM15 DMA address for full transfer (TIM15 DMAR)

Address offset: 0x4C Reset value: 0x0000



Bits 15:0 DMAB[15:0]: DMA register for burst accesses

A read or write operation to the DMAR register accesses the register located at the address (TIMx CR1 address) + (DBA + DMA index) x 4

where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).

18.5.18 TIM15 register map

TIM15 registers are mapped as 16-bit addressable registers as described in the table below:

Table 55. TIM15 register map and reset values

l .	ı											' 9'																		$\overline{}$		$\overline{}$	-
Offset	Register	31	30	53	78	22	5 6	22	74	23	22	21	70	46	18	41	91	15	14	13	12	11	10	6	8	2	9	9	4	3	2	1	0
0x00	TIM15_CR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Cł [1:		ARPE	Res.			OPM	URS	UDIS	CEN
	Reset value																							0	0	0				0	0	0	0
0x04	TIM15_CR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OIS2	OIS1N	OIS1	TI1S	M	MS[2	2:0	CCDS	ccus	Res.	CCPC
	Reset value																						0	0	0	0	0	0	0	0	0		0
0x08	TIM15_SMCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MSM	T	S[2:	0]	Res.	SN	1S[2	:0]
	Reset value																									0	0	0	0		0	0	0
0x0C	TIM15_DIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TDE	Res.	Res.	Res.	CC2DE	CC1DE	UDE	BIE	TIE	COMIE	Res.	Res.	CC2IE	CC1IE	UIE
	Reset value																		0				0	0	0	0	0	0			0	0	0
0x10	TIM15_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC20F	CC10F	Res.	BIF	TIF	COMIF	Res.	Res.	CC2IF	CC1IF	UIF
	Reset value																						0	0		0	0	0		П	0	0	0
0x14	TIM15_EGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BG	TG	COMG	Res.	Res.	CC2G	CC1G	ne
	Reset value																									0	0	0		П	0	0	0
	TIM15_CCMR 1 Output Compare mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.)C2l [2:0]		OC2PE	OC2FE	C(5	3	Res.)C1I [2:0]		OC1PE	OC1FE	CC S [1:	3
0x18	Reset value																		0	0	0	0	0	0	0		0	0	0	0	0	0	0
OXIO	TIM15_CCMR 1 Input Capture mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	I	C2F	[3:0]	IC PS [1:	SC	C(3	ŀ	C1F	[3:0)]	IC PS [1:	SC	CC S [1:	3
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	TIM15_CCER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC2NP	Res.	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E
	Reset value																									0		0	0	0	0	0	0
0x24	TIM15_CNT	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			I				С	NT	[15:0	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIM15_PSC	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							Р	SC	[15:0	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



RM0313 Rev 7

465/913

Table 55. TIM15 register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	_	0
0x2C	TIM15_ARR	Res.							Α	.RR[15:0	0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	TIM15_RCR	Res.	Res.			F	REP	[7:C)]																								
	Reset value																									0	0	0	0	0	0	0	0
0x34	TIM15_CCR1	Res.							C	CR1	[15:	:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x38	TIM15_CCR2	Res.							C	CR2	[15:	:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x44	TIM15_BDTR	Res.	MOE	AOE	BKP	BKE	OSSR	OSSI	LC } [1:	<				DT[7:0]																		
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	TIM15_DCR	Res.		DE	3L[4	:0]		Res.	Res.	Res.		DE	BA[4	:0]																			
	Reset value																				0	0	0	0	0				0	0	0	0	0
0x4C	TIM15_DMAR	Res.							DI	МАВ	[15	:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



18.6 TIM16&TIM17 registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers have to be written by half-words (16 bits) or words (32 bits). Read accesses can be done by bytes (8 bits), half-words (16 bits) or words (32 bits).

18.6.1 TIM16&TIM17 control register 1 (TIMx_CR1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CKD	[1:0]	ARPE	Res.	Res.	Res.	OPM	URS	UDIS	CEN
						rw	rw	rw				rw	rw	rw	rw

Bits 15:10 Reserved, must be kept at reset value.

Bits 9:8 CKD[1:0]: Clock division

This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t_{DTS})used by the dead-time generators and the digital filters (Tlx),

00: t_{DTS}=t_{CK_INT}
01: t_{DTS}=2*t_{CK_INT}
10: t_{DTS}=4*t_{CK_INT}

10: t_{DTS}=4*t_{CK_INT}
11: Reserved, do not program this value

Bit 7 ARPE: Auto-reload preload enable

0: TIMx_ARR register is not buffered

1: TIMx_ARR register is buffered

Bits 6:4 Reserved, must be kept at reset value.

Bit 3 **OPM**: One pulse mode

0: Counter is not stopped at update event

1: Counter stops counting at the next update event (clearing the bit CEN)

4

RM0313 Rev 7 467/913

Bit 2 URS: Update request source

This bit is set and cleared by software to select the UEV event sources.

0: Any of the following events generate an update interrupt or DMA request if enabled. These events can be:

- Counter overflow/underflow
- Setting the UG bit
- Update generation through the slave mode controller
- 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.

Bit 1 UDIS: Update disable

This bit is set and cleared by software to enable/disable UEV event generation.

- 0: UEV enabled. The Update (UEV) event is generated by one of the following events:
 - Counter overflow/underflow
 - Setting the UG bit
 - Update generation through the slave mode controller

Buffered registers are then loaded with their preload values.

1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.

Bit 0 CEN: Counter enable

0: Counter disabled

1: Counter enabled

18.6.2 TIM16&TIM17 control register 2 (TIMx_CR2)

Address offset: 0x04 Reset value: 0x0000

15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	OIS1N	OIS1	Res.	Res.	Res.	Res.	CCDS	CCUS	Res.	CCPC
						rw	rw					rw	rw		rw

Bits 15:10 Reserved, must be kept at reset value.

Bit 9 OIS1N: Output Idle state 1 (OC1N output)

0: OC1N=0 after a dead-time when MOE=0

1: OC1N=1 after a dead-time when MOE=0

Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register).

Bit 8 OIS1: Output Idle state 1 (OC1 output)

0: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0

1: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0

Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register).

Bits 7:4 Reserved, must be kept at reset value.

Bit 3 **CCDS**: Capture/compare DMA selection

0: CCx DMA request sent when CCx event occurs

1: CCx DMA requests sent when update event occurs



- Bit 2 CCUS: Capture/compare control update selection
 - 0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only.
 - 1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI.

Note: This bit acts only on channels that have a complementary output.

- Bit 1 Reserved, must be kept at reset value.
- Bit 0 CCPC: Capture/compare preloaded control
 - 0: CCxE, CCxNE and OCxM bits are not preloaded
 - 1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when COM bit is set.

Note: This bit acts only on channels that have a complementary output.



RM0313 Rev 7 469/913

18.6.3 TIM16&TIM17 DMA/interrupt enable register (TIMx_DIER)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CC1DE	UDE	BIE	Res.	COMIE	Res.	Res.	Res.	CC1IE	UIE
						rw	rw	rw		rw				rw	rw

Bit 15 Reserved, must be kept at reset value.

Bit 14 Reserved, always read as 0.

Bits 13:10 Reserved, must be kept at reset value.

Bit 9 CC1DE: Capture/Compare 1 DMA request enable

0: CC1 DMA request disabled 1: CC1 DMA request enabled

Bit 8 UDE: Update DMA request enable

0: Update DMA request disabled1: Update DMA request enabled

Bit 7 BIE: Break interrupt enable

0: Break interrupt disabled

1: Break interrupt enabled

Bit 6 Reserved, always read as 0.

Bit 5 **COMIE**: COM interrupt enable

0: COM interrupt disabled

1: COM interrupt enabled

Bits 4:2 Reserved, must be kept at reset value.

Bit 1 **CC1IE**: Capture/Compare 1 interrupt enable

0: CC1 interrupt disabled

1: CC1 interrupt enabled

Bit 0 **UIE**: Update interrupt enable

0: Update interrupt disabled

1: Update interrupt enabled

18.6.4 TIM16&TIM17 status register (TIMx_SR)

Address offset: 0x10 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CC10F	Res.	BIF	Res.	COMIF	Res.	Res.	Res.	CC1IF	UIF
						rc_w0		rc_w0		rc_w0				rc_w0	rc_w0

Bits 15:10 Reserved, must be kept at reset value.

Bit 9 CC10F: Capture/Compare 1 overcapture flag

This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'.

- 0: No overcapture has been detected
- 1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
- Bit 8 Reserved, must be kept at reset value.
- Bit 7 BIF: Break interrupt flag

This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.

- 0: No break event occurred
- 1: An active level has been detected on the break input
- Bit 6 Reserved, always read as 0.
- Bit 5 COMIF: COM interrupt flag

This flag is set by hardware on a COM event (once the capture/compare control bits –CCxE, CCxNE, OCxM– have been updated). It is cleared by software.

- 0: No COM event occurred
- 1: COM interrupt pending

4

RM0313 Rev 7 471/913

Bits 4:2 Reserved, must be kept at reset value.

Bit 1 CC1IF: Capture/Compare 1 interrupt flag

If channel CC1 is configured as output:

This flag is set by hardware when the counter matches the compare value, with some exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register description). It is cleared by software.

0: No match.

1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in upcounting and up/down-counting modes) or underflow (in downcounting mode)

If channel CC1 is configured as input:

This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx CCR1 register.

0: No input capture occurred

1: The counter value has been captured in TIMx_CCR1 register (An edge has been detected on IC1 which matches the selected polarity)

Bit 0 **UIF**: Update interrupt flag

This bit is set by hardware on an update event. It is cleared by software.

0: No update occurred.

- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
 - At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.
 - When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.

18.6.5 TIM16&TIM17 event generation register (TIMx_EGR)

Address offset: 0x14
Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	BG	D	COMG	Res.	Res.	Res.	CC1G	UG							
								w	Res	W				w	W

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 BG: Break generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action.

1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.

Bit 6 Reserved, always read as 0.

Bit 5 COMG: Capture/Compare control update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action

1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits

Note: This bit acts only on channels that have a complementary output.



Bits 4:2 Reserved, must be kept at reset value.

Bit 1 CC1G: Capture/Compare 1 generation

This bit is set by software in order to generate an event, it is automatically cleared by hardware.

0: No action.

1: A capture/compare event is generated on channel 1:

If channel CC1 is configured as output:

CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.

If channel CC1 is configured as input:

The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

Bit 0 UG: Update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action.

1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).

18.6.6 TIM16&TIM17 capture/compare mode register 1 (TIMx_CCMR1)

Address offset: 0x18
Reset value: 0x0000

The channels can be used in input (capture mode) or in output (compare mode). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function in input and in output mode. For a given bit, OCxx describes its function when the channel is configured in output, ICxx describes its function when the channel is configured in input. So one must take care that the same bit can have a different meaning for the input stage and for the output stage.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	(OC1M[2:0]	OC1PE	OC1FE	CC19	3[1:0]								
Res.		IC1F	[3:0]		IC1PS	C[1:0]		3[1.0]							
								rw	rw	rw	rw	rw	rw	rw	rw

RM0313 Rev 7 473/913

Output compare mode:

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:4 OC1M: Output Compare 1 mode

These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.

000: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.

001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx CNT matches the capture/compare register 1 (TIMx CCR1).

010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx CNT matches the capture/compare register 1 (TIMx CCR1).

011: Toggle - OC1REF toggles when TIMx CNT=TIMx CCR1.

100: Force inactive level - OC1REF is forced low.

101: Force active level - OC1REF is forced high.

110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF='0') as long as

TIMx CNT>TIMx CCR1 else active (OC1REF='1').

111: PWM mode 2 - In upcounting, channel 1 is inactive as long as

TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.

Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).

2: In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from "frozen" mode to "PWM" mode.

47/

Bit 3 OC1PE: Output Compare 1 preload enable

- 0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
- 1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.
- Note: **1:** These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).
 - **2:** The PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.

Bit 2 OC1FE: Output Compare 1 fast enable

This bit is used to accelerate the effect of an event on the trigger in input on the CC output. 0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.

1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode.

Bits 1:0 CC1S: Capture/Compare 1 selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

- 00: CC1 channel is configured as output
- 01: CC1 channel is configured as input, IC1 is mapped on TI1
- 10: CC1 channel is configured as input, IC1 is mapped on TI2
- 11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx CCER).



RM0313 Rev 7 475/913

Input capture mode

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:4 IC1F[3:0]: Input capture 1 filter

This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:

```
0000: No filter, sampling is done at fDTS
```

0001: f_{SAMPLING}=f_{CK INT}, N=2

0001. ISAMPLING=ICK_INT, N=2 0010: f_{SAMPLING}=f_{CK_INT}, N=4 0011: f_{SAMPLING}=f_{CK_INT}, N=8 0100: f_{SAMPLING}=f_{DTS}/2, N= 0101: f_{SAMPLING}=f_{DTS}/4, N=6 0110: f_{SAMPLING}=f_{DTS}/4, N=8 1000: f_{SAMPLING}=f_{DTS}/8, N=6 1001: f_{SAMPLING}=f_{DTS}/8, N=8 1010: f_{SAMPLING}=f_{DTS}/16, N=5 1011: f_{SAMPLING}=f_{DTS}/16, N=5

1011: f_{SAMPLING}=f_{DTS}/16, N=6

1100: f_{SAMPLING}=f_{DTS}/16, N=8

1101: f_{SAMPLING}=f_{DTS}/32, N=5

1110: f_{SAMPLING}=f_{DTS}/32, N=6

1111: f_{SAMPLING}=f_{DTS}/32, N=8

Bits 3:2 IC1PSC: Input capture 1 prescaler

This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).

The prescaler is reset as soon as CC1E='0' (TIMx CCER register).

00: no prescaler, capture is done each time an edge is detected on the capture input.

01: capture is done once every 2 events

10: capture is done once every 4 events

11: capture is done once every 8 events

Bits 1:0 CC1S: Capture/Compare 1 Selection

This bit-field defines the direction of the channel (input/output) as well as the used input.

00: CC1 channel is configured as output

01: CC1 channel is configured as input, IC1 is mapped on TI1

10: CC1 channel is configured as input, IC1 is mapped on TI2

11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)

Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx CCER).

18.6.7 TIM16&TIM17 capture/compare enable register (TIMx CCER)

Address offset: 0x20 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CC1NP	CC1NE	CC1P	CC1E											
												rw	rw	rw	rw



Bits 15:4 Reserved, must be kept at reset value.

Bit 3 **CC1NP**: Capture/Compare 1 complementary output polarity

0: OC1N active high

1: OC1N active low

Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S="00" (the channel is configured in output).

Bit 2 **CC1NE**: Capture/Compare 1 complementary output enable

0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.

1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.

Bit 1 CC1P: Capture/Compare 1 output polarity

CC1 channel configured as output:

0: OC1 active high

1: OC1 active low

CC1 channel configured as input:

The CC1NP/CC1P bits select the polarity of TI1FP1 and TI2FP1 for capture operation.

00: Non-inverted/rising edge: circuit is sensitive to TIxFP1's rising edge TIxFP1 is not inverted.

01: Inverted/falling edge: circuit is sensitive to TIxFP1's falling edge, TIxFP1 is inverted.

10: Reserved, do not use this configuration.

11: Non-inverted/both edges: circuit is sensitive to both the rising and falling edges of TIxFP1, TIxFP1 is not inverted.

Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)

Bit 0 CC1E: Capture/Compare 1 output enable

CC1 channel configured as output:

0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits.

1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits.

CC1 channel configured as input:

This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx_CCR1) or not.

0: Capture disabled

1: Capture enabled



RM0313 Rev 7 477/913

Table 56. Output control bits for complementary OCx and OCxN channels with break feature

	(Control	bits		Outp	ut states ⁽¹⁾
MOE bit	OSSI bit	OSSR bit	CCxE bit	CCxNE bit	OCx output state	OCxN output state
		0	0	0	Output Disabled (not driven by the timer) OCx=0, OCx_EN=0	Output Disabled (not driven by the timer) OCxN=0, OCxN_EN=0
		0	0	1	Output Disabled (not driven by the timer) OCx=0, OCx_EN=0	OCxREF + Polarity OCxN=OCxREF xor CCxNP, OCxN_EN=1
		0	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP, OCx_EN=1	Output Disabled (not driven by the timer) OCxN=0, OCxN_EN=0
1	X	0	1	1	OCREF + Polarity + dead- time OCx_EN=1	Complementary to OCREF (not OCREF) + Polarity + dead-time OCxN_EN=1
1	^	1	0	0	Output Disabled (not driven by the timer) OCx=CCxP, OCx_EN=0	Output Disabled (not driven by the timer) OCxN=CCxNP, OCxN_EN=0
		1	0	1	Off-State (output enabled with inactive state) OCx=CCxP, OCx_EN=1	OCxREF + Polarity OCxN=OCxREF xor CCxNP, OCxN_EN=1
		1	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP, OCx_EN=1	Off-State (output enabled with inactive state) OCxN=CCxNP, OCxN_EN=1
		1	1	1	OCREF + Polarity + dead- time OCx_EN=1	Complementary to OCREF (not OCREF) + Polarity + dead-time OCxN_EN=1
	0		0	0	Output Disabled (not driven	by the timer)
	0		0	1	Asynchronously: OCx=CCx	P, OCx_EN=0, OCxN=CCxNP,
	0		1	0	OCxN_EN=0 Then if the clock is present:	OCx=OISx and OCxN=OISxN
	0		1	1	after a dead-time, assuming	that OISx and OISxN do not
0	1	Х	0	0	correspond to OCX and OC	
	1		0	1	Off-State (output enabled w	ith inactive state) P, OCx EN=1, OCxN=CCxNP,
	1		1	0	OCxN_EN=1	I, OUX_EIN-I, OUXIN-CUXINP,
	1		1	1		OCx=OISx and OCxN=OISxN that OISx and OISxN do not xN both in active state

When both outputs of a channel are not used (CCxE = CCxNE = 0), the OISx, OISxN, CCxP and CCxNP bits must be kept cleared.

Note:

The state of the external I/O pins connected to the complementary OCx and OCxN channels depends on the OCx and OCxN channel state and the GPIO and AFIO registers.

18.6.8 TIM16&TIM17 counter (TIMx_CNT)

Address offset: 0x24 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CNT[15:0]: Counter value

18.6.9 TIM16&TIM17 prescaler (TIMx_PSC)

Address offset: 0x28 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							


Bits 15:0 PSC[15:0]: Prescaler value

The counter clock frequency (CK_CNT) is equal to $f_{CK\ PSC}$ / (PSC[15:0] + 1).

PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").

18.6.10 TIM16&TIM17 auto-reload register (TIMx_ARR)

Address offset: 0x2C Reset value: 0x0000



Bits 15:0 ARR[15:0]: Prescaler value

ARR is the value to be loaded in the actual auto-reload register.

Refer to the Section 17.4.1: Time-base unit on page 370 for more details about ARR update and behavior.

The counter is blocked while the auto-reload value is null.

RM0313 Rev 7 479/913

18.6.11 TIM16&TIM17 repetition counter register (TIMx_RCR)

Address offset: 0x30 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				REP	[7:0]										
								rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 REP[7:0]: Repetition counter value

These bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.

Each time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.

It means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode.

18.6.12 TIM16&TIM17 capture/compare register 1 (TIMx_CCR1)

Address offset: 0x34 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR1	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CCR1[15:0]: Capture/Compare 1 value

If channel CC1 is configured as output:

CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx CNT and signaled on OC1 output.

If channel CC1 is configured as input:

CCR1 is the counter value transferred by the last input capture 1 event (IC1).

18.6.13 TIM16&TIM17 break and dead-time register (TIMx_BDTR)

Address offset: 0x44 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOE	AOE	BKP	BKE	OSSR	OSSI	LOCI	K[1:0]				DTG	[7:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Note:

As the bits AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] can be write-locked depending on the LOCK configuration, it can be necessary to configure all of them during the first write access to the TIMX BDTR register.

Bit 15 MOE: Main output enable

This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.

0: OC and OCN outputs are disabled or forced to idle state

1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx CCER register)

See OC/OCN enable description for more details (Section 18.5.8: TIM15 capture/compare enable register (TIM15_CCER) on page 456).

Bit 14 AOE: Automatic output enable

0: MOE can be set only by software

1: MOE can be set by software or automatically at the next update event (if the break input is not be active)

Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

Bit 13 BKP: Break polarity

0: Break input BRK is active low

1: Break input BRK is active high

Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx BDTR register).

Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 12 BKE: Break enable

0: Break inputs (BRK and CCS clock failure event) disabled

1; Break inputs (BRK and CCS clock failure event) enabled

Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx BDTR register).

Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

Bit 11 OSSR: Off-state selection for Run mode

This bit is used when MOE=1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.

See OC/OCN enable description for more details (Section 18.5.8: TIM15 capture/compare enable register (TIM15 CCER) on page 456).

0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)

1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1. Then, OC/OCN enable output signal=1

Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).

4

RM0313 Rev 7 481/913

Bit 10 OSSI: Off-state selection for Idle mode

This bit is used when MOE=0 on channels configured as outputs.

See OC/OCN enable description for more details (Section 18.5.8: TIM15 capture/compare enable register (TIM15_CCER) on page 456).

0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)

1: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1)

Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx BDTR register).

Bits 9:8 LOCK[1:0]: Lock configuration

These bits offer a write protection against software errors.

00: LOCK OFF - No bit is write protected

01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written.

10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.

11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in

TIMx CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.

Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.

Bits 7:0 DTG[7:0]: Dead-time generator setup

This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.

 $\begin{array}{l} {\rm DTG[7:5]=0xx} => {\rm DT=DTG[7:0]x} \; t_{\rm dtg} \; {\rm with} \; t_{\rm dtg} = t_{\rm DTS} \\ {\rm DTG[7:5]=10x} => {\rm DT=(64+DTG[5:0])xt_{\rm dtg}} \; {\rm with} \; t_{\rm dtg} = 2xt_{\rm DTS} \\ \end{array}$

DTG[7:5]=110 => DT=(32+DTG[4:0]) xt_{dtg} with T_{dtg} =8 xt_{DTS}

 $DTG[7:5]=111 => DT=(32+DTG[4:0])xt_{dtg}$ with $T_{dtg}=16xt_{DTS}$

Example if T_{DTS}=125ns (8MHz), dead-time possible values are:

0 to 15875 ns by 125 ns steps,

16 µs to 31750 ns by 250 ns steps,

32 µs to 63 µs by 1 µs steps,

64 μs to 126 μs by 2 μs steps

Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx BDTR register).

18.6.14 TIM16&TIM17 DMA control register (TIMx_DCR)

Address offset: 0x48 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.			DBL[4:0]			Res.	Res.	Res.			DBA[4:0]		
			rw	rw	rw	rw	rw				rw	rw	rw	rw	rw



Bits 15:13 Reserved, must be kept at reset value.

Bits 12:8 DBL[4:0]: DMA burst length

This 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).

00000: 1 transfer, 00001: 2 transfers, 00010: 3 transfers, ...

10001: 18 transfers.

Bits 7:5 Reserved, must be kept at reset value.

Bits 4:0 DBA[4:0]: DMA base address

This 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.

Example:

00000: TIMx_CR1, 00001: TIMx_CR2, 00010: TIMx_SMCR,

...

Example: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address.

18.6.15 TIM16&TIM17 DMA address for full transfer (TIMx_DMAR)

Address offset: 0x4C Reset value: 0x0000

DMAB[15:0]		
w w w w w w w w w w	rw	rw rw

Bits 15:0 DMAB[15:0]: DMA register for burst accesses

A read or write access to the DMAR register accesses the register located at the address: "(TIMx CR1 address) + DBA + (DMA index)" in which:

TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is the offset automatically controlled by the DMA transfer, depending on the length of the transfer DBL in the TIMx_DCR register.

Example of how to use the DMA burst feature

In this example the timer DMA burst feature is used to update the contents of the CCRx registers (x = 2, 3, 4) with the DMA transferring half words into the CCRx registers.

This is done in the following steps:

4

RM0313 Rev 7 483/913

- 1. Configure the corresponding DMA channel as follows:
 - DMA channel peripheral address is the DMAR register address
 - DMA channel memory address is the address of the buffer in the RAM containing the data to be transferred by DMA into CCRx registers.
 - Number of data to transfer = 3 (See note below).
 - Circular mode disabled.
- Configure the DCR register by configuring the DBA and DBL bit fields as follows: DBL = 3 transfers, DBA = 0xE.
- 3. Enable the TIMx update DMA request (set the UDE bit in the DIER register).
- 4. Enable TIMx
- 5. Enable the DMA channel

Note:

This example is for the case where every CCRx register to be updated once. If every CCRx register is to be updated twice for example, the number of data to transfer should be 6. Let's take the example of a buffer in the RAM containing data1, data2, data3, data4, data5 and data6. The data is transferred to the CCRx registers as follows: on the first update DMA request, data1 is transferred to CCR2, data2 is transferred to CCR3, data3 is transferred to CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is transferred to CCR3 and data6 is transferred to CCR4.

18.6.16 TIM16&TIM17 register map

TIM16&TIM17 registers are mapped as 16-bit addressable registers as described in the table below:

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	7	0
0x00	TIMx_CR1	Res.	Cł [1:		ARPE	Res.	Res.	Res.	OPM	URS	SIGN	CEN																					
	Reset value																							0	0	0				0	0	0	0
0x04	TIMx_CR2	Res.	OIS1N	OIS1	Res.	Res.	Res.	Res.	CCDS	ccus	Res.	CCPC																					
	Reset value																							0	0					0	0		0
0x0C	TIMx_DIER	Res.	CC1DE	UDE	BIE	Res.	Res.	Res.	Res.	Res.	CC1IE	UIE																					
	Reset value																							0	0	0						0	0
0x10	TIMx_SR	Res.	CC10F	Res.	BIF	Res.	Res.	Res.	Res.	Res.	CC1IF	UIF																					
	Reset value																							0		0						0	0
0x14	TIMx_EGR	Res.	Res.	BG	Res.	COMG	Res.	Res.	Res.	CC1G	ne																						
	Reset value																									0		0				0	0

Table 57. TIM16&TIM17 register map and reset values



Table 57. TIM16&TIM17 register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16 17 17 17 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19						9	2	4	3	2	1	0				
	TIMx_CCMR1	(-)	(-)	,,	.,	,,	•		•	•	,,		,,	_	_	_	•	_	_	_	_	_	_										
	Output Compare mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		C1 [2:0		OC1PE	OC1FE	C(5 [1:	3															
0x18	Reset value																										0	0	0	0	0	0	0
	TIMx_CCMR1 Input Capture mode	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ŀ	C1F	[3:0)]		C1 SC :0]	C(S [1:	3															
	Reset value																									0	0	0	0	0	0	0	0
0x20	TIMx_CCER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC1NP	CC1NE	CC1P	CC1E															
	Reset value																													0	0	0	0
0x24	TIMx_CNT	Res.	<u> </u>						С	NT[[15:0	0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIMx_PSC	Res.	ဗို့် PSC[15:0]																														
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TIMx_ARR	Res.							Α	RR	[15:0	0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	TIMx_RCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			ı	REP	[7:0]																	
	Reset value																									0	0	0	0	0	0	0	0
0x34	TIMx_CCR1	Res.							C	CR1	[15:	:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x44	TIMx_BDTR	Res.																															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	TIMx_DCR	Res.	- - - 																														
	Reset value																				0	0	0	0	0				0	0	0	0	0
0x4C	TIMx_DMAR	Res.							DN	ИАЕ	3[15	:0]	_					_															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



RM0313 Rev 7

485/913

MS30474V2

19 Infrared interface (IRTIM)

An infrared interface (IRTIM) for remote control is available on the device. It can be used with an infrared LED to perform remote control functions.

It uses internal connections with TIM16 and TIM17 as shown in Figure 152.

To generate the infrared remote control signals, the IR interface must be enabled and TIM16 channel 1 (TIM16_OC1) and TIM17 channel 1 (TIM17_OC1) must be properly configured to generate correct waveforms.

The infrared receiver can be implemented easily through a basic input capture mode.

TIM17_CH1

IRTIM IR_OUT

TIM16_CH1

Figure 152. IRTIM internal hardware connections with TIM16 and TIM17

All standard IR pulse modulation modes can be obtained by programming the two timer output compare channels.

TIM17 is used to generate the high frequency carrier signal, while TIM16 generates the modulation envelope.

The infrared function is output on the IR_OUT pin. The activation of this function is done through the GPIOx AFRx register by enabling the related alternate function bit.

The high sink LED driver capability (only available on the PB9 pin) can be activated through the I2C_PB9_FMP bit in the SYSCFG_CFGR1 register and used to sink the high current needed to directly control an infrared LED.

20 Basic timers (TIM6/7/18)

20.1 Introduction

The basic timers TIM6, TIM7, and TIM18 consist of a 16-bit auto-reload counter driven by a programmable prescaler.

They can be used as generic timers for timebase generation but they are also specifically used to drive the digital-to-analog converter (DAC). In fact, the timers are internally connected to the DAC and are able to drive it through their trigger outputs.

The timers are completely independent, and do not share any resources.

20.2 TIM6/7/18 main features

Basic timer (TIM6/TIM7/TIM18) features include:

- 16-bit auto-reload upcounter
- 16-bit programmable prescaler used to divide (also "on the fly") the counter clock frequency by any factor between 1 and 65536
- Synchronization circuit to trigger the DAC
- Interrupt/DMA generation on the update event: counter overflow




Figure 153. Basic timer block diagram

20.3 TIM6/7/18 functional description

20.3.1 Time-base unit

The main block of the programmable timer is a 16-bit upcounter with its related auto-reload register. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:

- Counter Register (TIMx CNT)
- Prescaler Register (TIMx_PSC)
- Auto-Reload Register (TIMx_ARR)

The auto-reload register is preloaded. The preload register is accessed each time an attempt is made to write or read the auto-reload register. The contents of the preload register are transferred into the shadow register permanently or at each update event UEV, depending on the auto-reload preload enable bit (ARPE) in the TIMx_CR1 register. The update event is sent when the counter reaches the overflow value and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detail for each configuration.

The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (CEN) in the TIMx CR1 register is set.

Note that the actual counter enable signal CNT EN is set 1 clock cycle after CEN.


Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register). It can be changed on the fly as the TIMx_PSC control register is buffered. The new prescaler ratio is taken into account at the next update event.

Figure 154 and *Figure 155* give some examples of the counter behavior when the prescaler ratio is changed on the fly.

Figure 154. Counter timing diagram with prescaler division change from 1 to 2





20.3.2 Counting mode

The counter counts from 0 to the auto-reload value (contents of the TIMx_ARR register), then restarts from 0 and generates a counter overflow event.

An update event can be generate at each counter overflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller).

The UEV event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This avoids updating the shadow registers while writing new values into the preload registers. In this way, no update event occurs until the UDIS bit has been written to 0, however, the counter and the prescaler counter both restart from 0 (but the prescale rate does not change). In addition, if the URS (update request selection) bit in the TIMx_CR1 register is set, setting the UG bit generates an update event UEV, but the UIF flag is not set (so no interrupt or DMA request is sent).

When an update event occurs, all the registers are updated and the update flag (UIF bit in the TIMx_SR register) is set (depending on the URS bit):

- The buffer of the prescaler is reloaded with the preload value (contents of the TIMx PSC register)
- The auto-reload shadow register is updated with the preload value (TIMx_ARR)

The following figures show some examples of the counter behavior for different clock frequencies when TIMx ARR = 0x36.




Figure 156. Counter timing diagram, internal clock divided by 1

47/





Figure 157. Counter timing diagram, internal clock divided by 2









Figure 159. Counter timing diagram, internal clock divided by N








Figure 161. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)

20.3.3 Clock source

The counter clock is provided by the Internal clock (CK_INT) source.

The CEN (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software (except for UG that remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock CK_INT.

Figure 162 shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.




Figure 162. Control circuit in normal mode, internal clock divided by 1

20.3.4 Debug mode

When the microcontroller enters the debug mode (Cortex[®]-M4 with FPU core - halted), the TIMx counter either continues to work normally or stops, depending on the DBG_TIMx_STOP configuration bit in the DBG module. For more details, refer to Section 31.16.2: Debug support for timers, watchdog, bxCAN and l^2 C.

20.4 TIM6/7/18 registers

Refer to Section 1.2: List of abbreviations for registers for a list of abbreviations used in register descriptions.

The peripheral registers have to be written by half-words (16 bits) or words (32 bits). Read accesses can be done by bytes (8 bits), half-words (16 bits) or words (32 bits).

20.4.1 TIM6/7/18 control register 1 (TIMx_CR1)

Address offset: 0x00
Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	ARPE	Res.	Res.	Res.	OPM	URS	UDIS	CEN							
								rw				rw	rw	rw	rw

Bits 15:8 Reserved, must be kept at reset value.

Bit 7 ARPE: Auto-reload preload enable

0: TIMx ARR register is not buffered.

1: TIMx ARR register is buffered.

Bits 6:4 Reserved, must be kept at reset value.

Bit 3 OPM: One-pulse mode

0: Counter is not stopped at update event

1: Counter stops counting at the next update event (clearing the CEN bit).

Bit 2 URS: Update request source

This bit is set and cleared by software to select the UEV event sources.

0: Any of the following events generates an update interrupt or DMA request if enabled. These events can be:

- Counter overflow/underflow
- Setting the UG bit
- Update generation through the slave mode controller
- 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.

Bit 1 UDIS: Update disable

This bit is set and cleared by software to enable/disable UEV event generation.

0: UEV enabled. The Update (UEV) event is generated by one of the following events:

- Counter overflow/underflow
- Setting the UG bit
- Update generation through the slave mode controller

Buffered registers are then loaded with their preload values.

1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.

Bit 0 CEN: Counter enable

0: Counter disabled

1: Counter enabled

Note: Gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.

CEN is cleared automatically in one-pulse mode, when an update event occurs.



RM0313 Rev 7 495/913

20.4.2 TIM6/7/18 control register 2 (TIMx_CR2)

Address offset: 0x04 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		MMS[2:0]		Res.	Res.	Res.	Res.								
									rw	rw	rw				

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:4 MMS: Master mode selection

These bits are used to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:

000: **Reset** - the UG bit from the TIMx_EGR register is used as a trigger output (TRGO). If reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.

001: **Enable** - the Counter enable signal, CNT_EN, is used as a trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode.

When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in the TIMx_SMCR register).

010: **Update** - The update event is selected as a trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.

Bits 3:0 Reserved, must be kept at reset value.

20.4.3 TIM6/7/18 DMA/Interrupt enable register (TIMx_DIER)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	UDE	Res.	UIE												
							rw								rw

Bits 15:9 Reserved, must be kept at reset value.

Bit 8 UDE: Update DMA request enable

0: Update DMA request disabled.1: Update DMA request enabled.

Bits 7:1 Reserved, must be kept at reset value.

Bit 0 **UIE**: Update interrupt enable

0: Update interrupt disabled.

1: Update interrupt enabled.

20.4.4 TIM6/7/18 status register (TIMx_SR)

Address offset: 0x10 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	UIF														
															rc_w0

Bits 15:1 Reserved, must be kept at reset value.

Bit 0 UIF: Update interrupt flag

This bit is set by hardware on an update event. It is cleared by software.

- 0: No update occurred.
- 1: Update interrupt pending. This bit is set by hardware when the registers are updated:
- At overflow or underflow regarding the repetition counter value and if UDIS = 0 in the TIMx_CR1 register.
- When CNT is reinitialized by software using the UG bit in the TIMx_EGR register, if URS = 0 and UDIS = 0 in the TIMx_CR1 register.

20.4.5 TIM6/7/18 event generation register (TIMx_EGR)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	UG														
															W

Bits 15:1 Reserved, must be kept at reset value.

Bit 0 UG: Update generation

This bit can be set by software, it is automatically cleared by hardware.

0: No action.

1: Re-initializes the timer counter and generates an update of the registers. Note that the prescaler counter is cleared too (but the prescaler ratio is not affected).

20.4.6 TIM6/7/18 counter (TIMx_CNT)

Address offset: 0x24

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	О	5	4	3	2	1	U
							CNT	[15:0]							
-							1	- 					l		l
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CNT[15:0]: Counter value

4

20.4.7 TIM6/7/18 prescaler (TIMx_PSC)

Address offset: 0x28 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 PSC[15:0]: Prescaler value

The counter clock frequency (CK_CNT) is equal to f_{CK_PSC} / (PSC[15:0] + 1). PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").

20.4.8 TIM6/7/18 auto-reload register (TIMx_ARR)

Address offset: 0x2C Reset value: 0xFFFF

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ARR	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 ARR[15:0]: Auto-reload value

ARR is the value to be loaded into the actual auto-reload register.

Refer to Section 20.3.1: Time-base unit on page 488 for more details about ARR update and behavior.

The counter is blocked while the auto-reload value is null.

20.4.9 TIM6/7/18 register map

TIMx registers are mapped as 16-bit addressable registers as described in the table below:

Table 58. TIM6/7/18 register map and reset values

	Table 5								l I	T T		I					
Offset	Register	15	14	13	12	11	10	6	8	2	9	2	4	ဗ	2	-	0
0x00	TIMx_CR1	Res.	ARPE	Res.	Res.	Res.	ОРМ	URS	NDIS	CEN							
	Reset value									0				0	0	0	0
0x04	TIMx_CR2	Res.	М	MS[2	:0]	Res.	Res.	Res.	Res.								
	Reset value										0	0	0				
80x0							Re	S.									
0x0C	TIMx_DIER	Res.	UDE	Res.	Res.	Res.	Res.	Res.	Res.	Res.	UIE						
	Reset value								0								0
0x10	TIMx_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	UIF								
	Reset value																0
0x14	TIMx_EGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ne								
	Reset value																0
0x18							Re	S.									
0x1C							Re	S.									
0x20							Re	S.									
0x24	TIMx_CNT								CNT	[15:0)]						
-	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIMx_PSC								PSC	[15:0	0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TIMx_ARR								ARF	R[15:0	_ <u></u>						
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Refer to Section 2.2 on page 40 for the register boundary addresses.

21 Independent watchdog (IWDG)

21.1 Introduction

The devices feature an embedded independent watchdog peripheral that offers a combination of high safety level, timing accuracy and flexibility of use. The Independent watchdog peripheral detects and solves malfunctions due to software failure, and triggers system reset when the counter reaches a given timeout value.

The independent watchdog (IWDG) is clocked by its own dedicated low-speed clock (LSI) and thus stays active even if the main clock fails.

The IWDG is best suited for applications that require the watchdog to run as a totally independent process outside the main application, but have lower timing accuracy constraints. For further information on the window watchdog, refer to Section 22: System window watchdog (WWDG).

21.2 IWDG main features

- Free-running downcounter
- Clocked from an independent RC oscillator (can operate in Standby and Stop modes)
- Conditional reset
 - Reset (if watchdog activated) when the downcounter value becomes lower than 0x000
 - Reset (if watchdog activated) if the downcounter is reloaded outside the window

21.3 IWDG functional description

21.3.1 IWDG block diagram

Figure 163 shows the functional blocks of the independent watchdog module.




Figure 163. Independent watchdog block diagram

The register interface is located in the CORE voltage domain. The watchdog function is located in the V_{DD} voltage domain, still functional in Stop and Standby modes.

When the independent watchdog is started by writing the value 0x0000 CCCC in the *IWDG key register (IWDG_KR)*, the counter starts counting down from the reset value of 0xFFF. When it reaches the end of count value (0x000) a reset signal is generated (IWDG reset).

Whenever the key value 0x0000 AAAA is written in the *IWDG key register (IWDG_KR)*, the IWDG RLR value is reloaded in the counter and the watchdog reset is prevented.

Once running, the IWDG cannot be stopped.

21.3.2 Window option

The IWDG can also work as a window watchdog by setting the appropriate window in the IWDG window register (IWDG_WINR).

If the reload operation is performed while the counter is greater than the value stored in the *IWDG window register (IWDG_WINR)*, then a reset is provided.

The default value of the *IWDG window register (IWDG_WINR)* is 0x0000 0FFF, so if it is not updated, the window option is disabled.

As soon as the window value is changed, a reload operation is performed in order to reset the downcounter to the *IWDG reload register* (*IWDG_RLR*) value and ease the cycle number calculation to generate the next reload.

Configuring the IWDG when the window option is enabled

- 1. Enable the IWDG by writing 0x0000 CCCC in the IWDG key register (IWDG_KR).
- 2. Enable register access by writing 0x0000 5555 in the *IWDG key register (IWDG_KR)*.
- Write the IWDG prescaler by programming IWDG prescaler register (IWDG_PR) from 0 to 7.
- 4. Write the IWDG reload register (IWDG_RLR).
- 5. Wait for the registers to be updated (IWDG_SR = 0x0000 0000).
- 6. Write to the *IWDG window register (IWDG_WINR)*. This automatically refreshes the counter value in the *IWDG reload register (IWDG_RLR)*.

Note:

Writing the window value allows the counter value to be refreshed by the RLR when IWDG status register (IWDG SR) is set to 0x0000 0000.

Configuring the IWDG when the window option is disabled

When the window option it is not used, the IWDG can be configured as follows:

- Enable the IWDG by writing 0x0000 CCCC in the IWDG key register (IWDG_KR).
- 2. Enable register access by writing 0x0000 5555 in the IWDG key register (IWDG_KR).
- 3. Write the prescaler by programming the *IWDG prescaler register (IWDG_PR)* from 0 to 7.
- 4. Write the IWDG reload register (IWDG_RLR).
- 5. Wait for the registers to be updated (IWDG_SR = 0x0000 0000).
- 6. Refresh the counter value with IWDG_RLR (IWDG_KR = 0x0000 AAAA).



RM0313 Rev 7 501/913

21.3.3 Hardware watchdog

If the "Hardware watchdog" feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the *IWDG key register* (*IWDG_KR*) is written by the software before the counter reaches end of count or if the downcounter is reloaded inside the window.

21.3.4 Behavior in Stop and Standby modes

Once running, the IWDG cannot be stopped.

21.3.5 Register access protection

Write access to *IWDG prescaler register (IWDG_PR)*, *IWDG reload register (IWDG_RLR)* and *IWDG window register (IWDG_WINR)* is protected. To modify them, the user must first write the code 0x0000 5555 in the *IWDG key register (IWDG_KR)*. A write access to this register with a different value breaks the sequence and register access is protected again. This is the case of the reload operation (writing 0x0000 AAAA).

A status register is available to indicate that an update of the prescaler or of the downcounter reload value or of the window value is ongoing.

21.3.6 Debug mode

When the device enters Debug mode (core halted), the IWDG counter either continues to work normally or stops, depending on the configuration of the corresponding bit in DBGMCU freeze register.



21.4 IWDG registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

21.4.1 IWDG key register (IWDG_KR)

Address offset: 0x00

Reset value: 0x0000 0000 (reset by Standby mode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							KEY[15:0]							

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **KEY[15:0]:** Key value (write only, read 0x0000)

These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0.

Writing the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section 21.3.5: Register access protection)

Writing the key value 0xCCCC starts the watchdog (except if the hardware watchdog option is selected)

21.4.2 IWDG prescaler register (IWDG_PR)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 Res.	4 Res.	3 Res.	2	1 PR[2:0]	0

Bits 31:3 Reserved, must be kept at reset value.

Bits 2:0 PR[2:0]: Prescaler divider

These bits are write access protected see Section 21.3.5: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of the IWDG status register (IWDG_SR) must be reset in order to be able to change the prescaler divider.

000: divider /4 001: divider /8 010: divider /16 011: divider /32 100: divider /64 101: divider /256 111: divider /256

Note: Reading this register returns the prescaler value from the V_{DD} voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the IWDG status register (IWDG_SR) is reset.

21.4.3 IWDG reload register (IWDG_RLR)

Address offset: 0x08

Reset value: 0x0000 0FFF (reset by Standby mode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		RL[11:0]										
										•					

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 RL[11:0]: Watchdog counter reload value

These bits are write access protected see *Register access protection*. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the *IWDG key register (IWDG_KR)*. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information.

The RVU bit in the *IWDG status register* (*IWDG_SR*) must be reset to be able to change the reload value.

Note: Reading this register returns the reload value from the V_{DD} voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on it. For this reason the value read from this register is valid only when the RVU bit in the IWDG status register (IWDG_SR) is reset.

21.4.4 IWDG status register (IWDG_SR)

Address offset: 0x0C

Reset value: 0x0000 0000 (not reset by Standby mode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	17	10	12		10	9	U	,	U	5	-	3	_		U
Res.	WVU	RVU	PVU												

Bits 31:3 Reserved, must be kept at reset value.

Bit 2 WVU: Watchdog counter window value update

This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the V_{DD} voltage domain (takes up to five RC 40 kHz cycles).

Window value can be updated only when WVU bit is reset.

Bit 1 RVU: Watchdog counter reload value update

This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the V_{DD} voltage domain (takes up to five RC 40 kHz cycles).

Reload value can be updated only when RVU bit is reset.


Bit 0 PVU: Watchdog prescaler value update

This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the V_{DD} voltage domain (takes up to five RC 40 kHz cycles).

Prescaler value can be updated only when PVU bit is reset.

Note:

If several reload, prescaler, or window values are used by the application, it is mandatory to wait until RVU bit is reset before changing the reload value, to wait until PVU bit is reset before changing the prescaler value, and to wait until WVU bit is reset before changing the window value. However, after updating the prescaler and/or the reload/window value it is not necessary to wait until RVU or PVU or WVU is reset before continuing code execution except in case of low-power mode entry.



21.4.5 IWDG window register (IWDG_WINR)

Address offset: 0x10

Reset value: 0x0000 0FFF (reset by Standby mode)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						WIN	[11:0]					
															1

Bits 31:12 Reserved, must be kept at reset value.

Bits 11:0 WIN[11:0]: Watchdog counter window value

These bits are write access protected, see *Section 21.3.5*, they contain the high limit of the window value to be compared with the downcounter.

To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0

The WVU bit in the *IWDG status register (IWDG_SR)* must be reset in order to be able to change the reload value.

Note: Reading this register returns the reload value from the V_{DD} voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the IWDG status register (IWDG_SR) is reset.

21.4.6 IWDG register map

The following table gives the IWDG register map and reset values.

Table 59. IWDG register map and reset values

	Register																																
Offset	name	31	30	29	28	27	26	25	24	23	77	21	20	19	18	4۷	16	15	14	13	12	11	10	6	8	7	9	2	4	8	2	1	0
0x00	IWDG_KR	Res.							ŀ	ŒΥ	[15:	0]																					
0,000	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	IWDG_PR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Р	R[2	:0]																				
	Reset value																														0	0	0
0x08	IWDG_RLR	Res.						RL[11:0]																							
0,100	Reset value																					1	1	1	1	1	1	1	1	1	1	1	1
0x0C	IWDG_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MVU	RVU	PVU																				
•	Reset value																														0	0	0
0x10	IWDG_WINR	Res.	WIN[11:0]																														
	Reset value																					1	1	1	1	1	1	1	1	1	1	1	1

Refer to Section 2.2 on page 40 for the register boundary addresses.

22 System window watchdog (WWDG)

22.1 Introduction

The system window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence.

The watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the contents of the down-counter before the T6 bit is cleared. An MCU reset is also generated if the 7-bit down-counter value (in the control register) is refreshed before the down-counter reaches the window register value. This implies that the counter must be refreshed in a limited window.

The WWDG clock is prescaled from the APB1 clock and has a configurable time-window that can be programmed to detect abnormally late or early application behavior.

The WWDG is best suited for applications requiring the watchdog to react within an accurate timing window.

22.2 WWDG main features

- Programmable free-running down-counter
- Conditional reset
 - Reset (if watchdog activated) when the down-counter value becomes lower than 0x40
 - Reset (if watchdog activated) if the down-counter is reloaded outside the window (see Figure 165)
- Early wake-up interrupt (EWI): triggered (if enabled and the watchdog activated) when the down-counter is equal to 0x40

22.3 WWDG functional description

If the watchdog is activated (the WDGA bit is set in the WWDG_CR register), and when the 7-bit down-counter (T[6:0] bits) is decremented from 0x40 to 0x3F (T6 becomes cleared), it initiates a reset. If the software reloads the counter while the counter is greater than the value stored in the window register, then a reset is generated.

The application program must write in the WWDG_CR register at regular intervals during normal operation to prevent an MCU reset. This operation can take place only when the counter value is lower than or equal to the window register value, and higher than 0x3F. The value to be stored in the WWDG_CR register must be between 0xFF and 0xC0.

Refer to Figure 164 for the WWDG block diagram.

22.3.1 WWDG block diagram

WWDG CMP = 1 when Register interface T[6:0] > W[6:0]APB bus W[6:0] WWDG CFR CMP ·wwdg_out_rst WWDG SR Write to **WDGA** WWDG_CR T6 readback Logic = 0x40 ? WWDG CR T[6:0] wwdg it preload **FWIF** cnt_out 7-bit downcounter (CNT) ÷ 2^{WDGTB} pclk ÷ 4096

Figure 164. Watchdog block diagram

22.3.2 **Enabling the watchdog**

When the user option WWDG SW selects "Software window watchdog", the watchdog is always disabled after a reset. It is enabled by setting the WDGA bit in the WWDG CR register, then it cannot be disabled again, except by a reset.

When the user option WWDG_SW selects "Hardware window watchdog", the watchdog is always enabled after a reset, it cannot be disabled.

22.3.3 Controlling the down-counter

This down-counter is free-running, counting down even if the watchdog is disabled. When the watchdog is enabled, the T6 bit must be set to prevent generating an immediate reset.

The T[5:0] bits contain the number of increments that represent the time delay before the watchdog produces a reset. The timing varies between a minimum and a maximum value, due to the unknown status of the prescaler when writing to the WWDG CR register (see Figure 165). The WWDG configuration register (WWDG_CFR) contains the high limit of the window: to prevent a reset, the down-counter must be reloaded when its value is lower than or equal to the window register value, and greater than 0x3F. Figure 165 describes the window watchdog process.

Note: The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

22.3.4 How to program the watchdog timeout

Use the formula in *Figure 165* to calculate the WWDG timeout.

510/913 RM0313 Rev 7



Warning: When writing to the WWDG_CR register, always write 1 in the T6 bit to avoid generating an immediate reset.




Figure 165. Window watchdog timing diagram

The formula to calculate the timeout value is given by:

$$t_{WWDG} = t_{PCLK1} \times 4096 \times 2^{WDGTB[1:0]} \times (T[5:0] + 1)$$
 (ms)

where:

t_{WWDG}: WWDG timeout

t_{PCLK}: APB1 clock period measured in ms 4096: value corresponding to internal divider

As an example, if APB1 frequency is 48 MHz, WDGTB[1:0] is set to 3, and T[5:0] is set to 63:

$$t_{WWDG} = (1/48000) \times 4096 \times 2^3 \times (63+1) = 43.69 \text{ms}$$

Refer to the datasheet for the minimum and maximum values of two controls.

22.3.5 Debug mode

When the device enters debug mode (processor halted), the WWDG counter either continues to work normally or stops, depending on the configuration bit in DBG module. For more details, refer to Section 31.16.2: Debug support for timers, watchdog, bxCAN and I²C.

22.4 WWDG interrupts

The early wake-up interrupt (EWI) can be used if specific safety operations or data logging must be performed before the reset is generated. To enable the early wake-up interrupt, the application must:

- Write EWIF bit of WWDG_SR register to 0, to clear unwanted pending interrupt
- Write EWI bit of WWDG CFR register to 1, to enable interrupt

When the down-counter reaches the value 0x40, a watchdog interrupt is generated, and the corresponding interrupt service routine (ISR) can be used to trigger specific actions (such as communications or data logging), before resetting the device.

In some applications, the EWI interrupt can be used to manage a software system check and/or system recovery/graceful degradation, without generating a WWDG reset. In this case the corresponding ISR must reload the WWDG counter to avoid the WWDG reset, then trigger the required actions.

The watchdog interrupt is cleared by writing '0' to the EWIF bit in the WWDG_SR register.

Note:

When the watchdog interrupt cannot be served (for example due to a system lock in a higher priority task), the WWDG reset is eventually generated.

22.5 WWDG registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by halfwords (16-bit) or words (32-bit).

22.5.1 WWDG control register (WWDG_CR)

Address offset: 0x000 Reset value: 0x0000 007F

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 WDGA	6	5	4	3 T[6:0]	2	1	0

Bits 31:8 Reserved, must be kept at reset value.

Bit 7 WDGA: Activation bit

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled1: Watchdog enabled

Bits 6:0 T[6:0]: 7-bit counter (MSB to LSB)

These bits contain the value of the watchdog counter, decremented every $(4096 \times 2^{WDGTB[1:0]})$ PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared).

22.5.2 WWDG configuration register (WWDG_CFR)

Address offset: 0x004

Reset value: 0x0000 007F

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	EWI	WDG	ΓB[1:0]				W[6:0]			
						rs	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:10 Reserved, must be kept at reset value.

Bit 9 EWI: Early wake-up interrupt enable

Set by software and cleared by hardware after a reset. When set, an interrupt occurs whenever the counter reaches the value 0x40.

Bits 8:7 WDGTB[1:0]: Timer base

The time base of the prescaler can be modified as follows:

00: CK counter clock (PCLK div 4096) div 1

01: CK counter clock (PCLK div 4096) div 2

10: CK counter clock (PCLK div 4096) div 4

11: CK counter clock (PCLK div 4096) div 8

Bits 6:0 W[6:0]: 7-bit window value

These bits contain the window value to be compared with the down-counter.

4

RM0313 Rev 7 513/913

22.5.3 WWDG status register (WWDG_SR)

Address offset: 0x008

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 Res.	4 Res.	Res.	2 Res.	1 Res.	0 EWIF

Bits 31:1 Reserved, must be kept at reset value.

Bit 0 EWIF: Early wake-up interrupt flag

This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. Writing 1 has no effect. This bit is also set if the interrupt is not enabled.

22.5.4 WWDG register map

The following table gives the WWDG register map and reset values.

Register 31 20 19 18 25 23 23 22 16 15 Offset 33 21 တ œ 9 2 name WWDG_CR T[6:0] 0x000 Reset value 0 1 | 1 | 1 | 1 | 1 | 1 | 1 WDGTB1 **NDGTB0** EWI WWDG_CFR W[6:0] 0x004 Reset value 0 0 0 WWDG_SR 0x008 Reset value

Table 60. WWDG register map and reset values

Refer to Section 2.2 on page 40 for the register boundary addresses.

514/913 RM0313 Rev 7

23.1 Introduction

The RTC provides an automatic wake-up to manage all low-power modes.

The real-time clock (RTC) is an independent BCD timer/counter. The RTC provides a time-of-day clock/calendar with programmable alarm interrupts.

The RTC includes also a periodic programmable wake-up flag with interrupt capability.

Two 32-bit registers contain the seconds, minutes, hours (12- or 24-hour format), day (day of week), date (day of month), month, and year, expressed in binary coded decimal format (BCD). The sub-seconds value is also available in binary format.

Compensations for 28-, 29- (leap year), 30-, and 31-day months are performed automatically. Daylight saving time compensation can also be performed.

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.

A digital calibration feature is available to compensate for any deviation in crystal oscillator accuracy.

After RTC domain reset, all RTC registers are protected against possible parasitic write accesses.

As long as the supply voltage remains in the operating range, the RTC never stops, regardless of the device status (Run mode, low-power mode or under reset).

23.2 RTC main features


The RTC unit main features are the following (see Figure 166: RTC block diagram):

- Calendar with subseconds, seconds, minutes, hours (12 or 24 format), day (day of week), date (day of month), month, and year.
- Daylight saving compensation programmable by software.
- Programmable alarm with interrupt function. The alarm can be triggered by any combination of the calendar fields.
- Automatic wake-up unit generating a periodic flag that triggers an automatic wake-up interrupt.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Accurate synchronization with an external clock using the subsecond shift feature.
- Digital calibration circuit (periodic counter correction): 0.95 ppm accuracy, obtained in a calibration window of several seconds
- Time-stamp function for event saving
- Tamper detection event with configurable filter and internal pull-up
- Maskable interrupts/events:
 - Alarm A
 - Alarm B
 - Wake-up interrupt
 - Time-stamp
 - Tamper detection
- 32 backup registers.

23.3 RTC functional description

23.3.1 RTC block diagram

Figure 166. RTC block diagram



The RTC includes:

- Two alarms
- Three tamper events from I/Os
 - Tamper detection erases the backup registers.
- One timestamp event from I/O
- Tamper event detection can generate a timestamp event
- 32 32-bit backup registers
 - The backup registers (RTC_BKPxR) are implemented in the RTC domain that remains powered-on by VBAT when the V_{DD} power is switched off.
- Output functions: RTC_OUT which selects one of the following two outputs:
 - RTC_CALIB: 512 Hz or 1Hz clock output (with an LSE frequency of 32.768 kHz).
 This output is enabled by setting the COE bit in the RTC CR register.
 - RTC_ALARM: Alarm A. This output is selected by configuring the OSEL[1:0] bits in the RTC_CR register.
- Input functions:
 - RTC_TS: timestamp event
 - RTC TAMP1: tamper1 event detection
 - RTC_TAMP2: tamper2 event detection
 - RTC_TAMP3: tamper3 event detection
 - RTC REFIN: 50 or 60 Hz reference clock input

23.3.2 GPIOs controlled by the RTC

RTC_OUT, RTC_TS and RTC_TAMP1 are mapped on the same pin (PC13). PC13 pin configuration is controlled by the RTC, whatever the PC13 GPIO configuration, except for the RTC_ALARM output open-drain mode. In this particular case, the GPIO must be configured as input. The RTC functions mapped on PC13 are available in all low-power modes and in VBAT mode.

The selection of the RTC_ALARM output is performed through the RTC_TAFCR register as follows: the PC13VALUE bit is used to select whether the RTC_ALARM output is configured in push-pull or open drain mode.

When PC13 is not used as RTC function, it can be forced in output push-pull mode by setting the PC13MODE bit in the RTC_TAFCR. The output data value is then given by the PC13VALUE bit. In this case, PC13 output push-pull state and data are preserved in Standby mode.

The output mechanism follows the priority order shown in *Table 61*.

When PC14 and PC15 are not used as LSE oscillator, they can be forced in output push-pull mode by setting the PC14MODE and PC15MODE bits in the RTC_TAFCR register respectively. The output data values are then given by PC14VALUE and PC15VALUE. In this case, the PC14 and PC15 output push-pull states and data values are preserved in Standby mode.

The output mechanism follows the priority order shown in *Table 62* and *Table 63*.

518/913 RM0313 Rev 7

Table 61. RTC pin PC13 configuration⁽¹⁾

Pin configuration and function	RTC_ALARM output enabled	RTC_CALIB output enabled	RTC_TAMP1 input enabled	RTC_TS input enabled	PC13MODE bit	PC13VALUE bit
RTC_ALARM output OD	1	Don't care	Don't care	Don't care	Don't care	0
RTC_ALARM output PP	1	Don't care	Don't care	Don't care	Don't care	1
RTC_CALIB output PP	0	1	Don't care	Don't care	Don't care	Don't care
RTC_TAMP1 input floating	0	0	1	0	Don't care	Don't care
RTC_TS and RTC_TAMP1 input floating	0	0	1	1	Don't care	Don't care
RTC_TS input floating	0	0	0	1	Don't care	Don't care
Output PP forced	0	0	0	0	1	PC13 output data value
Wake-up pin or Standard GPIO	0	0	0	0	0	Don't care

^{1.} OD: open drain; PP: push-pull.

Table 62. LSE pin PC14 configuration (1)

Pin configuration and function	LSEON bit in RCC_BDCR register	LSEBYP bit in RCC_BDCR register	PC14MODE bit	PC14VALUE bit
LSE oscillator	1	0	Don't care	Don't care
LSE bypass	1	1	Don't care	Don't care
Output PP forced	0	Don't care	1	PC14 output data value
Standard GPIO	0	Don't care	0	Don't care

^{1.} OD: open drain; PP: push-pull.

Table 63. LSE pin PC15 configuration (1)

Pin configuration and function	LSEON bit in RCC_BDCR register	LSEBYP bit in RCC_BDCR register	PC15MODE bit	PC15VALUE bit
LSE oscillator	1	0	Don't care	Don't care
Output PP forced	1	1	1	PC15 output data
Output FF forced	0	Don't care	ı	value
Standard GPIO	0	Don't care	0	Don't care

^{1.} OD: open drain; PP: push-pull.



23.3.3 Clock and prescalers

The RTC clock source (RTCCLK) is selected through the clock controller among the LSE clock, the LSI oscillator clock, and the HSE clock. For more information on the RTC clock source configuration, refer to Section 7: Reset and clock control (RCC).

A programmable prescaler stage generates a 1 Hz clock which is used to update the calendar. To minimize power consumption, the prescaler is split into 2 programmable prescalers (see *Figure 166: RTC block diagram*):

- A 7-bit asynchronous prescaler configured through the PREDIV_A bits of the RTC PRER register.
- A 15-bit synchronous prescaler configured through the PREDIV_S bits of the RTC PRER register.

Note: When both prescalers are used, it is recommended to configure the asynchronous prescaler to a high value to minimize consumption.

The asynchronous prescaler division factor is set to 128, and the synchronous division factor to 256, to obtain an internal clock frequency of 1 Hz (ck_spre) with an LSE frequency of 32.768 kHz.

The minimum division factor is 1 and the maximum division factor is 2^{22} .

This corresponds to a maximum input frequency of around 4 MHz.

f_{ck} apre is given by the following formula:

$$f_{CK_APRE} = \frac{f_{RTCCLK}}{PREDIV_A + 1}$$

The ck_apre clock is used to clock the binary RTC_SSR subseconds downcounter. When it reaches 0, RTC_SSR is reloaded with the content of PREDIV_S.

f_{ck spre} is given by the following formula:

$$f_{CK_SPRE} = \frac{f_{RTCCLK}}{(PREDIV S + 1) \times (PREDIV A + 1)}$$

The ck_spre clock can be used either to update the calendar or as timebase for the 16-bit wake-up auto-reload timer. To obtain short timeout periods, the 16-bit wake-up auto-reload timer can also run with the RTCCLK divided by the programmable 4-bit asynchronous prescaler (see *Section 23.3.6: Periodic auto-wake-up* for details).

23.3.4 Real-time clock and calendar

The RTC calendar time and date registers are accessed through shadow registers which are synchronized with PCLK (APB clock). They can also be accessed directly in order to avoid waiting for the synchronization duration.

- RTC SSR for the subseconds
- · RTC TR for the time
- RTC_DR for the date

Every RTCCLK period, the current calendar value is copied into the shadow registers, and the RSF bit of RTC_ISR register is set (see *Section 23.6.4: RTC initialization and status*

520/913 RM0313 Rev 7

register (RTC_ISR)). The copy is not performed in Stop and Standby mode. When exiting these modes, the shadow registers are updated after up to 1 RTCCLK period.

When the application reads the calendar registers, it accesses the content of the shadow registers. It is possible to make a direct access to the calendar registers by setting the BYPSHAD control bit in the RTC_CR register. By default, this bit is cleared, and the user accesses the shadow registers.

When reading the RTC_SSR, RTC_TR or RTC_DR registers in BYPSHAD=0 mode, the frequency of the APB clock (f_{APB}) must be at least 7 times the frequency of the RTC clock (f_{RTCCLK}).

The shadow registers are reset by system reset.

23.3.5 Programmable alarms

The RTC unit provides programmable alarm: Alarm A and Alarm B. The description below is given for Alarm A, but can be translated in the same way for Alarm B.

The programmable alarm function is enabled through the ALRAE bit in the RTC_CR register. The ALRAF is set to 1 if the calendar subseconds, seconds, minutes, hours, date or day match the values programmed in the alarm registers RTC_ALRMASSR and RTC_ALRMAR. Each calendar field can be independently selected through the MSKx bits of the RTC_ALRMAR register, and through the MASKSSx bits of the RTC_ALRMASSR register. The alarm interrupt is enabled through the ALRAIE bit in the RTC_CR register.

Caution:

If the seconds field is selected (MSK1 bit reset in RTC_ALRMAR), the synchronous prescaler division factor set in the RTC_PRER register must be at least 3 to ensure correct behavior.

Alarm A and Alarm B (if enabled by bits OSEL[1:0] in RTC_CR register) can be routed to the RTC_ALARM output. RTC_ALARM output polarity can be configured through bit POL the RTC_CR register.

23.3.6 Periodic auto-wake-up

The periodic wake-up flag is generated by a 16-bit programmable auto-reload down-counter. The wake-up timer range can be extended to 17 bits.

The wake-up function is enabled through the WUTE bit in the RTC CR register.

The wake-up timer clock input can be:

- RTC clock (RTCCLK) divided by 2, 4, 8, or 16.
 When RTCCLK is LSE(32.768 kHz), this allows to configure the wake-up interrupt period from 122 μs to 32 s, with a resolution down to 61 μs.
- ck_spre (usually 1 Hz internal clock)

When ck_spre frequency is 1Hz, this allows to achieve a wake-up time from 1 s to around 36 hours with one-second resolution. This large programmable time range is divided in 2 parts:

- from 1s to 18 hours when WUCKSEL [2:1] = 10
- and from around 18h to 36h when WUCKSEL[2:1] = 11. In this last case 216 is added to the 16-bit counter current value. When the initialization sequence is complete (see *Programming the wake-up timer on page 523*), the timer starts counting down. When the wake-up function is enabled, the down-counting remains active in low-power modes. In addition, when it reaches 0, the WUTF flag is set in



the RTC_ISR register, and the wake-up counter is automatically reloaded with its reload value (RTC_WUTR register value).

The WUTF flag must then be cleared by software.

When the periodic wake-up interrupt is enabled by setting the WUTIE bit in the RTC_CR register, it can exit the device from low-power modes.

The periodic wake-up flag can be routed to the RTC_ALARM output provided it has been enabled through bits OSEL[1:0] of RTC_CR register. RTC_ALARM output polarity can be configured through the POL bit in the RTC_CR register.

System reset, as well as low-power modes (Sleep, Stop and Standby) have no influence on the wake-up timer.

23.3.7 RTC initialization and configuration

RTC register access

The RTC registers are 32-bit registers. The APB interface introduces 2 wait-states in RTC register accesses except on read accesses to calendar shadow registers when BYPSHAD=0.

RTC register write protection

After system reset, the RTC registers are protected against parasitic write access by clearing the DBP bit in the PWR_CR register (refer to the power control section). DBP bit must be set in order to enable RTC registers write access.

After RTC domain reset, all the RTC registers are write-protected. Writing to the RTC registers is enabled by writing a key into the Write Protection register, RTC WPR.

The following steps are required to unlock the write protection on all the RTC registers except for RTC_TAFCR, RTC_BKPxR and RTC_ISR[13:8].

- Write '0xCA' into the RTC_WPR register.
- 2. Write '0x53' into the RTC WPR register.

Writing a wrong key reactivates the write protection.

The protection mechanism is not affected by system reset.

Calendar initialization and configuration

To program the initial time and date calendar values, including the time format and the prescaler configuration, the following sequence is required:

- 1. Set INIT bit to 1 in the RTC_ISR register to enter initialization mode. In this mode, the calendar counter is stopped and its value can be updated.
- 2. Poll INITF bit of in the RTC_ISR register. The initialization phase mode is entered when INITF is set to 1. It takes around 2 RTCCLK clock cycles (due to clock synchronization).
- 3. To generate a 1 Hz clock for the calendar counter, program both the prescaler factors in RTC_PRER register.
- Load the initial time and date values in the shadow registers (RTC_TR and RTC_DR), and configure the time format (12 or 24 hours) through the FMT bit in the RTC_CR register.
- Exit the initialization mode by clearing the INIT bit. The actual calendar counter value is then automatically loaded and the counting restarts after 4 RTCCLK clock cycles.

522/913 RM0313 Rev 7

When the initialization sequence is complete, the calendar starts counting.

Note:

After a system reset, the application can read the INITS flag in the RTC_ISR register to check if the calendar has been initialized or not. If this flag equals 0, the calendar has not been initialized since the year field is set at its RTC domain reset default value (0x00).

To read the calendar after initialization, the software must first check that the RSF flag is set in the RTC_ISR register.

Daylight saving time

The daylight saving time management is performed through bits SUB1H, ADD1H, and BKP of the RTC_CR register.

Using SUB1H or ADD1H, the software can subtract or add one hour to the calendar in one single operation without going through the initialization procedure.

In addition, the software can use the BKP bit to memorize this operation.

Programming the alarm

A similar procedure must be followed to program or update the programmable alarms. The procedure below is given for Alarm A but can be translated in the same way for Alarm B.

- 1. Clear ALRAE in RTC_CR to disable Alarm A.
- 2. Program the Alarm A registers (RTC ALRMASSR/RTC ALRMAR).
- 3. Set ALRAE in the RTC CR register to enable Alarm A again.

Note:

Each change of the RTC_CR register is taken into account after around 2 RTCCLK clock cycles due to clock synchronization.

Programming the wake-up timer

The following sequence is required to configure or change the wake-up timer auto-reload value (WUT[15:0] in RTC_WUTR):

- Clear WUTE in RTC CR to disable the wake-up timer.
- 2. Poll WUTWF until it is set in RTC_ISR to make sure the access to wake-up auto-reload counter and to WUCKSEL[2:0] bits is allowed. It takes around 2 RTCCLK clock cycles (due to clock synchronization).
- Program the wake-up auto-reload value WUT[15:0], and the wake-up clock selection (WUCKSEL[2:0] bits in RTC_CR). Set WUTE in RTC_CR to enable the timer again. The wake-up timer restarts down-counting. The WUTWF bit is cleared up to 2 RTCCLK clock cycles after WUTE is cleared, due to clock synchronization.

23.3.8 Reading the calendar

When BYPSHAD control bit is cleared in the RTC_CR register

To read the RTC calendar registers (RTC_SSR, RTC_TR and RTC_DR) properly, the APB1 clock frequency (f_{PCLK}) must be equal to or greater than seven times the RTC clock frequency (f_{RTCCLK}). This ensures a secure behavior of the synchronization mechanism.

If the APB1 clock frequency is less than seven times the RTC clock frequency, the software must read the calendar time and date registers twice. If the second read of the RTC_TR gives the same result as the first read, this ensures that the data is correct. Otherwise a third



RM0313 Rev 7 523/913

RM0313 Real-time clock (RTC)

> read access must be done. In any case the APB1 clock frequency must never be lower than the RTC clock frequency.

> The RSF bit is set in RTC_ISR register each time the calendar registers are copied into the RTC SSR, RTC TR and RTC DR shadow registers. The copy is performed every RTCCLK cycle. To ensure consistency between the 3 values, reading either RTC SSR or RTC TR locks the values in the higher-order calendar shadow registers until RTC DR is read. In case the software makes read accesses to the calendar in a time interval smaller than 1 RTCCLK period: RSF must be cleared by software after the first calendar read, and then the software must wait until RSF is set before reading again the RTC SSR, RTC TR and RTC DR registers.

> After waking up from low-power mode (Stop or Standby), RSF must be cleared by software. The software must then wait until it is set again before reading the RTC_SSR, RTC_TR and RTC DR registers.

The RSF bit must be cleared after wake-up and not before entering low-power mode.

After a system reset, the software must wait until RSF is set before reading the RTC SSR, RTC TR and RTC DR registers. Indeed, a system reset resets the shadow registers to their default values.

After an initialization (refer to Calendar initialization and configuration on page 522): the software must wait until RSF is set before reading the RTC SSR, RTC TR and RTC DR registers.

After synchronization (refer to Section 23.3.10: RTC synchronization): the software must wait until RSF is set before reading the RTC SSR, RTC TR and RTC DR registers.

When the BYPSHAD control bit is set in the RTC_CR register (bypass shadow registers)

Reading the calendar registers gives the values from the calendar counters directly, thus eliminating the need to wait for the RSF bit to be set. This is especially useful after exiting from low-power modes (STOP or Standby), since the shadow registers are not updated during these modes.

When the BYPSHAD bit is set to 1, the results of the different registers might not be coherent with each other if an RTCCLK edge occurs between two read accesses to the registers. Additionally, the value of one of the registers may be incorrect if an RTCCLK edge occurs during the read operation. The software must read all the registers twice, and then compare the results to confirm that the data is coherent and correct. Alternatively, the software can just compare the two results of the least-significant calendar register.

Note: While BYPSHAD=1, instructions which read the calendar registers require one extra APB cycle to complete.

23.3.9 Resetting the RTC

The calendar shadow registers (RTC SSR, RTC TR and RTC DR) and some bits of the RTC status register (RTC ISR) are reset to their default values by all available system reset sources.

On the contrary, the following registers are reset to their default values by a RTC domain reset and are not affected by a system reset: the RTC current calendar registers, the RTC control register (RTC CR), the prescaler register (RTC PRER), the RTC calibration register (RTC_CALR), the RTC shift register (RTC_SHIFTR), the RTC timestamp registers

524/913 RM0313 Rev 7



(RTC_TSSSR, RTC_TSTR and RTC_TSDR), the RTC tamper and alternate function configuration register (RTC_TAFCR), the RTC backup registers (RTC_BKPxR), the wake-up timer register (RTC_WUTR), the Alarm A and Alarm B registers (RTC_ALRMASSR/RTC_ALRMAR and RTC_ALRMBSSR/RTC_ALRMBR).

In addition, when it is clocked by the LSE, the RTC keeps on running under system reset if the reset source is different from the RTC domain reset one (refer to the RTC clock section of the Reset and clock controller for details on the list of RTC clock sources not affected by system reset). When a RTC domain reset occurs, the RTC is stopped and all the RTC registers are set to their reset values.

23.3.10 RTC synchronization

The RTC can be synchronized to a remote clock with a high degree of precision. After reading the sub-second field (RTC_SSR or RTC_TSSSR), a calculation can be made of the precise offset between the times being maintained by the remote clock and the RTC. The RTC can then be adjusted to eliminate this offset by "shifting" its clock by a fraction of a second using RTC_SHIFTR.

RTC_SSR contains the value of the synchronous prescaler counter. This allows one to calculate the exact time being maintained by the RTC down to a resolution of 1 / (PREDIV_S + 1) seconds. As a consequence, the resolution can be improved by increasing the synchronous prescaler value (PREDIV_S[14:0]. The maximum resolution allowed (30.52 μ s with a 32768 Hz clock) is obtained with PREDIV_S set to 0x7FFF.

However, increasing PREDIV_S means that PREDIV_A must be decreased in order to maintain the synchronous prescaler output at 1 Hz. In this way, the frequency of the asynchronous prescaler output increases, which may increase the RTC dynamic consumption.

The RTC can be finely adjusted using the RTC shift control register (RTC_SHIFTR). Writing to RTC_SHIFTR can shift (either delay or advance) the clock by up to a second with a resolution of 1 / (PREDIV_S + 1) seconds. The shift operation consists of adding the SUBFS[14:0] value to the synchronous prescaler counter SS[15:0]: this will delay the clock. If at the same time the ADD1S bit is set, this results in adding one second and at the same time subtracting a fraction of second, so this will advance the clock.

Caution:

Before initiating a shift operation, the user must check that SS[15] = 0 in order to ensure that no overflow will occur.

As soon as a shift operation is initiated by a write to the RTC_SHIFTR register, the SHPF flag is set by hardware to indicate that a shift operation is pending. This bit is cleared by hardware as soon as the shift operation has completed.

Caution:

This synchronization feature is not compatible with the reference clock detection feature: firmware must not write to RTC_SHIFTR when REFCKON=1.

23.3.11 RTC reference clock detection

The update of the RTC calendar can be synchronized to a reference clock, RTC_REFIN, which is usually the mains frequency (50 or 60 Hz). The precision of the RTC_REFIN reference clock should be higher than the 32.768 kHz LSE clock. When the RTC_REFIN detection is enabled (REFCKON bit of RTC_CR set to 1), the calendar is still clocked by the LSE, and RTC_REFIN is used to compensate for the imprecision of the calendar update frequency (1 Hz).



RM0313 Rev 7 525/913

Each 1 Hz clock edge is compared to the nearest RTC_REFIN clock edge (if one is found within a given time window). In most cases, the two clock edges are properly aligned. When the 1 Hz clock becomes misaligned due to the imprecision of the LSE clock, the RTC shifts the 1 Hz clock a bit so that future 1 Hz clock edges are aligned. Thanks to this mechanism, the calendar becomes as precise as the reference clock.

The RTC detects if the reference clock source is present by using the 256 Hz clock (ck_apre) generated from the 32.768 kHz quartz. The detection is performed during a time window around each of the calendar updates (every 1 s). The window equals 7 ck_apre periods when detecting the first reference clock edge. A smaller window of 3 ck_apre periods is used for subsequent calendar updates.

Each time the reference clock is detected in the window, the synchronous prescaler which outputs the ck_spre clock is forced to reload. This has no effect when the reference clock and the 1 Hz clock are aligned because the prescaler is being reloaded at the same moment. When the clocks are not aligned, the reload shifts future 1 Hz clock edges a little for them to be aligned with the reference clock.

If the reference clock halts (no reference clock edge occurred during the 3 ck_apre window), the calendar is updated continuously based solely on the LSE clock. The RTC then waits for the reference clock using a large 7 ck_apre period detection window centered on the ck spre edge.

When the RTC_REFIN detection is enabled, PREDIV_A and PREDIV_S must be set to their default values:

- PREDIV A = 0x007F
- PREVID S = 0x00FF

Note: RTC_REFIN clock detection is not available in Standby mode.

23.3.12 RTC smooth digital calibration

The RTC frequency can be digitally calibrated with a resolution of about 0.954 ppm with a range from -487.1 ppm to +488.5 ppm. The correction of the frequency is performed using series of small adjustments (adding and/or subtracting individual RTCCLK pulses). These adjustments are fairly well distributed so that the RTC is well calibrated even when observed over short durations of time.

The smooth digital calibration is performed during a cycle of about 2^{20} RTCCLK pulses, or 32 seconds when the input frequency is 32768 Hz. This cycle is maintained by a 20-bit counter, cal_cnt[19:0], clocked by RTCCLK.

The smooth calibration register (RTC_CALR) specifies the number of RTCCLK clock cycles to be masked during the 32-second cycle:

- Setting the bit CALM[0] to 1 causes exactly one pulse to be masked during the 32second cycle.
- Setting CALM[1] to 1 causes two additional cycles to be masked
- Setting CALM[2] to 1 causes four additional cycles to be masked
- and so on up to CALM[8] set to 1 which causes 256 clocks to be masked.

Note:

CALM[8:0] (RTC_CALR) specifies the number of RTCCLK pulses to be masked during the 32-second cycle. Setting the bit CALM[0] to '1' causes exactly one pulse to be masked during the 32-second cycle at the moment when cal_cnt[19:0] is 0x80000; CALM[1]=1 causes two other cycles to be masked (when cal_cnt is 0x40000 and 0xC0000); CALM[2]=1

526/913 RM0313 Rev 7

causes four other cycles to be masked (cal_cnt = 0x20000/0x60000/0xA0000/ 0xE0000); and so on up to CALM[8]=1 which causes 256 clocks to be masked (cal_cnt = 0xXX800).

While CALM allows the RTC frequency to be reduced by up to 487.1 ppm with fine resolution, the bit CALP can be used to increase the frequency by 488.5 ppm. Setting CALP to '1' effectively inserts an extra RTCCLK pulse every 2¹¹ RTCCLK cycles, which means that 512 clocks are added during every 32-second cycle.

Using CALM together with CALP, an offset ranging from -511 to +512 RTCCLK cycles can be added during the 32-second cycle, which translates to a calibration range of -487.1 ppm to +488.5 ppm with a resolution of about 0.954 ppm.

The formula to calculate the effective calibrated frequency (FCAL) given the input frequency (FRTCCLK) is as follows:

$$F_{CAL} = F_{RTCCLK} \times [1 + (CALP \times 512 - CALM) / (2^{20} + CALM - CALP \times 512)]$$

Calibration when PREDIV_A<3

The CALP bit can not be set to 1 when the asynchronous prescaler value (PREDIV_A bits in RTC_PRER register) is less than 3. If CALP was already set to 1 and PREDIV_A bits are set to a value less than 3, CALP is ignored and the calibration operates as if CALP was equal to 0.

To perform a calibration with PREDIV_A less than 3, the synchronous prescaler value (PREDIV_S) should be reduced so that each second is accelerated by 8 RTCCLK clock cycles, which is equivalent to adding 256 clock cycles every 32 seconds. As a result, between 255 and 256 clock pulses (corresponding to a calibration range from 243.3 to 244.1 ppm) can effectively be added during each 32-second cycle using only the CALM bits.

With a nominal RTCCLK frequency of 32768 Hz, when PREDIV_A equals 1 (division factor of 2), PREDIV_S should be set to 16379 rather than 16383 (4 less). The only other interesting case is when PREDIV_A equals 0, PREDIV_S should be set to 32759 rather than 32767 (8 less).

If PREDIV_S is reduced in this way, the formula given the effective frequency of the calibrated input clock is as follows:

$$F_{CAL} = F_{RTCCLK} \times [1 + (256 - CALM) / (2^{20} + CALM - 256)]$$

In this case, CALM[7:0] equals 0x100 (the midpoint of the CALM range) is the correct setting if RTCCLK is exactly 32768.00 Hz.

Verifying the RTC calibration

RTC precision is ensured by measuring the precise frequency of RTCCLK and calculating the correct CALM value and CALP values. An optional 1 Hz output is provided to allow applications to measure and verify the RTC precision.

Measuring the precise frequency of the RTC over a limited interval can result in a measurement error of up to 2 RTCCLK clock cycles over the measurement period, depending on how the digital calibration cycle is aligned with the measurement period.

However, this measurement error can be eliminated if the measurement period is the same length as the calibration cycle period. In this case, the only error observed is the error due to the resolution of the digital calibration.

• By default, the calibration cycle period is 32 seconds.



RM0313 Rev 7 527/913

Using this mode and measuring the accuracy of the 1 Hz output over exactly 32 seconds guarantees that the measure is within 0.477 ppm (0.5 RTCCLK cycles over 32 seconds, due to the limitation of the calibration resolution).

 CALW16 bit of the RTC_CALR register can be set to 1 to force a 16- second calibration cycle period.

In this case, the RTC precision can be measured during 16 seconds with a maximum error of 0.954 ppm (0.5 RTCCLK cycles over 16 seconds). However, since the calibration resolution is reduced, the long term RTC precision is also reduced to 0.954 ppm: CALM[0] bit is stuck at 0 when CALW16 is set to 1.

 CALW8 bit of the RTC_CALR register can be set to 1 to force a 8- second calibration cycle period.

In this case, the RTC precision can be measured during 8 seconds with a maximum error of 1.907 ppm (0.5 RTCCLK cycles over 8s). The long term RTC precision is also reduced to 1.907 ppm: CALM[1:0] bits are stuck at 00 when CALW8 is set to 1.

Re-calibration on-the-fly

The calibration register (RTC_CALR) can be updated on-the-fly while RTC_ISR/INITF=0, by using the follow process:

- 1. Poll the RTC ISR/RECALPF (re-calibration pending flag).
- 2. If it is set to 0, write a new value to RTC_CALR, if necessary. RECALPF is then automatically set to 1
- 3. Within three ck_apre cycles after the write operation to RTC_CALR, the new calibration settings take effect.

23.3.13 Time-stamp function

'1'.

Time-stamp is enabled by setting the TSE bit of RTC CR register to 1.

The calendar is saved in the time-stamp registers (RTC_TSSSR, RTC_TSTR, RTC_TSDR) when a time-stamp event is detected on the RTC_TS pin.

When a time-stamp event occurs, the time-stamp flag bit (TSF) in RTC_ISR register is set.

By setting the TSIE bit in the RTC_CR register, an interrupt is generated when a time-stamp event occurs.

If a new time-stamp event is detected while the time-stamp flag (TSF) is already set, the time-stamp overflow flag (TSOVF) flag is set and the time-stamp registers (RTC_TSTR and RTC_TSDR) maintain the results of the previous event.

Note: TSF is set 2 ck_apre cycles after the time-stamp event occurs due to synchronization process.

There is no delay in the setting of TSOVF. This means that if two time-stamp events are close together, TSOVF can be seen as '1' while TSF is still '0'. As a consequence, it is recommended to poll TSOVF only after TSF has been set.

Caution: If a time-stamp event occurs immediately after the TSF bit is supposed to be cleared, then both TSF and TSOVF bits are set. To avoid masking a time-stamp event occurring at the same moment, the application must not write '0' into TSF bit unless it has already read it to

528/913 RM0313 Rev 7



Optionally, a tamper event can cause a time-stamp to be recorded. See the description of the TAMPTS control bit in *Section 23.6.16: RTC tamper and alternate function configuration register (RTC_TAFCR)*.

23.3.14 Tamper detection

The RTC_TAMPx input events can be configured either for edge detection, or for level detection with filtering.

The tamper detection can be configured for the following purposes:

- · erase the RTC backup registers
- generate an interrupt, capable to wake-up from Stop and Standby modes

RTC backup registers

The backup registers (RTC_BKPxR) are not reset by system reset or when the device wakes up from Standby mode.

The backup registers are reset when a tamper detection event occurs (see Section 23.6.19: RTC backup registers (RTC_BKPxR) and Tamper detection initialization on page 529).

Tamper detection initialization

Each input can be enabled by setting the corresponding TAMPxE bits to 1 in the RTC TAFCR register.

Each RTC_TAMPx tamper detection input is associated with a flag TAMPxF in the RTC_ISR register.

The TAMPxF flag is asserted after the tamper event on the pin, with the latency provided below:

- 3 ck_apre cycles when TAMPFLT differs from 0x0 (Level detection with filtering)
- 3 ck apre cycles when TAMPTS=1 (Timestamp on tamper event)
- No latency when TAMPFLT=0x0 (Edge detection) and TAMPTS=0

A new tamper occurring on the same pin during this period and as long as TAMPxF is set cannot be detected.

By setting the TAMPIE bit in the RTC_TAFCR register, an interrupt is generated when a tamper detection event occurs. .

Timestamp on tamper event

With TAMPTS set to '1', any tamper event causes a timestamp to occur. In this case, either the TSF bit or the TSOVF bit are set in RTC_ISR, in the same manner as if a normal timestamp event occurs. The affected tamper flag register TAMPxF is set at the same time that TSF or TSOVF is set.

Edge detection on tamper inputs

If the TAMPFLT bits are "00", the RTC_TAMPx pins generate tamper detection events when either a rising edge or a falling edge is observed depending on the corresponding TAMPxTRG bit. The internal pull-up resistors on the RTC_TAMPx inputs are deactivated when edge detection is selected.



RM0313 Rev 7 529/913

Caution:

To avoid losing tamper detection events, the signal used for edge detection is logically ANDed with the corresponding TAMPxE bit in order to detect a tamper detection event in case it occurs before the RTC_TAMPx pin is enabled.

- When TAMPxTRG = 0: if the RTC_TAMPx is already high before tamper detection is enabled (TAMPxE bit set to 1), a tamper event is detected as soon as the RTC_TAMPx input is enabled, even if there was no rising edge on the RTC_TAMPx input after TAMPxE was set.
- When TAMPxTRG = 1: if the RTC_TAMPx is already low before tamper detection is enabled, a tamper event is detected as soon as the RTC_TAMPx input is enabled (even if there was no falling edge on the RTC_TAMPx input after TAMPxE was set.

After a tamper event has been detected and cleared, the RTC_TAMPx should be disabled and then re-enabled (TAMPxE set to 1) before re-programming the backup registers (RTC_BKPxR). This prevents the application from writing to the backup registers while the RTC_TAMPx input value still indicates a tamper detection. This is equivalent to a level detection on the RTC_TAMPx input.

Note:

Tamper detection is still active when V_{DD} power is switched off. To avoid unwanted resetting of the backup registers, the pin to which the RTC_TAMPx is mapped should be externally tied to the correct level.

Level detection with filtering on RTC_TAMPx inputs

Level detection with filtering is performed by setting TAMPFLT to a non-zero value. A tamper detection event is generated when either 2, 4, or 8 (depending on TAMPFLT) consecutive samples are observed at the level designated by the TAMPxTRG bits.

The RTC_TAMPx inputs are precharged through the I/O internal pull-up resistance before its state is sampled, unless disabled by setting TAMPPUDIS to 1,The duration of the precharge is determined by the TAMPPRCH bits, allowing for larger capacitances on the RTC_TAMPx inputs.

The trade-off between tamper detection latency and power consumption through the pull-up can be optimized by using TAMPFREQ to determine the frequency of the sampling for level detection.

Note: Refer to the datasheets for the electrical characteristics of the pull-up resistors.

23.3.15 Calibration clock output

When the COE bit is set to 1 in the RTC_CR register, a reference clock is provided on the RTC_CALIB device output.

If the COSEL bit in the RTC_CR register is reset and PREDIV_A = 0x7F, the RTC_CALIB frequency is $f_{RTCCLK/64}$. This corresponds to a calibration output at 512 Hz for an RTCCLK frequency at 32.768 kHz. The RTC_CALIB duty cycle is irregular: there is a light jitter on falling edges. It is therefore recommended to use rising edges.

When COSEL is set and "PREDIV_S+1" is a non-zero multiple of 256 (i.e. PREDIV_S[7:0] = 0xFF), the RTC_CALIB frequency is fRTCCLK/(256 * (PREDIV_A+1)). This corresponds to a calibration output at 1 Hz for prescaler default values (PREDIV_A = 0x7F, PREDIV_S = 0xFF), with an RTCCLK frequency at 32.768 kHz. The 1 Hz output is affected when a shift operation is on going and may toggle during the shift operation (SHPF=1).

Note:

When COSEL bit is cleared, the RTC_CALIB output is the output of the 6th stage of the asynchronous prescaler.

When COSEL bit is set, the RTC_CALIB output is the output of the 8th stage of the synchronous prescaler.

23.3.16 Alarm output

The OSEL[1:0] control bits in the RTC_CR register are used to activate the alarm output RTC_ALARM, and to select the function which is output. These functions reflect the contents of the corresponding flags in the RTC_ISR register.

The polarity of the output is determined by the POL control bit in RTC_CR so that the opposite of the selected flag bit is output when POL is set to 1.

Alarm output

The RTC_ALARM pin can be configured in output open drain or output push-pull using RTC TAFCR register.

Note:

Once the RTC_ALARM output is enabled, it has priority over RTC_CALIB (COE bit is don't care and must be kept cleared).

23.4 RTC low-power modes

Table 64. Effect of low-power modes on RTC

Mode	Description
Sleep	No effect RTC interrupts cause the device to exit the Sleep mode.
Stop	The RTC remains active when the RTC clock source is LSE or LSI. RTC alarm, RTC tamper event, RTC timestamp event, and RTC wake-up cause the device to exit the Stop mode.
Standby	The RTC remains active when the RTC clock source is LSE or LSI. RTC alarm, RTC tamper event, RTC timestamp event, and RTC wake-up cause the device to exit the Standby mode.

23.5 RTC interrupts

All RTC interrupts are connected to the EXTI controller. Refer to Section 11.2: Extended interrupts and events controller (EXTI).

To enable the RTC Alarm interrupt, the following sequence is required:

- 1. Configure and enable the EXTI line corresponding to the RTC Alarm event in interrupt mode and select the rising edge sensitivity.
- 2. Configure and enable the RTC_ALARM IRQ channel in the NVIC.
- 3. Configure the RTC to generate RTC alarms.

To enable the RTC Tamper interrupt, the following sequence is required:

1. Configure and enable the EXTI line corresponding to the RTC Tamper event in interrupt mode and select the rising edge sensitivity.

- 2. Configure and Enable the RTC_TAMP_STAMP IRQ channel in the NVIC.
- 3. Configure the RTC to detect the RTC tamper event.

To enable the RTC TimeStamp interrupt, the following sequence is required:

- 1. Configure and enable the EXTI line corresponding to the RTC TimeStamp event in interrupt mode and select the rising edge sensitivity.
- 2. Configure and Enable the RTC_TAMP_STAMP IRQ channel in the NVIC.
- 3. Configure the RTC to detect the RTC time-stamp event.

To enable the Wakeup timer interrupt, the following sequence is required:

- 1. Configure and enable the EXTI line corresponding to the Wakeup timer even in interrupt mode and select the rising edge sensitivity.
- 2. Configure and Enable the RTC_WKUP IRQ channel in the NVIC.
- 3. Configure the RTC to detect the RTC Wakeup timer event.

Table	oo. merru	or control i	oits		
Interrupt event	Event flag	Enable control bit	Exit from Sleep mode	Exit from Stop mode	Exit from Standby mode
Alarm A	ALRAF	ALRAIE	Yes	Yes ⁽¹⁾	Yes ⁽¹⁾
Alarm B	ALRBF	ALRBIE	Yes	Yes ⁽¹⁾	Yes ⁽¹⁾
RTC_TS input (timestamp)	TSF	TSIE	Yes	Yes ⁽¹⁾	Yes ⁽¹⁾
RTC_TAMP1 input detection	TAMP1F	TAMPIE	Yes	Yes ⁽¹⁾	Yes ⁽¹⁾
RTC_TAMP2 input detection	TAMP2F	TAMPIE	Yes	Yes ⁽¹⁾	Yes ⁽¹⁾
RTC_TAMP3 input detection	TAMP3F	TAMPIE	Yes	Yes ⁽¹⁾	Yes ⁽¹⁾
Wakeup timer interrupt	WUTF	WUTIE	Yes	Yes ⁽¹⁾	Yes ⁽¹⁾

Table 65. Interrupt control bits

23.6 RTC registers

Refer to *Section 1.2 on page 36* of the reference manual for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by words (32-bit).

23.6.1 RTC time register (RTC_TR)

The RTC_TR is the calendar time shadow register. This register must be written in initialization mode only. Refer to *Calendar initialization and configuration on page 522* and *Reading the calendar on page 523*.

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x00

RTC domain reset value: 0x0000 0000



^{1.} Wakeup from STOP and Standby modes is possible only when the RTC clock source is LSE or LSI.

System reset: 0x0000 0000 when BYPSHAD = 0. Not affected when BYPSHAD = 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PM	НТІ	[1:0]	HU[3:0]				
									rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res.		MNT[2:0]			MNU	J[3:0]		Res.		ST[2:0]		SU[3:0]				
	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	

Bits 31:23 Reserved, must be kept at reset value.

Bit 22 PM: AM/PM notation

0: AM or 24-hour format

1: PM

Bits 21:20 HT[1:0]: Hour tens in BCD format

Bits 19:16 HU[3:0]: Hour units in BCD format

Bit 15 Reserved, must be kept at reset value.

Bits 14:12 MNT[2:0]: Minute tens in BCD format

Bits 11:8 MNU[3:0]: Minute units in BCD format

Bit 7 Reserved, must be kept at reset value.

Bits 6:4 ST[2:0]: Second tens in BCD format

Bits 3:0 SU[3:0]: Second units in BCD format

23.6.2 RTC date register (RTC_DR)

The RTC_DR is the calendar date shadow register. This register must be written in initialization mode only. Refer to *Calendar initialization and configuration on page 522* and *Reading the calendar on page 523*.

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x04

RTC domain reset value: 0x0000 2101

System reset: 0x0000 2101 when BYPSHAD = 0. Not affected when BYPSHAD = 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	YT[3:0]					YU[J[3:0]			
								rw	rw	rw	rw	rw	rw	rw	rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	WDU[2:0]		MT		MU	[3:0]	Res. Res. DT[1:0]				[1:0]	DU[3:0]					
rw	rw	rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rw		

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:20 YT[3:0]: Year tens in BCD format

Bits 19:16 YU[3:0]: Year units in BCD format



RM0313 Rev 7 533/913

Bits 15:13 WDU[2:0]: Week day units

000: forbidden 001: Monday

•••

111: Sunday

Bit 12 MT: Month tens in BCD format

Bits 11:8 MU[3:0]: Month units in BCD format

Bits 7:6 Reserved, must be kept at reset value.

Bits 5:4 $\,$ DT[1:0]: Date tens in BCD format

Bits 3:0 DU[3:0]: Date units in BCD format

23.6.3 RTC control register (RTC_CR)

Address offset: 0x08

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	COE	OSEL[1:0]		POL	COSEL	BKP	SUB1H	ADD1H
								rw	rw	rw	rw	rw	rw	w	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TSIE	WUTIE	ALRBIE	ALRAIE	TSE	WUTE	ALRBE	ALRAE	Res.	FMT	BYPS HAD	REFCKON	TSEDGE	WUCKSEL[2:0]		2:0]
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 COE: Calibration output enable

This bit enables the RTC_CALIB output

0: Calibration output disabled

1: Calibration output enabled

Bits 22:21 OSEL[1:0]: Output selection

These bits are used to select the flag to be routed to RTC_ALARM output

00: Output disabled

01: Alarm A output enabled

10: Alarm B output enabled

11: Wake-up output enabled

Bit 20 POL: Output polarity

This bit is used to configure the polarity of RTC_ALARM output

0: The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])

1: The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]).

Bit 19 COSEL: Calibration output selection

When COE=1, this bit selects which signal is output on RTC_CALIB.

0: Calibration output is 512 Hz (with default prescaler setting)

1: Calibration output is 1 Hz (with default prescaler setting)

These frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A=127 and PREDIV_S=255). Refer to Section 23.3.15: Calibration clock output

Bit 18 BKP: Backup

This bit can be written by the user to memorize whether the daylight saving time change has been performed or not.

Bit 17 **SUB1H**: Subtract 1 hour (winter time change)

When this bit is set, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0.

Setting this bit has no effect when current hour is 0.

0: No effect

1: Subtracts 1 hour to the current time. This can be used for winter time change outside initialization mode.

Bit 16 ADD1H: Add 1 hour (summer time change)

When this bit is set, 1 hour is added to the calendar time. This bit is always read as 0.

- 0: No effect
- 1: Adds 1 hour to the current time. This can be used for summer time change outside initialization mode.
- Bit 15 TSIE: Time-stamp interrupt enable
 - 0: Time-stamp Interrupt disable
 - 1: Time-stamp Interrupt enable
- Bit 14 WUTIE: Wake-up timer interrupt enable
 - 0: Wake-up timer interrupt disabled
 - 1: Wake-up timer interrupt enabled
- Bit 13 ALRBIE: Alarm B interrupt enable
 - 0: Alarm B Interrupt disable
 - 1: Alarm B Interrupt enable
- Bit 12 ALRAIE: Alarm A interrupt enable
 - 0: Alarm A interrupt disabled
 - 1: Alarm A interrupt enabled
- Bit 11 **TSE**: timestamp enable
 - 0: timestamp disable
 - 1: timestamp enable
- Bit 10 WUTE: Wake-up timer enable
 - 0: Wake-up timer disabled
 - 1: Wake-up timer enabled

Note: When the wake-up timer is disabled, wait for WUTWF=1 before enabling it again.

- Bit 9 ALRBE: Alarm B enable
 - 0: Alarm B disabled
 - 1: Alarm B enabled
- Bit 8 ALRAE: Alarm A enable
 - 0: Alarm A disabled
 - 1: Alarm A enabled
- Bit 7 Reserved, must be kept at reset value.
- Bit 6 FMT: Hour format
 - 0: 24 hour/day format
 - 1: AM/PM hour format
- Bit 5 BYPSHAD: Bypass the shadow registers
 - 0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles.
 - 1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters.

Note: If the frequency of the APB1 clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to '1'.

Bit 4 REFCKON: RTC REFIN reference clock detection enable (50 or 60 Hz)

0: RTC REFIN detection disabled 1: RTC_REFIN detection enabled

Note: PREDIV_S must be 0x00FF.

Bit 3 TSEDGE: Time-stamp event active edge

0: RTC TS input rising edge generates a time-stamp event

1: RTC TS input falling edge generates a time-stamp event

TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting.

Bits 2:0 WUCKSEL[2:0]: Wake-up clock selection

000: RTC/16 clock is selected 001: RTC/8 clock is selected 010: RTC/4 clock is selected 011: RTC/2 clock is selected

10x: ck_spre (usually 1 Hz) clock is selected

11x: ck_spre (usually 1 Hz) clock is selected and 2¹⁶ is added to the WUT counter value (see note below)

Note: Bits 7, 6 and 4 of this register can be written in initialization mode only (RTC_ISR/INITF = 1).

> WUT = Wake-up unit counter value. WUT = (0x0000 to 0xFFFF) + 0x10000 added when WUCKSEL[2:1 = 11].

> Bits 2 to 0 of this register can be written only when RTC_CR WUTE bit = 0 and RTC_ISR WUTWF bit = 1.

> It is recommended not to change the hour during the calendar hour increment as it could mask the incrementation of the calendar hour.

ADD1H and SUB1H changes are effective in the next second.

This register is write protected. The write access procedure is described in RTC register write protection on page 522.

Caution: TSE must be reset when TSEDGE is changed to avoid spuriously setting of TSF.



23.6.4 RTC initialization and status register (RTC_ISR)

This register is write protected (except for RTC_ISR[13:8] bits). The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x0C

RTC domain reset value: 0x0000 0007

System reset: not affected except INIT, INITF, and RSF bits which are cleared to '0'

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RECALPF
															r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TAMP3F	TAMP2F	TAMP1F	TSOVF	TSF	WUTF	ALRBF	ALRAF	INIT	INITF	RSF	INITS	SHPF	WUTWF	ALRB WF	ALRAWF
rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rw	r	rc_w0	r	r	r	r	r

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 RECALPF: Recalibration pending Flag

The RECALPF status flag is automatically set to '1' when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to '0'. Refer to *Re-calibration on-the-fly*.

Bit 15 TAMP3F: RTC_TAMP3 detection flag

This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP3 input.

It is cleared by software writing 0

Bit 14 TAMP2F: RTC_TAMP2 detection flag

This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP2 input.

It is cleared by software writing 0

Bit 13 TAMP1F: RTC_TAMP1 detection flag

This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP1 input.

It is cleared by software writing 0

Bit 12 TSOVF: Time-stamp overflow flag

This flag is set by hardware when a time-stamp event occurs while TSF is already set.

This flag is cleared by software by writing 0. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a time-stamp event occurs immediately before the TSF bit is cleared.

Bit 11 TSF: Time-stamp flag

This flag is set by hardware when a time-stamp event occurs.

This flag is cleared by software by writing 0.

Bit 10 WUTF: Wake-up timer flag

This flag is set by hardware when the wake-up auto-reload counter reaches 0.

This flag is cleared by software by writing 0.

This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again.

Bit 9 ALRBF: Alarm B flag

This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm B register (RTC_ALRMBR).

This flag is cleared by software by writing 0.

Bit 8 ALRAF: Alarm A flag

This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR).

This flag is cleared by software by writing 0.

Bit 7 INIT: Initialization mode

- 0: Free running mode
- 1: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.

Bit 6 INITF: Initialization flag

When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.

- 0: Calendar registers update is not allowed
- 1: Calendar registers update is allowed

Bit 5 RSF: Registers synchronization flag

This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSR, RTC_TR and RTC_DR). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF=1), or when in bypass shadow register mode (BYPSHAD=1). This bit can also be cleared by software.

It is cleared either by software or by hardware in initialization mode.

- 0: Calendar shadow registers not yet synchronized
- 1: Calendar shadow registers synchronized

Bit 4 INITS: Initialization status flag

This bit is set by hardware when the calendar year field is different from 0 (RTC domain reset state).

- 0: Calendar has not been initialized
- 1: Calendar has been initialized

Bit 3 SHPF: Shift operation pending

- 0: No shift operation is pending
- 1: A shift operation is pending

This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.



RM0313 Rev 7 539/913

Bit 2 WUTWF: Wake-up timer write flag

This bit is set by hardware up to 2 RTCCLK cycles after the WUTE bit has been set to 0 in RTC_CR, and is cleared up to 2 RTCCLK cycles after the WUTE bit has been set to 1. The wake-up timer values can be changed when WUTE bit is cleared and WUTWF is set.

- 0: Wake-up timer configuration update not allowed
- 1: Wake-up timer configuration update allowed

Bit 1 ALRBWF: Alarm B write flag

This bit is set by hardware when Alarm B values can be changed, after the ALRBE bit has been set to 0 in RTC_CR.

It is cleared by hardware in initialization mode.

- 0: Alarm B update not allowed
- 1: Alarm B update allowed

Bit 0 ALRAWF: Alarm A write flag

This bit is set by hardware when Alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR.

It is cleared by hardware in initialization mode.

- 0: Alarm A update not allowed
- 1: Alarm A update allowed

Note: The bits ALRAF, ALRBF, WUTF and TSF are cleared 2 APB clock cycles after programming them to 0.



23.6.5 RTC prescaler register (RTC_PRER)

This register must be written in initialization mode only. The initialization must be performed in two separate write accesses. Refer to *Calendar initialization and configuration on page 522*.

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x10

RTC domain reset value: 0x007F 00FF

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res.																	
									rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Res.							PRI	EDIV_S[1									
	rw	rw	rw	rw	rw	rw	rw	rw									

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:16 PREDIV_A[6:0]: Asynchronous prescaler factor

This is the asynchronous division factor:

ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)

Bit 15 Reserved, must be kept at reset value.

Bits 14:0 PREDIV_S[14:0]: Synchronous prescaler factor

This is the synchronous division factor:

ck_spre frequency = ck_apre frequency/(PREDIV_S+1)

23.6.6 RTC wake-up timer register (RTC_WUTR)

This register can be written only when WUTWF is set to 1 in RTC_ISR.

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x14

RTC domain reset value: 0x0000 FFFF

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							WUT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw								

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 WUT[15:0]: Wake-up auto-reload value bits

When the wake-up timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register

When WUCKSEL[2] = 1, the wake-up timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer.

The first assertion of WUTF occurs (WUT+1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011 (RTCCLK/2) is forbidden.

23.6.7 RTC alarm A register (RTC_ALRMAR)

This register can be written only when ALRAWF is set to 1 in RTC_ISR, or in initialization mode.

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x1C

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MSK4	WDSEL	DT[1:0]		DU[3:0]				PM	HT[[1:0]		HU	[3:0]	
rw	rw	rw	rw	rw rw rw			rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSK2		MNT[2:0]			MNL	J[3:0]		MSK1		ST[2:0]			SU	3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31 MSK4: Alarm A date mask

0: Alarm A set if the date/day match

1: Date/day don't care in Alarm A comparison

Bit 30 WDSEL: Week day selection

0: DU[3:0] represents the date units

1: DU[3:0] represents the week day. DT[1:0] is don't care.

Bits 29:28 DT[1:0]: Date tens in BCD format.

Bits 27:24 DU[3:0]: Date units or day in BCD format.

Bit 23 MSK3: Alarm A hours mask

0: Alarm A set if the hours match

1: Hours don't care in Alarm A comparison

Bit 22 PM: AM/PM notation

0: AM or 24-hour format

1: PM

Bits 21:20 HT[1:0]: Hour tens in BCD format.

Bits 19:16 HU[3:0]: Hour units in BCD format.

Bit 15 MSK2: Alarm A minutes mask

0: Alarm A set if the minutes match

1: Minutes don't care in Alarm A comparison

Bits 14:12 MNT[2:0]: Minute tens in BCD format.

Bits 11:8 MNU[3:0]: Minute units in BCD format.

Bit 7 MSK1: Alarm A seconds mask

0: Alarm A set if the seconds match

1: Seconds don't care in Alarm A comparison

Bits 6:4 ST[2:0]: Second tens in BCD format.

Bits 3:0 SU[3:0]: Second units in BCD format.



23.6.8 RTC alarm B register (RTC_ALRMBR)

This register can be written only when ALRBWF is set to 1 in RTC_ISR, or in initialization mode.

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x20

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MSK4	WDSEL	DT[1:0]		DU[3:0]				PM	НТ[1:0]		HU	[3:0]	
rw	rw	rw	rw	rw	rw rw rw			rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSK2	ı	MNT[2:0]			MNU	J[3:0]		MSK1		ST[2:0]			SU	[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31 MSK4: Alarm B date mask

0: Alarm B set if the date and day match

1: Date and day don't care in Alarm B comparison

Bit 30 WDSEL: Week day selection

0: DU[3:0] represents the date units

1: DU[3:0] represents the week day. DT[1:0] is don't care.

Bits 29:28 DT[1:0]: Date tens in BCD format

Bits 27:24 DU[3:0]: Date units or day in BCD format

Bit 23 MSK3: Alarm B hours mask

0: Alarm B set if the hours match

1: Hours don't care in Alarm B comparison

Bit 22 PM: AM/PM notation

0: AM or 24-hour format

1: PM

Bits 21:20 HT[1:0]: Hour tens in BCD format

Bits 19:16 HU[3:0]: Hour units in BCD format

Bit 15 MSK2: Alarm B minutes mask

0: Alarm B set if the minutes match

1: Minutes don't care in Alarm B comparison

Bits 14:12 MNT[2:0]: Minute tens in BCD format

Bits 11:8 MNU[3:0]: Minute units in BCD format

Bit 7 MSK1: Alarm B seconds mask

0: Alarm B set if the seconds match

1: Seconds don't care in Alarm B comparison

Bits 6:4 ST[2:0]: Second tens in BCD format

Bits 3:0 SU[3:0]: Second units in BCD format

23.6.9 RTC write protection register (RTC_WPR)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
45							L								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	Res.	7	6	5		3 [7:0]	2	1	0

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 KEY[7:0]: Write protection key

This byte is written by software.

Reading this byte always returns 0x00.

Refer to *RTC register write protection* for a description of how to unlock RTC register write protection.

23.6.10 RTC sub second register (RTC_SSR)

Address offset: 0x28

RTC domain reset value: 0x0000 0000

System reset: 0x0000 0000 when BYPSHAD = 0. Not affected when BYPSHAD = 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	14	13	12	11	10	9	8 SS[[′]	7 15:0]	6	5	4	3	2	1	0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 SS[15:0]: Sub second value

SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below:

Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1)

Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR.

23.6.11 RTC shift control register (RTC_SHIFTR)

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x2C

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADD1S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.							SI	UBFS[14	:0]						
	W	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bit 31 ADD1S: Add one second

0: No effect

1: Add one second to the clock/calendar

This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).

This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.

Bits 30:15 Reserved, must be kept at reset value.

Bits 14:0 SUBFS[14:0]: Subtract a fraction of a second

These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).

The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by:

Delay (seconds) = SUBFS / (PREDIV S + 1)

A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by:

Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))).

Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF=1 to be sure that the shadow registers have been updated with the shifted time.

23.6.12 RTC timestamp time register (RTC_TSTR)

The content of this register is valid only when TSF is set to 1 in RTC_ISR. It is cleared when TSF bit is reset.

Address offset: 0x30

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PM	НТ[[1:0]		HU	[3:0]	
									r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		MNT[2:0]		1				Res.		ST[2:0]			SU[[3:0]	
	r	r	r	r	r	r	r		r	r	r	r	r	r	r

Bits 31:23 Reserved, must be kept at reset value.

Bit 22 PM: AM/PM notation

0: AM or 24-hour format

1: PM

Bits 21:20 HT[1:0]: Hour tens in BCD format.

Bits 19:16 HU[3:0]: Hour units in BCD format.

Bit 15 Reserved, must be kept at reset value.

Bits 14:12 MNT[2:0]: Minute tens in BCD format.

Bits 11:8 MNU[3:0]: Minute units in BCD format.

Bit 7 Reserved, must be kept at reset value.

Bits 6:4 ST[2:0]: Second tens in BCD format.

Bits 3:0 **SU[3:0]**: Second units in BCD format.

23.6.13 RTC timestamp date register (RTC_TSDR)

The content of this register is valid only when TSF is set to 1 in RTC_ISR. It is cleared when TSF bit is reset.

Address offset: 0x34

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	WDU[2:0]		MT		MU	[3:0]		Res.	Res.	DT[[1:0]		DU	[3:0]	
r	r	ŗ	ŗ	ŗ	r	ŗ	r			r	ŗ	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:13 WDU[2:0]: Week day units

Bit 12 MT: Month tens in BCD format

Bits 11:8 MU[3:0]: Month units in BCD format

Bits 7:6 Reserved, must be kept at reset value.

Bits 5:4 DT[1:0]: Date tens in BCD format

Bits 3:0 DU[3:0]: Date units in BCD format

23.6.14 RTC time-stamp sub second register (RTC_TSSSR)

The content of this register is valid only when RTC_ISR/TSF is set. It is cleared when the RTC_ISR/TSF bit is reset.

Address offset: 0x38

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							SS[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **SS[15:0]**: Sub second value

SS[15:0] is the value of the synchronous prescaler counter when the timestamp event occurred.

23.6.15 RTC calibration register (RTC_CALR)

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*.

Address offset: 0x3C

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CALP	CALW8	CALW 16	Res.	Res.	Res.	Res.				(CALM[8:0)]			
rw	rw	rw					rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bit 15 CALP: Increase frequency of RTC by 488.5 ppm

0: No RTCCLK pulses are added.

1: One RTCCLK pulse is effectively inserted every 2¹¹ pulses (frequency increased by 488.5 ppm).

This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 * CALP) - CALM.

Refer to Section 23.3.12: RTC smooth digital calibration.

Bit 14 CALW8: Use an 8-second calibration cycle period

When CALW8 is set to '1', the 8-second calibration cycle period is selected.

Note: CALM[1:0] are stuck at "00" when CALW8='1'. Refer to Section 23.3.12: RTC smooth digital calibration.

Bit 13 CALW16: Use a 16-second calibration cycle period

When CALW16 is set to '1', the 16-second calibration cycle period is selected. This bit must not be set to '1' if CALW8=1.

Note: CALM[0] is stuck at '0' when CALW16='1'. Refer to Section 23.3.12: RTC smooth digital calibration.

Bits 12:9 Reserved, must be kept at reset value.

Bits 8:0 CALM[8:0]: Calibration minus

The frequency of the calendar is reduced by masking CALM out of 2^{20} RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm.

To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See Section 23.3.12: RTC smooth digital calibration on page 526.

23.6.16 RTC tamper and alternate function configuration register (RTC_TAFCR)

Address offset: 0x40

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PC15 MODE	PC15 VALUE	PC14 MODE	PC14 VALUE	PC13 MODE	PC13 VALUE	Res.	Res.
								rw	rw	rw	rw	rw	rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TAMPP UDIS	TAMP [1:		TAMPF	FLT[1:0]	Т		TAMPT S	TAMP3 TRG	TAMP3 E	TAMP2 TRG	TAMP2 E	TAMPIE	TAMP1 TRG	TAMP1 E	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 PC15MODE: PC15 mode

0: PC15 is controlled by the GPIO configuration registers. Consequently PC15 is floating in Standby mode.

1: PC15 is forced to push-pull output if LSE is disabled.

Bit 22 PC15VALUE: PC15 value

If the LSE is disabled and PC15MODE = 1, PC15VALUE configures the PC15 output data.

Bit 21 PC14MODE: PC14 mode

0: PC14 is controlled by the GPIO configuration registers. Consequently PC14 is floating in Standby mode.

1: PC14 is forced to push-pull output if LSE is disabled.

Bit 20 PC14VALUE: PC14 value

If the LSE is disabled and PC14MODE = 1, PC14VALUE configures the PC14 output data.

Bit 19 PC13MODE: PC13 mode

0: PC13 is controlled by the GPIO configuration registers. Consequently PC13 is floating in Standby mode.

1: PC13 is forced to push-pull output if all RTC functions are disabled.

Bit 18 PC13VALUE: RTC_ALARM output type/PC13 value

If PC13 is used to output RTC ALARM, PC13VALUE configures the output configuration:

- 0: RTC ALARM is an open-drain output
- 1: RTC_ALARM is a push-pull output

If all RTC functions are disabled and PC13MODE = 1, PC13VALUE configures the PC13 output data.

Bits 17:16 Reserved, must be kept at reset value.

Bit 15 TAMPPUDIS: RTC_TAMPx pull-up disable

This bit determines if each of the RTC_TAMPx pins are pre-charged before each sample.

- 0: Precharge RTC_TAMPx pins before sampling (enable internal pull-up)
- 1: Disable precharge of RTC TAMPx pins.



Bits 14:13 TAMPPRCH[1:0]: RTC_TAMPx precharge duration

These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the RTC_TAMPx inputs.

0x0: 1 RTCCLK cycle

0x1: 2 RTCCLK cycles

0x2: 4 RTCCLK cycles

0x3: 8 RTCCLK cycles

Bits 12:11 TAMPFLT[1:0]: RTC_TAMPx filter count

These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a Tamper event. TAMPFLT is valid for each of the RTC TAMPx inputs.

0x0: Tamper event is activated on edge of RTC_TAMPx input transitions to the active level (no internal pull-up on RTC_TAMPx input).

0x1: Tamper event is activated after 2 consecutive samples at the active level.

0x2: Tamper event is activated after 4 consecutive samples at the active level.

0x3: Tamper event is activated after 8 consecutive samples at the active level.

Bits 10:8 TAMPFREQ[2:0]: Tamper sampling frequency

Determines the frequency at which each of the RTC TAMPx inputs are sampled.

0x0: RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)

0x1: RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)

0x2: RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)

0x3: RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)

0x4: RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)

0x5: RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)

0x6: RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)

0x7: RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)

Bit 7 **TAMPTS**: Activate timestamp on tamper detection event

0: Tamper detection event does not cause a timestamp to be saved

1: Save timestamp on tamper detection event

TAMPTS is valid even if TSE=0 in the RTC CR register.

Bit 6 TAMP3TRG: Active level for RTC TAMP3 input

if TAMPFLT != 00:

0: RTC_TAMP3 input staying low triggers a tamper detection event.

1: RTC_TAMP3 input staying high triggers a tamper detection event. if TAMPFLT = 00:

0: RTC_TAMP3 input rising edge triggers a tamper detection event.

1: RTC TAMP3input falling edge triggers a tamper detection event.

Bit 5 TAMP3E: RTC TAMP3 detection enable

0: RTC TAMP3 input detection disabled

1: RTC TAMP3 input detection enabled

Bit 4 TAMP2TRG: Active level for RTC_TAMP2 input

if TAMPFLT != 00:

0: RTC_TAMP2 input staying low triggers a tamper detection event.

1: RTC_TAMP2 input staying high triggers a tamper detection event. if TAMPFLT = 00:

0: RTC_TAMP2 input rising edge triggers a tamper detection event.

1: RTC_TAMP2 input falling edge triggers a tamper detection event.

552/913 RM0313 Rev 7

- Bit 3 TAMP2E: RTC_TAMP2 input detection enable
 - 0: RTC_TAMP2 detection disabled
 - 1: RTC_TAMP2 detection enabled
- Bit 2 TAMPIE: Tamper interrupt enable
 - 0: Tamper interrupt disabled
 - 1: Tamper interrupt enabled.
- Bit 1 TAMP1TRG: Active level for RTC_TAMP1 input
 - If TAMPFLT != 00
 - 0: RTC_TAMP1 input staying low triggers a tamper detection event.
 - 1: RTC_TAMP1 input staying high triggers a tamper detection event.
 - if TAMPFLT = 00:
 - 0: RTC TAMP1 input rising edge triggers a tamper detection event.
 - 1: RTC_TAMP1 input falling edge triggers a tamper detection event.
- Bit 0 TAMP1E: RTC_TAMP1 input detection enable
 - 0: RTC TAMP1 detection disabled
 - 1: RTC TAMP1 detection enabled

Caution: When TAMPFLT = 0, TAMPxE must be reset when TAMPxTRG is changed to avoid

spuriously setting TAMPxF.



23.6.17 RTC alarm A sub second register (RTC_ALRMASSR)

This register can be written only when ALRAE is reset in RTC_CR register, or in initialization mode.

This register is write protected. The write access procedure is described in *RTC register write protection on page 522*

Address offset: 0x44

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.		MASK	SS[3:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
				rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.								SS[14:0]							
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	w	rw	rw

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:24 MASKSS[3:0]: Mask the most-significant bits starting at this bit

0: No comparison on sub seconds for Alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).

- 1: SS[14:1] are don't care in Alarm A comparison. Only SS[0] is compared.
- 2: SS[14:2] are don't care in Alarm A comparison. Only SS[1:0] are compared.
- 3: SS[14:3] are don't care in Alarm A comparison. Only SS[2:0] are compared.

...

- 12: SS[14:12] are don't care in Alarm A comparison. SS[11:0] are compared.
- 13: SS[14:13] are don't care in Alarm A comparison. SS[12:0] are compared.
- 14: SS[14] is don't care in Alarm A comparison. SS[13:0] are compared.
- 15: All 15 SS bits are compared and must match to activate alarm.

The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.

Bits 23:15 Reserved, must be kept at reset value.

Bits 14:0 SS[14:0]: Sub seconds value

This value is compared with the contents of the synchronous prescaler counter to determine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared.

23.6.18 RTC alarm B sub second register (RTC_ALRMBSSR)

This register can be written only when ALRBE is reset in RTC_CR register, or in initialization mode.

This register is write protected. The write access procedure is described in Section: RTC register write protection.

Address offset: 0x48

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.		MASK	SS[3:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
				rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.								SS[14:0]							
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	w	rw	rw

Bits 31:28 Reserved, must be kept at reset value.

Bits 27:24 MASKSS[3:0]: Mask the most-significant bits starting at this bit

0x0: No comparison on sub seconds for Alarm B. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).

0x1: SS[14:1] are don't care in Alarm B comparison. Only SS[0] is compared.

0x2: SS[14:2] are don't care in Alarm B comparison. Only SS[1:0] are compared.

0x3: SS[14:3] are don't care in Alarm B comparison. Only SS[2:0] are compared.

•••

0xC: SS[14:12] are don't care in Alarm B comparison. SS[11:0] are compared.

0xD: SS[14:13] are don't care in Alarm B comparison. SS[12:0] are compared.

0xE: SS[14] is don't care in Alarm B comparison. SS[13:0] are compared.

0xF: All 15 SS bits are compared and must match to activate alarm.

The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.

Bits 23:15 Reserved, must be kept at reset value.

Bits 14:0 SS[14:0]: Sub seconds value

This value is compared with the contents of the synchronous prescaler counter to determine if Alarm B is to be activated. Only bits 0 up to MASKSS-1 are compared.

23.6.19 RTC backup registers (RTC_BKPxR)

Address offset: 0x50 to 0xCC

RTC domain reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							BKP[3	31:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							BKP[[15:0]							
rw	rw	rw	rw	rw	rw	W	rw	rw							

Bits 31:0 BKP[31:0]

The application can write or read data to and from these registers.

They are powered-on by V_{BAT} when V_{DD} is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1.

23.6.20 RTC register map

Table 66. RTC register map and reset values

Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	æ	7	9	2	4	က	7	1	0
0x00	RTC_TR	Res.	PM	HT[1.0]	[5:]		HU	[3:0]		Res.	MM	NT[2	:0]	N	ΛNU	J[3:0)]	Res.	S	T[2:	0]		SU[3:0]									
	Reset value										0	0	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	0	0
0x04	RTC_DR	Res.		YT[3:0]			YUĮ	[3:0]		WE) 	2:0]	LΜ		MUĮ	[3:0]]	Res.	Res.	DTr4-01	[0:1]10		DU[[3:0]								
	Reset value									0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1			0	0	0	0	0	1
0x08	RTC_CR	Res.	COE	OSEI [4:0]	OSEL[1.0]	POL	COSEL	BKP	SUB1H	ADD1H	TSIE	WUTIE	ALRBIE	ALRAIE	TSE	WUTE	ALRBE	ALRAE	Res.	FMT	BYPSHAD	REFCKON	TSEDGE		WUCKSEL[2:0]								
	Reset value									0	0	0	0		0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
0x0C	RTC_ISR	Res.	Res.	Res.	Res.	Res.	Res.	RECALPF	TAMP3F	TAMP2F	TAMP1F	TSOVF	TSF	WUTF	ALRBF	ALRAF	INIT	INITF	RSF	INITS	SHPF	WUT WF	ALRBWF	ALRAWF									
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
0x10	RTC_PRER	Res.		PF	RED	IV_	A[6	:0]							P	PRE	DIV.	_S[14:0)]													
	Reset value										1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0x14	RTC_WUTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.							W	/UT	[15:	0]															
	Reset value																	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Table 66. RTC register map and reset values (continued)

Offset		1		·u	<u> </u>		J. I	` '	<u> </u>	cy	1131			aγ	aı	ıu	63		VC	iiues	'''	-	110	IIIu	- u	'/								
Reset value	Offset		31	30	53	28	27	5 6	25	24	23	77	21	70	19	18	41	91	15	4 4	2 5	71.	7	9	၈	8	^	9	9	4	3	7	1	0
Reset value	0x1C	RTC_ALRMAR	MSK4	WDSEL	DTF4-01	[0:1]10		DU	[3:0]		MSK3	PM	LT[4:0]	[0:1]111		HU[[3:0]		MSK2	MNT	[2:0)]	M	NU[3:0]	l	MSK1	S	T[2:	0]		SU[[3:0]	
Reset value		Reset value	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0
RTC_WPR Reset value RESE	0x20	RTC_ALRMBR	MSK4	WDSEL	DTF1-01	0.11.0		DU	[3:0]		MSK3	Md	IO-1717	0:11:1		HU[[3:0]		MSK2	MNT	[2:0)]	М	NU[3:0]		MSK2	S	T[2:	0]		SU[[3:0]	
RTC_SHIFTR		Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0
RTC_SSR	0x24	RTC_WPR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Kes.	Res.	Res.	Kes.	Res.				KE	ΞY			
Reset value		Reset value																									0	0	0	0	0	0	0	0
RTC_SHIFTR O	0x28	RTC_SSR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							S	S[1	5:0]						
Reset value		Reset value																	0	0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0
Reset value	0x2C	RTC_SHIFTR	ADD1S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					1	SI	UBI	-S[14:0]					
Reset value		Reset value	-																	0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0
Reset value	0x30	RTC_TSTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PM	12.51			HU[[3:0]		Res.	10.CJTN	_ <u>_</u>		M	NU[3:0]	l	Res.	S	T[2:	0]		SU	[3:0]	
RTC_TSDR		Reset value										0			0	0	0	0			-	n	0	0	0	0		0	0	0	0	0	0	0
Reset value	0::24		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	W			\dagger					Res.	Res.				<u> </u>		
RTC_TSSSR	0x34	Poset value																	_			_	0	٥	<u></u>	0					_	_	٥	_
Reset value		Reset value										_		_				_	U	0 0		0	U	U	U	U			U	U	U		U	
RTC_TAFCR	0x38		Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res			1.	_	_		-	- 1					I .	_		
Reset value RESET		Reset value																	0		4	U	0	0	0	0	0	0	0	0	0	0	0	0
RTC_TAFCR S	0x3C	RTC_CALR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CALP	CALW8	000	Kes.	Res.	Res.	Kes.				CA	LM[8:0]			
0x40 RTC_TAFCR RESET VALUE REST VALUE RESET VALUE RESET VALUE REST VALU		Reset value																	0	0 0	1					0	0	0	0	0	0	0	0	0
0x44 RTC_ALRMASSR 8	0x40	RTC_TAFCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PC15MODE	PC15VALUE	PC14MODE	PC14VALUE	PC13MODE	PC13VALUE	Res.	Res.	TAMPPUDIS	TAMPPRCH[1:0]		TAMPFLT[1:0]			IAMPFREQ[2:0]		TAMPTS	TAMP3TRG	TAMP3E	TAMP2TRG	TAMP2E	TAMPIE	TAMP1TRG	TAMP1E
0x44 ALRMASSR 2 2 2 [3:0] 2 2 2 2 2 2 2 2 3:0] 3		Reset value									0	0	0	0	0	0			0	0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0
Reset value	0x44	RTC_ ALRMASSR	Res.	Res.	Res.	Res.	N			S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	I	_1_		1	l		SS	[14	:0]			<u> </u>			
0x48 ALRMBSSR		Reset value					0	0	0	0										0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0
	0x48	RTC_ ALRMBSSR	Res.	Res.	Res.	Res.	N			S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		1		1	1	!_	SS	[14	:0]			1			
		Reset value					0	0	0	0										0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0



Table 66. RTC register map and reset values (continued)

Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x4C	RTC_OR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RTC_ALARM_TYPE	TSINSEI [1:0]	ייין ייין ייין ייין ייין ייין ייין ייי	Res.																
	Reset value																													0	0	0	
	RTC_BKP0R															E	BKP	[31:	0]														
0x50	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
to 0xCC	to RTC_BKP31R															E	BKP	[31:0	0]														
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.

24 Inter-integrated circuit (I2C) interface

24.1 Introduction

The I^2C (inter-integrated circuit) bus interface handles communications between the microcontroller and the serial I^2C bus. It provides multimaster capability, and controls all I^2C bus-specific sequencing, protocol, arbitration and timing. It supports Standard-mode (Sm), Fast-mode (Fm) and Fast-mode Plus (Fm+).

The I²C bus interface is also SMBus (system management bus) and PMBus[®] (power management bus) compatible.

DMA can be used to reduce CPU overload.

24.2 I2C main features

- I²C bus specification rev03 compatibility:
 - Slave and master modes
 - Multimaster capability
 - Standard-mode (up to 100 kHz)
 - Fast-mode (up to 400 kHz)
 - Fast-mode Plus (up to 1 MHz)
 - 7-bit and 10-bit addressing mode
 - Multiple 7-bit slave addresses (2 addresses, 1 with configurable mask)
 - All 7-bit addresses acknowledge mode
 - General call
 - Programmable setup and hold times
 - Easy to use event management
 - Optional clock stretching
 - Software reset
- 1-byte buffer with DMA capability
- Programmable analog and digital noise filters

The following features are also available, depending upon product implementation (see *Section 24.3*):

- SMBus specification rev 3.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Command and data acknowledge control
 - Address resolution protocol (ARP) support
 - Host and device support
 - SMBus alert
 - Timeouts and idle condition detection
- PMBus rev 1.3 standard compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming



Wake-up from Stop mode on address match

24.3 I2C implementation

This manual describes the full set of features implemented in I2C1In the STM32F37xxx devices both I2C1 and I2C2 are identical and implement the full set of features as shown in the following table.

Table 67. STM32F37xxx I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	X	X
10-bit addressing mode	Х	X
Standard mode (up to 100 kbit/s)	Х	X
Fast-mode (up to 400 kbit/s)	Х	X
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	х	Х
Independent clock	Х	X
Wake-up from Stop mode	Х	Х
SMBus/PMBus	Х	Х

^{1.} X = supported.

24.4 I2C functional description

In addition to receiving and transmitting data, this interface converts them from serial to parallel format and vice versa. The interrupts are enabled or disabled by software. The interface is connected to the I^2C bus by a data pin (SDA) and by a clock pin (SCL). It can be connected with a standard (up to 100 kHz), Fast-mode (up to 400 kHz) or Fast-mode Plus (up to 1 MHz) I^2C bus.

This interface can also be connected to an SMBus with data (SDA) and clock (SCL) pins.

If the SMBus feature is supported, the optional SMBus Alert pin (SMBA) is also available.

560/913 RM0313 Rev 7

24.4.1 I2C block diagram

The block diagram of the I2C interface is shown in Figure 167.




Figure 167. I2C block diagram

The I2C is clocked by an independent clock source, which allows the I2C to operate independently from the PCLK frequency.

For I2C I/Os supporting 20 mA output current drive for Fast-mode Plus operation, the driving capability is enabled through control bits in the system configuration controller (SYSCFG). *Refer to Section 24.3: I2C implementation.*

24.4.2 I2C pins and internal signals

Table 68. I2C input/output pins

Pin name	Signal type	Description
I2C_SDA	Bidirectional	I2C data
I2C_SCL	Bidirectional	I2C clock
I2C_SMBA	Bidirectional	SMBus alert

Table 69. I2C internal input/output signals

Internal signal name	Signal type	Description
i2c_ker_ck	Input	I2C kernel clock, also named I2CCLK in this document
i2c_pclk	Input	I2C APB clock
i2c_it	Output	I2C interrupts, refer to <i>Table 83</i> for the list of interrupt sources
i2c_rx_dma	Output	I2C receive data DMA request (I2C_RX)
i2c_tx_dma	Output	I2C transmit data DMA request (I2C_TX)

24.4.3 I2C clock requirements

The I2C kernel is clocked by I2CCLK.

The I2CCLK period t_{I2CCLK} must respect the following conditions:

- t_{I2CCLK} < (t_{LOW} t_{filters}) / 4
- t_{I2CCLK} < t_{HIGH}

with:

t_{LOW}: SCL low time and t_{HIGH}: SCL high time

 $t_{\mbox{filters}}$: when enabled, sum of the delays brought by the analog and by the digital filters.

The digital filter delay is DNF x t_{I2CCLK}.

The PCLK clock period t_{PCLK} must respect the condition:

t_{PCLK} < 4 / 3 t_{SCL} (t_{SCL}: SCL period)

Caution: When the I2C kernel is clocked by PCLK, this clock must respect the conditions for t_{I2CCLK}.

24.4.4 Mode selection

The interface can operate in one of the four following modes:

- Slave transmitter
- Slave receiver
- Master transmitter
- Master receiver

By default, it operates in slave mode. The interface automatically switches from slave to master when it generates a START condition, and from master to slave if an arbitration loss or a STOP generation occurs, allowing multimaster capability.

562/913 RM0313 Rev 7



Communication flow

In master mode, the I2C interface initiates a data transfer and generates the clock signal. A serial data transfer always begins with a START condition, and ends with a STOP condition. Both START and STOP conditions are generated in master mode by software.

In slave mode, the interface is capable of recognizing its own addresses (7- or 10-bit), and the general call address. The general call address detection can be enabled or disabled by software. The reserved SMBus addresses can be enabled also by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the START condition contains the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in master mode.

A ninth clock pulse follows the eight clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter (see *Figure 168*).




Figure 168. I²C bus protocol

Acknowledge can be enabled or disabled by software. The I2C interface addresses can be selected by software.

24.4.5 I2C initialization

Enabling and disabling the peripheral

The I2C peripheral clock must be configured and enabled in the clock controller, then the I2C can be enabled by setting the PE bit in the I2C_CR1 register.

When the I2C is disabled (PE = 0), the I^2C performs a software reset. Refer to Section 24.4.6 for more details.

Noise filters

Before enabling the I2C peripheral by setting the PE bit in I2C_CR1 register, the user must configure the noise filters, if needed. By default, an analog noise filter is present on the SDA and SCL inputs. This filter is compliant with the I²C specification, which requires the suppression of spikes with pulse width up to 50 ns in Fast-mode and Fast-mode Plus. The user can disable this analog filter by setting the ANFOFF bit, and/or select a digital filter by configuring the DNF[3:0] bit in the I2C_CR1 register.



RM0313 Rev 7 563/913

When the digital filter is enabled, the level of the SCL or the SDA line is internally changed only if it remains stable for more than DNF x I2CCLK periods. This allows to suppress spikes with a programmable length of one to fifteen I2CCLK periods.

Table 70. Comparison of analog vs. digital filters


-	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length, from one to fifteen I2C peripheral clocks
Benefits	Available in Stop mode	Programmable length: extra filtering capability versus standard requirementsStable length
Drawbacks	Variation vs. temperature, voltage, process	Wake-up from Stop mode on address match is not available when the digital filter is enabled

Caution: The filter configuration cannot be changed when the I2C is enabled.

I2C timings

The timings must be configured to guarantee correct data hold and setup times, in master and slave modes. This is done by programming the PRESC[3:0], SCLDEL[3:0] and SDADEL[3:0] bits in the I2C_TIMINGR register.

The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C configuration window.






Figure 169. Setup and hold timings

When the SCL falling edge is internally detected, a delay (t_{SDADEL} , impacting the hold time $t_{HD;DAT}$) is inserted before sending SDA output: t_{SDADEL} = SDADEL x t_{PRESC} + t_{I2CCLK} , where t_{PRESC} = (PRESC + 1) x t_{I2CCLK} .

The total SDA output delay is:

 t_{SYNC1} + {[SDADEL x (PRESC + 1) + 1] x t_{I2CCLK} }

t_{SYNC1} duration depends upon:

- SCL falling slope
- When enabled, input delay brought by the analog filter: $t_{AF(min)} < t_{AF} < t_{AF(max)}$
- When enabled, input delay brought by the digital filter: t_{DNE} = DNF x t_{I2CCI K}
- Delay due to SCL synchronization to I2CCLK clock (two to three I2CCLK periods)

To bridge the undefined region of the SCL falling edge, the user must program SDADEL in such a way that:

$$\begin{split} & \{t_{f\,(max)} + t_{HD;DAT\,(min)} - t_{AF(min)} - [(DNF + 3) \ x \ t_{l2CCLK}]\} \ / \ \{(PRESC + 1) \ x \ t_{l2CCLK}\} \leq SDADEL \\ & SDADEL \leq \{t_{HD;DAT\,(max)} - t_{AF(max)} - [(DNF + 4) \ x \ t_{l2CCLK}]\} \ / \ \{(PRESC + 1) \ x \ t_{l2CCLK}\} \end{split}$$

4

RM0313 Rev 7 565/913

Note:

 $t_{AF(min)}$ / $t_{AF(max)}$ are part of the equation only when the analog filter is enabled. Refer to the device datasheet for t_{AF} values.

The maximum $t_{HD;DAT}$ can be 3.45 µs for Standard-mode, 0.9 µs for Fast-mode, 0.45 µs for Fast-mode Plus. It must be lower than the maximum of $t_{VD;DAT}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.

The SDA rising edge is usually the worst case. In this case the previous equation becomes:

SDADEL ≤ $\{t_{VD:DAT (max)} - t_{r (max)} - t_{AF (max)} - [(DNF + 4) \times t_{|2CCLK}]\} / \{(PRESC + 1) \times t_{|2CCLK}\}$.

Note:

This condition can be violated when NOSTRETCH = 0, because the device stretches SCL low to guarantee the set-up time, according to the SCLDEL value.

Refer to Table 71 for t_f , t_r , $t_{HD;DAT}$, and $t_{VD;DAT}$ standard values.

 After t_{SDADEL}, or after sending SDA output when the slave had to stretch the clock because the data was not yet written in I2C_TXDR register, SCL line is kept at low level during the setup time. This setup time is t_{SCLDEL} = (SCLDEL + 1) x t_{PRESC}, where t_{PRESC} = (PRESC + 1) x t_{I2CCLK}. t_{SCLDEL} impacts the setup time t_{SU;DAT}.

To bridge the undefined region of the SDA transition (rising edge usually worst case), the user must program SCLDEL in such a way that:

 $\left\{\left[t_{r\,(max)}+t_{SU;DAT\,(min)}\right]/\left[\left(PRESC+1\right)\right]x\,t_{l2CCLK}\right]\right\}-1\leq SCLDEL$

Refer to *Table 71* for t_r and t_{SU:DAT} standard values.

The SDA and SCL transition time values to use are the ones in the application. Using the maximum values from the standard increases the constraints for the SDADEL and SCLDEL calculation, but ensures the feature, whatever the application.

Note:

At every clock pulse, after SCL falling edge detection, the I2C master or slave stretches SCL low during at least [(SDADEL + SCLDEL + 1) \times (PRESC + 1) + 1] \times t_{I2CCLK} , in both transmission and reception modes. In transmission mode, if the data is not yet written in I2C_TXDR when SDADEL counter is finished, the I2C keeps on stretching SCL low until the next data is written. Then new data MSB is sent on SDA output, and SCLDEL counter starts, continuing stretching SCL low to guarantee the data setup time.

If NOSTRETCH = 1 in slave mode, the SCL is not stretched, hence the SDADEL must be programmed so that it guarantees a sufficient setup time.

Table 71. I²C-SMBus specification data setup and hold times

Symbol	Parameter		rd-mode Sm)	Fast-		Fast-mo (Fr		SM	Bus	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{HD;DAT}	Data hold time	0	-	0	-	0	-	0.3	-	
t _{VD;DAT}	Data valid time	-	3.45	-	0.9	-	0.45	-	-	μs
t _{SU;DAT}	Data setup time	250	-	100	-	50	-	250	-	
t _r	Rise time of both SDA and SCL signals	-	1000	-	300	-	120	-	1000	ns
t _f	Fall time of both SDA and SCL signals	-	300	-	300	-	120	-	300	

4

566/913 RM0313 Rev 7

Additionally, in master mode, the SCL clock high and low levels must be configured by programming the PRESC[3:0], SCLH[7:0] and SCLL[7:0] bit fields in the I2C_TIMINGR register.

- When the SCL falling edge is internally detected, a delay is inserted before releasing the SCL output.
 - This delay is t_{SCLL} = (SCLL + 1) x t_{PRESC} where t_{PRESC} = (PRESC + 1) x t_{I2CCLK} . t_{SCLL} impacts the SCL low time t_{LOW} .
- When the SCL rising edge is internally detected, a delay is inserted before forcing the SCL output to low level. This delay is t_{SCLH} = (SCLH + 1) x t_{PRESC}, where t_{PRESC} = (PRESC+ 1) x t_{I2CCLK}. t_{SCLH} impacts the SCL high time t_{HIGH}.

Refer to I2C master initialization for more details.

Caution: Changing the timing configuration is not allowed when the I2C is enabled.

The I2C slave NOSTRETCH mode must also be configured before enabling the peripheral. Refer to *I2C slave initialization* for more details.

Caution: Changing the NOSTRETCH configuration is not allowed when the I2C is enabled.




Figure 170. I2C initialization flow

24.4.6 Software reset

A software reset can be performed by clearing the PE bit in the I2C_CR1 register. In that case I2C lines SCL and SDA are released. Internal states machines are reset and communication control bits, as well as status bits, come back to their reset value. The configuration registers are not impacted.

Impacted register bits:



- 1. I2C CR2 register: START, STOP, NACK
- 2. I2C_ISR register: BUSY, TXE, TXIS, RXNE, ADDR, NACKF, TCR, TC, STOPF, BERR, ARLO, OVR

In addition when the SMBus feature is supported:

- 1. I2C_CR2 register: PECBYTE
- 2. I2C_ISR register: PECERR, TIMEOUT, ALERT

PE must be kept low during at least three APB clock cycles to perform the software reset. This is ensured by the following software sequence:

- 1. Write PE = 0
- 2. Check PE = 0
- 3. Write PE = 1

24.4.7 Data transfer

The data transfer is managed through transmit and receive data registers and a shift register.

Reception

The SDA input fills the shift register. After the eighth SCL pulse (when the complete data byte is received), the shift register is copied into I2C_RXDR register if it is empty (RXNE = 0). If RXNE = 1, meaning that the previous received data byte has not yet been read, the SCL line is stretched low until I2C_RXDR is read. The stretch is inserted between the eighth and ninth SCL pulse (before the acknowledge pulse).




Figure 171. Data reception

568/913 RM0313 Rev 7

Transmission

If the I2C_TXDR register is not empty (TXE = 0), its content is copied into the shift register after the ninth SCL pulse (the acknowledge pulse). Then the shift register content is shifted out on SDA line. If TXE = 1, meaning that no data is written yet in I2C_TXDR, SCL line is stretched low until I2C_TXDR is written. The stretch is done after the ninth SCL pulse.




Figure 172. Data transmission

Hardware transfer management

The I2C features an embedded byte counter to manage byte transfer and to close the communication in various modes, such as:

- NACK, STOP and ReSTART generation in master mode
- ACK control in slave receiver mode
- PEC generation/checking when SMBus feature is supported

The byte counter is always used in master mode. By default, it is disabled in slave mode. It can be enabled by software by setting the SBC (slave byte control) bit in the I2C_CR1 register.

The number of bytes to be transferred is programmed in the NBYTES[7:0] bit field in the I2C_CR2 register. If the number of bytes to be transferred (NBYTES) is greater than 255, or if a receiver wants to control the acknowledge value of a received data byte, the reload mode must be selected by setting the RELOAD bit in the I2C_CR2 register. In this mode, the TCR flag is set when the number of bytes programmed in NBYTES is transferred, and an interrupt is generated if TCIE is set. SCL is stretched as long as TCR flag is set. TCR is cleared by software when NBYTES is written to a non-zero value.

When the NBYTES counter is reloaded with the last number of bytes, RELOAD bit must be cleared.

When RELOAD = 0 in master mode, the counter can be used in two modes:

- Automatic end (AUTOEND = 1 in the I2C_CR2 register). In this mode, the master
 automatically sends a STOP condition once the number of bytes programmed in the
 NBYTES[7:0] bit field is transferred.
- **Software end** (AUTOEND = 0 in the I2C_CR2 register). In this mode, software action is expected once the number of bytes programmed in the NBYTES[7:0] bit field is transferred; the TC flag is set and an interrupt is generated if the TCIE bit is set. The SCL signal is stretched as long as the TC flag is set. The TC flag is cleared by software when the START or STOP bit is set in the I2C_CR2 register. This mode must be used when the master wants to send a RESTART condition.

Caution: The AUTOEND bit has no effect when the RELOAD bit is set.

Function	SBC bit	RELOAD bit	AUTOEND bit
Master Tx/Rx NBYTES + STOP	x	0	1
Master Tx/Rx + NBYTES + RESTART	x	0	0
Slave Tx/Rx, all received bytes ACKed	0	x	x
Slave Rx with ACK control	1	1	x

Table 72. I2C configuration

24.4.8 I2C slave mode

I2C slave initialization

To work in slave mode, the user must enable at least one slave address. Registers I2C_OAR1 and I2C_OAR2 are available to program the slave own addresses OA1 and OA2.

- OA1 can be configured either in 7-bit mode (by default), or in 10-bit addressing mode by setting the OA1MODE bit in the I2C_OAR1 register.
 OA1 is enabled by setting the OA1EN bit in the I2C_OAR1 register.
- If additional slave addresses are required, the second slave address OA2 can be configured. Up to seven OA2 LSB can be masked by configuring the OA2MSK[2:0] bits in the I2C_OAR2 register. Therefore for OA2MSK configured from 1 to 6, only OA2[7:2], OA2[7:3], OA2[7:4], OA2[7:5], OA2[7:6] or OA2[7] are compared with the received address. As soon as OA2MSK is not equal to 0, the address comparator for OA2 excludes the I2C reserved addresses (0000 XXX and 1111 XXX), which are not acknowledged. If OA2MSK = 7, all received 7-bit addresses are acknowledged (except

These reserved addresses can be acknowledged if they are enabled by the specific enable bit, if they are programmed in the I2C_OAR1 or I2C_OAR2 register with OA2MSK = 0.

OA2 is enabled by setting the OA2EN bit in the I2C_OAR2 register.

reserved addresses). OA2 is always a 7-bit address.

• The general call address is enabled by setting the GCEN bit in the I2C_CR1 register.

When the I2C is selected by one of its enabled addresses, the ADDR interrupt status flag is set, and an interrupt is generated if the ADDRIE bit is set.

By default, the slave uses its clock stretching capability, which means that it stretches the SCL signal at low level when needed, to perform software actions. If the master does not

570/913 RM0313 Rev 7



support clock stretching, the I2C must be configured with NOSTRETCH = 1 in the I2C_CR1 register.

After receiving an ADDR interrupt, if several addresses are enabled, the user must read the ADDCODE[6:0] bits in the I2C_ISR register to check which address matched. DIR flag must also be checked to know the transfer direction.

Slave clock stretching (NOSTRETCH = 0)

In default mode, the I2C slave stretches the SCL clock in the following situations:

- When the ADDR flag is set: the received address matches with one of the enabled slave addresses. This stretch is released when the ADDR flag is cleared by software setting the ADDRCF bit.
- In transmission, if the previous data transmission is completed and no new data is written in I2C_TXDR register, or if the first data byte is not written when the ADDR flag is cleared (TXE = 1). This stretch is released when the data is written to the I2C_TXDR register.
- In reception when the I2C_RXDR register is not read yet and a new data reception is completed. This stretch is released when I2C_RXDR is read.
- When TCR = 1 in Slave byte control mode, reload mode (SBC = 1 and RELOAD = 1), meaning that the last data byte has been transferred. This stretch is released when then TCR is cleared by writing a non-zero value in the NBYTES[7:0] field.
- After SCL falling edge detection, the I2C stretches SCL low during [(SDADEL + SCLDEL + 1) x (PRESC+ 1) + 1] x t_{I2CCLK}.

Slave without clock stretching (NOSTRETCH = 1)

When NOSTRETCH = 1 in the I2C_CR1 register, the I2C slave does not stretch the SCL signal.

- The SCL clock is not stretched while the ADDR flag is set.
- In transmission, the data must be written in the I2C_TXDR register before the first SCL pulse corresponding to its transfer occurs. If not, an underrun occurs, the OVR flag is set in the I2C_ISR register and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register. The OVR flag is also set when the first data transmission starts and the STOPF bit is still set (has not been cleared). Therefore, if the user clears the STOPF flag of the previous transfer only after writing the first data to be transmitted in the next transfer, it ensures that the OVR status is provided, even for the first data to be transmitted.
- In reception, the data must be read from the I2C_RXDR register before the ninth SCL pulse (ACK pulse) of the next data byte occurs. If not, an overrun occurs, the OVR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.



RM0313 Rev 7 571/913

Slave byte control mode

To allow byte ACK control in slave reception mode, the Slave byte control mode must be enabled by setting the SBC bit in the I2C_CR1 register. This is required to be compliant with SMBus standards.

The Reload mode must be selected to allow byte ACK control in slave reception mode (RELOAD = 1). To get control of each byte, NBYTES must be initialized to 0x1 in the ADDR interrupt subroutine, and reloaded to 0x1 after each received byte. When the byte is received, the TCR bit is set, stretching the SCL signal low between the eighth and ninth SCL pulses. The user can read the data from the I2C_RXDR register, and then decide to acknowledge it or not by configuring the ACK bit in the I2C_CR2 register. The SCL stretch is released by programming NBYTES to a non-zero value: the acknowledge or not-acknowledge is sent, and the next byte can be received.

NBYTES can be loaded with a value greater than 0x1, and in this case, the reception flow is continuous during NBYTES data reception.

Note: The SBC bit must be configured when the I2C is disabled, or when the slave is not addressed, or when ADDR = 1.

The RELOAD bit value can be changed when ADDR = 1, or when TCR = 1.

Caution: The Slave byte control mode is not compatible with NOSTRETCH mode. Setting SBC when NOSTRETCH = 1 is not allowed.




Figure 173. Slave initialization flow

1. SBC must be set to support SMBus features.

47/

Slave transmitter

A transmit interrupt status (TXIS) is generated when the I2C_TXDR register becomes empty. An interrupt is generated if the TXIE bit is set in the I2C_CR1 register.

The TXIS bit is cleared when the I2C_TXDR register is written with the next data byte to be transmitted.

When a NACK is received, the NACKF bit is set in the I2C_ISR register, and an interrupt is generated if the NACKIE bit is set in the I2C_CR1 register. The slave automatically releases the SCL and SDA lines to let the master perform a STOP or a RESTART condition. The TXIS bit is not set when a NACK is received.

When a STOP is received and the STOPIE bit is set in the I2C_CR1 register, the STOPF flag is set in the I2C_ISR register and an interrupt is generated. In most applications, the SBC bit is usually programmed to 0. In this case, If TXE = 0 when the slave address is received (ADDR = 1), the user can choose either to send the content of the I2C_TXDR register as the first data byte, or to flush the I2C_TXDR register by setting the TXE bit in order to program a new data byte.

In Slave byte control mode (SBC = 1), the number of bytes to be transmitted must be programmed in NBYTES in the address match interrupt subroutine (ADDR = 1). In this case, the number of TXIS events during the transfer corresponds to the value programmed in NBYTES.

Caution:

When NOSTRETCH = 1, the SCL clock is not stretched while the ADDR flag is set, so the user cannot flush the I2C_TXDR register content in the ADDR subroutine, to program the first data byte. The first data byte to be sent must be previously programmed in the I2C_TXDR register:

- This data can be the one written in the last TXIS event of the previous transmission message.
- If this data byte is not the one to be sent, the I2C_TXDR register can be flushed by setting the TXE bit in order to program a new data byte. The STOPF bit must be cleared only after these actions, in order to guarantee that they are executed before the first data transmission starts, following the address acknowledge.

If STOPF is still set when the first data transmission starts, an underrun error is generated (the OVR flag is set).

If a TXIS event (transmit interrupt or transmit DMA request) is needed, the user must set the TXIS bit in addition to the TXE bit, to generate the event.



RM0313 Rev 7 573/913




Figure 174. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0




Figure 175. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1




Figure 176. Transfer bus diagrams for I2C slave transmitter (mandatory events only)



Slave receiver

RXNE is set in I2C_ISR when the I2C_RXDR is full, and generates an interrupt if RXIE is set in I2C_CR1. RXNE is cleared when I2C_RXDR is read.

When a STOP is received and STOPIE is set in I2C_CR1, STOPF is set in I2C_ISR and an interrupt is generated.

Figure 177. Transfer sequence flow for slave receiver with NOSTRETCH = 0 Slave reception Slave initialization No I2C_ISR.ADDR Yes SCL stretched Read ADDCODE and DIR in I2C_ISR Set I2C_ICR.ADDRCF No I2C_ISR.RXNE Yes Write I2C_RXDR.RXDATA

MS19855V2





Figure 178. Transfer sequence flow for slave receiver with NOSTRETCH = 1

Figure 179. Transfer bus diagrams for I2C slave receiver (mandatory events only)



24.4.9 I2C master mode

I2C master initialization

Before enabling the peripheral, the I2C master clock must be configured by setting the SCLH and SCLL bits in the I2C_TIMINGR register.

The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C Configuration window.

A clock synchronization mechanism is implemented in order to support multi-master environment and slave clock stretching.

In order to allow clock synchronization:

- The low level of the clock is counted using the SCLL counter, starting from the SCL low level internal detection.
- The high level of the clock is counted using the SCLH counter, starting from the SCL high level internal detection.

The I2C detects its own SCL low level after a t_{SYNC1} delay depending on the SCL falling edge, SCL input noise filters (analog and digital), and SCL synchronization to the I2CxCLK clock. The I2C releases SCL to high level once the SCLL counter reaches the value programmed in the SCLL[7:0] bits in the I2C_TIMINGR register.

The I2C detects its own SCL high level after a t_{SYNC2} delay depending on the SCL rising edge, SCL input noise filters (analog + digital) and SCL synchronization to I2CxCLK clock. The I2C ties SCL to low level once the SCLH counter reaches the value programmed in the SCLH[7:0] bits in the I2C_TIMINGR register.

Consequently the master clock period is:

 $t_{SCL} = t_{SYNC1} + t_{SYNC2} + \{[(SCLH + 1) + (SCLL + 1)] \times (PRESC + 1) \times t_{I2CCI K}\}$

The duration of t_{SYNC1} depends upon:

- SCL falling slope
- When enabled, input delay induced by the analog filter
- When enabled, input delay induced by the digital filter: DNF x t_{I2CCLK}
- Delay due to SCL synchronization with I2CCLK clock (two to three I2CCLK periods)

The duration of t_{SYNC2} depends upon:

- SCL rising slope
- When enabled, input delay induced by the analog filter
- When enabled, input delay induced by the digital filter: DNF x t_{l2CCLK}
- Delay due to SCL synchronization with I2CCLK clock (two to three I2CCLK periods)

579/913

SCL master clock generation SCL high level detected SCLH counter starts SCLH SCLL SCL SCL low level detected SCLL counter starts SCL released SCL driven low SCL master clock synchronization SCL high level detected SCLH counter starts SCL high level detected SCLH counter starts SCL high level detected SCLH counter starts SCLH SCLI SCL driven low by SCL driven low by another device SCLL counter starts SCL low level detected SCLL counter starts SCL released MS19858V1

Figure 180. Master clock generation



To be I²C or SMBus compliant, the master clock must respect the timings given in the Caution: following table.

Table 73. I²C-SMBus specification clock timings

Symbol	Parameter		Standard- mode (Sm)		Fast-mode (Fm)		mode (Fm+)	SMBus		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{SCL}	SCL clock frequency		100	-	400	-	1000	-	100	kHz
t _{HD:STA}	Hold time (repeated) START condition	4.0	-	0.6	-	0.26	-	4.0	-	
t _{SU:STA}	Set-up time for a repeated START condition	4.7	-	0.6	-	0.26	-	4.7	-	
t _{SU:STO}	Set-up time for STOP condition	4.0	-	0.6	-	0.26	-	4.0	-	116
t _{BUF}	Bus free time between a STOP and START condition	4.7	-	1.3	-	0.5	-	4.7	-	μs
t _{LOW}	Low period of the SCL clock	4.7	-	1.3	-	0.5	-	4.7	-	
t _{HIGH}	Period of the SCL clock	4.0	-	0.6	-	0.26	-	4.0	50	
t _r	Rise time of both SDA and SCL signals	-	1000	-	300	-	120	-	1000	ns
t _f	Fall time of both SDA and SCL signals	-	300	-	300	-	120	-	300	113

Note:

SCLL and SCLH are also used to generate, respectively, the t_{BUF} / $t_{SU:STA}$ and the t_{HD:STA} / t_{SU:STO} timings.

Refer to Section 24.4.10 for examples of I2C_TIMINGR settings vs. I2CCLK frequency.

Master communication initialization (address phase)

To initiate the communication, program the following parameters for the addressed slave in the I2C_CR2 register:

- Addressing mode (7-bit or 10-bit): ADD10
- Slave address to be sent: SADD[9:0]
- Transfer direction: RD_WRN
- In case of 10-bit address read: HEAD10R bit. HEAD10R must be configure to indicate if the complete address sequence must be sent, or only the header in case of a direction change.
- The number of bytes to be transferred: NBYTES[7:0]. If this number is equal to or greater than 255 bytes, NBYTES[7:0] must initially be filled with 0xFF.

The user must then set the START bit in I2C_CR2 register. Changing all the above bits is not allowed when START bit is set.

Then the master automatically sends the START condition followed by the slave address as soon as it detects that the bus is free (BUSY = 0) and after a t_{BUF} delay.

In case of an arbitration loss, the master automatically switches back to slave mode and can acknowledge its own address if it is addressed as a slave.



RM0313 Rev 7 581/913 Note:

The START bit is reset by hardware when the slave address is sent on the bus, whatever the received acknowledge value. The START bit is also reset by hardware if an arbitration loss occurs.

In 10-bit addressing mode, when the slave address first seven bits are NACKed by the slave, the master relaunches automatically the slave address transmission until ACK is received. In this case ADDRCF must be set if a NACK is received from the slave, to stop sending the slave address.

If the I2C is addressed as a slave (ADDR = 1) while the START bit is set, the I2C switches to slave mode, and the START bit is cleared, when the ADDRCF bit is set.

Note:

The same procedure is applied for a repeated start condition. In this case BUSY = 1.




Figure 181. Master initialization flow

Initialization of a master receiver addressing a 10-bit address slave

If the slave address is in 10-bit format, the user can choose to send the complete read sequence by clearing the HEAD10R bit in the I2C CR2 register. In this case the master automatically sends the following complete sequence after the START bit is set: (Re)Start + Slave address 10-bit header Write + Slave address second byte + (Re)Start + Slave address 10-bit header Read




Figure 182. 10-bit address read access with HEAD10R = 0

• If the master addresses a 10-bit address slave, transmits data to this slave and then reads data from the same slave, a master transmission flow must be done first. Then a repeated start is set with the 10-bit slave address configured with HEAD10R = 1. In this case the master sends this sequence: ReStart + Slave address 10-bit header Read.

11110XX Slave address Slave address R/W DATA DATA A/A 1st 7 bits 2nd byte Write 11110XX Slave address R/W DATA DATA 1st 7 bits Read MS19823V1

Figure 183. 10-bit address read access with HEAD10R = 1

Master transmitter

In the case of a write transfer, the TXIS flag is set after each byte transmission, after the ninth SCL pulse when an ACK is received.

A TXIS event generates an interrupt if the TXIE bit is set in the I2C_CR1 register. The flag is cleared when the I2C_TXDR register is written with the next data byte to be transmitted.

The number of TXIS events during the transfer corresponds to the value programmed in NBYTES[7:0]. If the total number of data bytes to be sent is greater than 255, reload mode must be selected by setting the RELOAD bit in the I2C_CR2 register. In this case, when NBYTES data have been transferred, the TCR flag is set and the SCL line is stretched low until NBYTES[7:0] is written to a non-zero value.

The TXIS flag is not set when a NACK is received.

- When RELOAD = 0 and NBYTES data have been transferred:
 - In automatic end mode (AUTOEND = 1), a STOP is automatically sent.
 - In software end mode (AUTOEND = 0), the TC flag is set and the SCL line is stretched low, to perform software actions:

A RESTART condition can be requested by setting the START bit in the I2C_CR2 register with the proper slave address configuration, and number of bytes to be transferred. Setting the START bit clears the TC flag and the START condition is sent on the bus.

A STOP condition can be requested by setting the STOP bit in the I2C_CR2 register. Setting the STOP bit clears the TC flag and the STOP condition is sent on the bus.

 If a NACK is received: the TXIS flag is not set, and a STOP condition is automatically sent after the NACK reception. the NACKF flag is set in the I2C_ISR register, and an interrupt is generated if the NACKIE bit is set.

4

RM0313 Rev 7 583/913




Figure 184. Transfer sequence flow for I2C master transmitter for N ≤ 255 bytes




Figure 185. Transfer sequence flow for I2C master transmitter for N > 255 bytes

Example I2C master transmitter 2 bytes, automatic end mode (STOP) TXIS TXIS transmission reception SCL stretch EV1 EV2 INIT TXE П NBYTES XX INIT: program Slave address, program NBYTES = 2, AUTOEND=1, set START EV1: TXIS ISR: wr data1 EV2: TXIS ISR: wr data2 Example I2C master transmitter 2 bytes, software end mode (RESTART) legend: TXIS TXIS transmission S Address ReS Address reception INIT EV1 EV2 SCL stretch TXE XX INIT: program Slave address, program NBYTES = 2, AUTOEND=0, set START EV1: TXIS ISR: wr data1 EV2: TXIS ISR: wr data2 EV3: TC ISR: program Slave address, program NBYTES = N, set START MS19862V2

Figure 186. Transfer bus diagrams for I2C master transmitter (mandatory events only)



Master receiver

In the case of a read transfer, the RXNE flag is set after each byte reception, after the eighth SCL pulse. An RXNE event generates an interrupt if the RXIE bit is set in the I2C_CR1 register. The flag is cleared when I2C_RXDR is read.

If the total number of data bytes to be received is greater than 255, reload mode must be selected by setting the RELOAD bit in the I2C_CR2 register. In this case, when NBYTES[7:0] data have been transferred, the TCR flag is set and the SCL line is stretched low until NBYTES[7:0] is written to a non-zero value.

- When RELOAD = 0 and NBYTES[7:0] data have been transferred:
 - In automatic end mode (AUTOEND = 1), a NACK and a STOP are automatically sent after the last received byte.
 - In software end mode (AUTOEND = 0), a NACK is automatically sent after the last received byte, the TC flag is set and the SCL line is stretched low in order to allow software actions:

A RESTART condition can be requested by setting the START bit in the I2C_CR2 register with the proper slave address configuration, and number of bytes to be transferred. Setting the START bit clears the TC flag and the START condition, followed by slave address, are sent on the bus.

A STOP condition can be requested by setting the STOP bit in the I2C_CR2 register. Setting the STOP bit clears the TC flag and the STOP condition is sent on the bus.



RM0313 Rev 7 587/913




Figure 187. Transfer sequence flow for I2C master receiver for N ≤ 255 bytes




Figure 188. Transfer sequence flow for I2C master receiver for N > 255 bytes




Figure 189. Transfer bus diagrams for I2C master receiver (mandatory events only)

24.4.10 I2C_TIMINGR register configuration examples

The following tables provide examples of how to program the I2C_TIMINGR to obtain timings compliant with the I²C specification. To get more accurate configuration values, use the STM32CubeMX tool (I2C Configuration window).

		inpide of tilling dottin	-90 101 1/2CCLK 0 1111 12	-
Davamatav	Standard-	10 kHz 0x1 0x1 0xC7 250 ns = 50 μs 0xC3 250 ns = 49 μs 16 x 250 ns = 4.0 μs -100 μs ⁽²⁾ 0x2 0x2 0x2 0x2 0x2 0x2 100 kHz 400 400 100 kHz 100 x 125 ns 11 x 125 ns 12 x 250 ns = 500 ns 1 x 125 ns 1	Fast-mode (Fm)	Fast-mode Plus (Fm+)
Parameter	10 kHz	100 kHz	Sm) Fast-mode (Fm) Fast-mode Plan 100 kHz 400 kHz 500 kHz 0x1 0x0 0x0 0x13 0x9 0x6 250 ns = 5.0 μs 10 x 125 ns = 1250 ns 7 x 125 ns = 0xF 0x3 0x3 250 ns = 4.0 μs 4 x 125 ns = 500 ns 4 x 125 ns = ~10 μs ⁽²⁾ ~2.5 μs ⁽³⁾ ~2.0 μs ⁽³⁾ 0x2 0x1 0x0 250 ns = 500 ns 1 x 125 ns = 125 ns 0 ns 0x4 0x3 0x1	500 kHz
PRESC	0x1	0x1	0x0	0x0
SCLL	0xC7	0x13	0x9	0x6
t _{SCLL}	200 x 250 ns = 50 μs	20 x 250 ns = 5.0 μs	10 x 125 ns = 1250 ns	7 x 125 ns = 875 ns
SCLH	0xC3	0xF	0x3	0x3
t _{SCLH}	196 x 250 ns = 49 μs	16 x 250 ns = 4.0 μs	4 x 125 ns = 500 ns	4 x 125 ns = 500 ns
t _{SCL} ⁽¹⁾	~100 µs ⁽²⁾	~10 µs ⁽²⁾	~2.5 µs ⁽³⁾	~2.0 µs ⁽⁴⁾
SDADEL	0x2	0x2	0x1	0x0
t _{SDADEL}	2 x 250 ns = 500 ns	2 x 250 ns = 500 ns	1 x 125 ns = 125 ns	0 ns
SCLDEL	0x4	0x4	0x3	0x1
t _{SCLDEL}	5 x 250 ns = 1250 ns	5 x 250 ns = 1250 ns	4 x 125 ns = 500 ns	2 x 125 ns = 250 ns

Table 74. Examples of timing settings for figcal K = 8 MHz

- 1. t_{SCL} is greater than t_{SCLL} + t_{SCLH} due to SCL internal detection delay. Values provided for t_{SCL} are examples only.
- 2. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} = 500 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 1000 ns.
- 3. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} = 500 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 750 ns.
- 4. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} = 500 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 655 ns.

Table 75. Examples of timing settings for f_{I2CCLK} = 16 MHz

Parameter	Standard-n	node (Sm)	Fast-mode (Fm)	Fast-mode Plus (Fm+)	
Farameter	10 kHz	100 kHz	400 kHz	1000 kHz	
PRESC	0x3	0x3	0x1	0x0	
SCLL	0xC7	0x13	0x9	0x4	
t _{SCLL}	200 x 250 ns = 50 μs	20 x 250 ns = 5.0 μs	10 x 125 ns = 1250 ns	5 x 62.5 ns = 312.5 ns	
SCLH	0xC3	0xF	0x3	0x2	
t _{SCLH}	196 x 250 ns = 49 μs	16 x 250 ns = 4.0 μs	4 x 125 ns = 500 ns	3 x 62.5 ns = 187.5 ns	
t _{SCL} ⁽¹⁾	~100 µs ⁽²⁾	~10 µs ⁽²⁾	~2.5 µs ⁽³⁾	~1.0 µs ⁽⁴⁾	
SDADEL	0x2	0x2	0x2	0x0	
t _{SDADEL}	2 x 250 ns = 500 ns	2 x 250 ns = 500 ns	2 x 125 ns = 250 ns	0 ns	
SCLDEL	0x4	0x4	0x3	0x2	
t _{SCLDEL}	5 x 250 ns = 1250 ns	5 x 250 ns = 1250 ns	4 x 125 ns = 500 ns	3 x 62.5 ns = 187.5 ns	

- 1. t_{SCL} is greater than t_{SCLL} + t_{SCLH} due to SCL internal detection delay. Values provided for t_{SCL} are examples only.
- 2. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} = 250 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 1000 ns.
- 3. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} = 250 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 750 ns.
- 4. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} = 250 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 500 ns.



RM0313 Rev 7 591/913

Doromotor	Standard-ı	mode (Sm)	Fast-mode (Fm)	Fast-mode Plus (Fm+)	
Parameter	10 kHz	100 kHz	400 kHz	1000 kHz	
PRESC	0xB	0xB	0x5	0x5	
SCLL	0xC7	0x13	0x9	0x3	
t _{SCLL}	200 x 250 ns = 50 μs	20 x 250 ns = 5.0 μs	10 x 125 ns = 1250 ns	4 x 125 ns = 500 ns	
SCLH	0xC3	0xF	0x3	0x1	
t _{SCLH}	196 x 250 ns = 49 μs	16 x 250 ns = 4.0 μs	4 x 125 ns = 500 ns	2 x 125 ns = 250 ns	
t _{SCL} ⁽¹⁾	~100 µs ⁽²⁾	~10 µs ⁽²⁾	~2.5 µs ⁽³⁾	~875 ns ⁽⁴⁾	
SDADEL	0x2	0x2	0x3	0x0	
t _{SDADEL}	2 x 250 ns = 500 ns	2 x 250 ns = 500 ns	3 x 125 ns = 375 ns	0 ns	
SCLDEL	0x4	0x4	0x3	0x1	
t _{SCLDEL}	5 x 250 ns = 1250 ns	5 x 250 ns = 1250 ns	4 x 125 ns = 500 ns	2 x 125 ns = 250 ns	

Table 76. Examples of timing settings for f_{I2CCLK} = 48 MHz

24.4.11 SMBus specific features

This section is relevant only when the SMBus feature is supported (refer to Section 24.3).

Introduction

The system management bus (SMBus) is a two-wire interface through which various devices can communicate with each other and with the rest of the system. It is based on I²C principles of operation. The SMBus provides a control bus for system and power management related tasks.

This peripheral is compatible with the SMBus specification (http://smbus.org).

The system management bus specification refers to three types of devices

- A slave is a device that receives or responds to a command.
- A master is a device that issues commands, generates the clocks, and terminates the transfer.
- A host is a specialized master that provides the main interface to the system's CPU. A
 host must be a master-slave and must support the SMBus host notify protocol. Only
 one host is allowed in a system.

This peripheral can be configured as master or slave device, and also as a host.

Bus protocols

There are eleven possible command protocols for any given device. A device can use any or all of them to communicate. The protocols are Quick Command, Send Byte, Receive Byte, Write Byte, Write Word, Read Byte, Read Word, Process Call, Block Read, Block



 $^{1. \}quad t_{SCL} \text{ is greater than } \\ t_{SCLL} + t_{SCLH} \text{ due to the SCL internal detection delay. Values provided for } \\ t_{SCL} \text{ are only examples.}$

^{2.} $t_{SYNC1} + t_{SYNC2}$ minimum value is 4x t_{I2CCLK} = 83.3 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 1000 ns

^{3.} $t_{SYNC1} + t_{SYNC2}$ minimum value is 4x t_{I2CCLK} = 83.3 ns. Example with $t_{SYNC1} + t_{SYNC2}$ = 750 ns

^{4.} t_{SYNC1 +} t_{SYNC2} minimum value is 4x t_{I2CCLK} = 83.3 ns. Example with t_{SYNC1 +} t_{SYNC2} = 250 ns

Write, and Block Write-Block Read Process Call. These protocols must be implemented by the user software.

For more details on these protocols, refer to SMBus specification (http://smbus.org).

Address resolution protocol (ARP)

SMBus slave address conflicts can be resolved by dynamically assigning a new unique address to each slave device. To provide a mechanism to isolate each device for the purpose of address assignment, each device must implement a unique device identifier (UDID). This 128-bit number is implemented by software.

This peripheral supports the Address Resolution Protocol (ARP). The SMBus Device Default Address (0b1100 001) is enabled by setting SMBDEN bit in I2C_CR1 register. The ARP commands must be implemented by the user software.

Arbitration is also performed in slave mode for ARP support.

For more details of the SMBus address resolution protocol, refer to SMBus specification (http://smbus.org).

Received command and data acknowledge control

A SMBus receiver must be able to NACK each received command or data. In order to allow the ACK control in slave mode, the Slave byte control mode must be enabled by setting SBC bit in I2C CR1 register. Refer to *Slave byte control mode* for more details.

Host notify protocol

This peripheral supports the host notify protocol by setting the SMBHEN bit in the I2C_CR1 register. In this case the host acknowledges the SMBus host address (0b0001 000).

When this protocol is used, the device acts as a master and the host as a slave.

SMBus alert

The SMBus ALERT optional signal is supported. A slave-only device can signal the host through the SMBALERT# pin that it wants to talk. The host processes the interrupt and simultaneously accesses all SMBALERT# devices through the alert response address (0b0001 100). Only the device(s) which pulled SMBALERT# low acknowledges the alert response address.

When configured as a slave device(SMBHEN = 0), the SMBA pin is pulled low by setting the ALERTEN bit in the I2C_CR1 register. The Alert Response Address is enabled at the same time.

When configured as a host (SMBHEN = 1), the ALERT flag is set in the I2C_ISR register when a falling edge is detected on the SMBA pin and ALERTEN = 1. An interrupt is generated if the ERRIE bit is set in the I2C_CR1 register. When ALERTEN = 0, the ALERT line is considered high even if the external SMBA pin is low.

If the SMBus ALERT pin is not needed, the SMBA pin can be used as a standard GPIO if ALERTEN = 0.

Packet error checking

A packet error checking mechanism has been introduced in the SMBus specification to improve reliability and communication robustness. The packet error checking is implemented by appending a packet error code (PEC) at the end of each message transfer.



RM0313 Rev 7 593/913

The PEC is calculated by using the $C(x) = x^8 + x^2 + x + 1$ CRC-8 polynomial on all the message bytes (including addresses and read/write bits).

The peripheral embeds a hardware PEC calculator and allows a not acknowledge to be sent automatically when the received byte does not match with the hardware calculated PEC.


Timeouts

This peripheral embeds hardware timers to be compliant with the three timeouts defined in the SMBus specification.

Symbol	Parameter	Lin	nits	Unit
Symbol	Parameter	Min	Max	Unit
t _{TIMEOUT}	Detect clock low timeout	25	35	
t _{LOW:SEXT} (1)	Cumulative clock low extend time (slave device)	-	25	ms
t _{LOW:MEXT} ⁽²⁾	Cumulative clock low extend time (master device)	-	10	

Table 77. SMBus timeout specifications

- t_{LOW:SEXT} is the cumulative time a given slave device is allowed to extend the clock cycles in one message
 from the initial START to the STOP. It is possible that another slave device or the master also extends the
 clock causing the combined clock low extend time to be greater than t_{LOW:SEXT}. Therefore, this parameter is
 measured with the slave device as the sole target of a full-speed master.
- t_{LOW:MEXT} is the cumulative time a master device is allowed to extend its clock cycles within each byte of a
 message as defined from START-to-ACK, ACK-to-ACK, or ACK-to-STOP. It is possible that a slave device
 or another master also extends the clock, causing the combined clock low time to be greater than t_{LOW:MEXT}
 on a given byte. Therefore, this parameter is measured with a full speed slave device as the sole target of
 the master.



Bus idle detection

A master can assume that the bus is free if it detects that the clock and data signals have been high for $t_{\text{IDLE}} > t_{\text{HIGH,MAX}}$ (refer to *I2C timings*).

This timing parameter covers the condition where a master has been dynamically added to the bus, and may not have detected a state transition on the SMBCLK or SMBDAT lines. In this case, the master must wait long enough to ensure that a transfer is not currently in progress. The peripheral supports a hardware bus idle detection.

24.4.12 SMBus initialization

This section is relevant only when SMBus feature is supported (see Section 24.3).

In addition to I2C initialization, some other specific initialization must be done to perform SMBus communication.

Received command and data acknowledge control (slave mode)

A SMBus receiver must be able to NACK each received command or data. To allow ACK control in slave mode, the Slave byte control mode must be enabled by setting the SBC bit in the I2C CR1 register. Refer to *Slave byte control mode* for more details.

Specific address (slave mode)

The specific SMBus addresses must be enabled if needed. Refer to *Bus idle detection* for more details.

- The SMBus device default address (0b1100 001) is enabled by setting the SMBDEN bit in the I2C_CR1 register.
- The SMBus host address (0b0001 000) is enabled by setting the SMBHEN bit in the I2C_CR1 register.
- The alert response address (0b0001100) is enabled by setting the ALERTEN bit in the I2C_CR1 register.

Packet error checking

PEC calculation is enabled by setting the PECEN bit in the I2C_CR1 register. Then the PEC transfer is managed with the help of the hardware byte counter NBYTES[7:0] in the I2C_CR2 register. The PECEN bit must be configured before enabling the I2C.

The PEC transfer is managed with the hardware byte counter, so the SBC bit must be set when interfacing the SMBus in slave mode. The PEC is transferred after NBYTES - 1 data have been transferred when the PECBYTE bit is set and the RELOAD bit is cleared. If RELOAD is set, PECBYTE has no effect.

Caution: Changing the PECEN configuration is not allowed when the I2C is enabled.

Table 78. SMBus with PEC configuration

Mode	SBC bit	RELOAD bit	AUTOEND bit	PECBYTE bit
Master Tx/Rx NBYTES + PEC+ STOP	х	0	1	1
Master Tx/Rx NBYTES + PEC + ReSTART	х	0	0	1
Slave Tx/Rx with PEC	1	0	Х	1



RM0313 Rev 7 595/913

Timeout detection

The timeout detection is enabled by setting the TIMOUTEN and TEXTEN bits in the I2C_TIMEOUTR register. The timers must be programmed in such a way that they detect a timeout before the maximum time given in the SMBus specification.

t_{TIMEOUT} check

To enable the t_{TIMEOUT} check, the 12-bit TIMEOUTA[11:0] bits must be programmed with the timer reload value, to check the t_{TIMEOUT} parameter. The TIDLE bit must be configured to 0 to detect the SCL low level timeout.

Then the timer is enabled by setting the TIMOUTEN in the I2C_TIMEOUTR register. If SCL is tied low for a time greater than (TIMEOUTA + 1) x 2048 x $t_{\rm I2CCLK}$, the TIMEOUT flag is set in the I2C_ISR register.

Refer to Table 79.

Caution: Changing the TIMEOUTA[11:0] bits and TIDLE bit configuration is not allowed when the TIMEOUTEN bit is set.

t_{LOW:SEXT} and t_{LOW:MEXT} check

Depending on if the peripheral is configured as a master or as a slave, the 12-bit TIMEOUTB timer must be configured to check $t_{\text{LOW:SEXT}}$ for a slave, and $t_{\text{LOW:MEXT}}$ for a master. As the standard specifies only a maximum, the user can choose the same value for both. The timer is then enabled by setting the TEXTEN bit in the I2C_TIMEOUTR register.

If the SMBus peripheral performs a cumulative SCL stretch for a time greater than (TIMEOUTB + 1) x 2048 x $t_{\rm I2CCLK}$, and in the timeout interval described in *Bus idle detection* section, the TIMEOUT flag is set in the I2C_ISR register.

Refer to Table 80

Caution: Changing the TIMEOUTB configuration is not allowed when the TEXTEN bit is set.

Bus idle detection

To enable the t_{IDLE} check, the 12-bit TIMEOUTA[11:0] field must be programmed with the timer reload value, to obtain the t_{IDLE} parameter. The TIDLE bit must be configured to '1 to detect both SCL and SDA high level timeout. The timer is then enabled by setting the TIMOUTEN bit in the I2C_TIMEOUTR register.

If both the SCL and SDA lines remain high for a time greater than (TIMEOUTA + 1) x 4 x t_{I2CCLK} , the TIMEOUT flag is set in the I2C_ISR register.

Refer to Table 81.

Caution: Changing TIMEOUTA and TIDLE configuration is not allowed when TIMEOUTEN is set.

24.4.13 SMBus: I2C_TIMEOUTR register configuration examples

This section is relevant only when SMBus feature is supported. Refer to Section 24.3.

• Configuring the maximum duration of t_{TIMEOUT} to 25 ms:

Table 79. Examples of TIMEOUTA settings (max $t_{TIMEOUT} = 25 \text{ ms}$)

	•			7
f _{I2CCLK}	TIMEOUTA[11:0] bits	TIDLE bit	TIMEOUTEN bit	t _{TIMEOUT}
8 MHz	0x61	0	1	98 x 2048 x 125 ns = 25 ms
16 MHz	0xC3	0	1	196 x 2048 x 62.5 ns = 25 ms
48 MHz	0x249	0	1	586 x 2048 x 20.08 ns = 25 ms

Configuring the maximum duration of t_{LOW:SEXT} and t_{LOW:MEXT} to 8 ms:

Table 80. Examples of TIMEOUTB settings

f _{I2CCLK}	TIMEOUTB[11:0] bits	TEXTEN bit	t _{LOW:EXT}
8 MHz	0x1F	1	32 x 2048 x 125 ns = 8 ms
16 MHz	0x3F	1	64 x 2048 x 62.5 ns = 8 ms
48 MHz	0xBB	1	188 x 2048 x 20.08 ns = 8 ms

Configuring the maximum duration of t_{IDLE} to 50 μs

Table 81. Examples of TIMEOUTA settings (max t_{IDLE} = 50 μ s)

f _{I2CCLK}	TIMEOUTA[11:0] bits	TIDLE bit	TIMEOUTEN bit	t _{TIDLE}
8 MHz	0x63	1	1	100 x 4 x 125 ns = 50 μs
16 MHz	0xC7	1	1	200 x 4 x 62.5 ns = 50 μs
48 MHz	0x257	1	1	600 x 4 x 20.08 ns = 50 μs

24.4.14 SMBus slave mode

This section is relevant only when the SMBus feature is supported (refer to Section 24.3).

In addition to I2C slave transfer management (refer to Section 24.4.8), additional software flows are provided to support the SMBus.

SMBus slave transmitter

When the IP is used in SMBus, SBC must be programmed to 1 to enable the PEC transmission at the end of the programmed number of data bytes. When the PECBYTE bit is set, the number of bytes programmed in NBYTES[7:0] includes the PEC transmission. In that case the total number of TXIS interrupts is NBYTES - 1, and the content of the I2C_PECR register is automatically transmitted if the master requests an extra byte after the NBYTES - 1 data transfer.

Caution: The PECBYTE bit has no effect when the RELOAD bit is set.



RM0313 Rev 7 597/913





Figure 191. Transfer sequence flow for SMBus slave transmitter N bytes + PEC

Figure 192. Transfer bus diagrams for SMBus slave transmitter (SBC = 1)



SMBus slave receiver

When the I2C is used in SMBus mode, SBC must be programmed to 1 to allow the PEC checking at the end of the programmed number of data bytes. To allow the ACK control of each byte, the reload mode must be selected (RELOAD = 1). Refer to *Slave byte control mode* for more details.

To check the PEC byte, the RELOAD bit must be cleared and the PECBYTE bit must be set. In this case, after NBYTES - 1 data have been received, the next received byte is compared with the internal I2C_PECR register content. A NACK is automatically generated if the comparison does not match, and an ACK is automatically generated if the comparison matches, whatever the ACK bit value. Once the PEC byte is received, it is copied into the I2C_RXDR register like any other data, and the RXNE flag is set.

In the case of a PEC mismatch, the PECERR flag is set and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

If no ACK software control is needed, the user can program PECBYTE = 1 and, in the same write operation, program NBYTES with the number of bytes to be received in a continuous flow. After NBYTES - 1 are received, the next received byte is checked as being the PEC.

Caution: The PECBYTE bit has no effect when the RELOAD bit is set.



RM0313 Rev 7 599/913




Figure 193. Transfer sequence flow for SMBus slave receiver N bytes + PEC






Figure 194. Bus transfer diagrams for SMBus slave receiver (SBC = 1)

This section is relevant only when the SMBus feature is supported (refer to Section 24.3).

In addition to I2C master transfer management (refer to Section 24.4.9), additional software flows are provided to support the SMBus.

SMBus master transmitter

When the SMBus master wants to transmit the PEC, the PECBYTE bit must be set and the number of bytes must be programmed in the NBYTES[7:0] field, before setting the START bit. In this case the total number of TXIS interrupts is NBYTES - 1. So if the PECBYTE bit is set when NBYTES = 0x1, the content of the I2C_PECR register is automatically transmitted.

If the SMBus master wants to send a STOP condition after the PEC, automatic end mode must be selected (AUTOEND = 1). In this case, the STOP condition automatically follows the PEC transmission.

When the SMBus master wants to send a RESTART condition after the PEC, software mode must be selected (AUTOEND = 0). In this case, once NBYTES - 1 have been




RM0313 Rev 7 601/913

transmitted, the I2C_PECR register content is transmitted and the TC flag is set after the PEC transmission, stretching the SCL line low. The RESTART condition must be programmed in the TC interrupt subroutine.

Caution: The PECBYTE bit has no effect when the RELOAD bit is set.

Figure 195. Bus transfer diagrams for SMBus master transmitter





SMBus master receiver

When the SMBus master wants to receive the PEC followed by a STOP at the end of the transfer, automatic end mode can be selected (AUTOEND = 1). The PECBYTE bit must be set and the slave address must be programmed, before setting the START bit. In this case, after NBYTES - 1 data have been received, the next received byte is automatically checked versus the I2C_PECR register content. A NACK response is given to the PEC byte, followed by a STOP condition.

When the SMBus master receiver wants to receive the PEC byte followed by a RESTART condition at the end of the transfer, software mode must be selected (AUTOEND = 0). The PECBYTE bit must be set and the slave address must be programmed, before setting the START bit. In this case, after NBYTES - 1 data have been received, the next received byte is automatically checked versus the I2C_PECR register content. The TC flag is set after the PEC byte reception, stretching the SCL line low. The RESTART condition can be programmed in the TC interrupt subroutine.

Caution: The PECBYTE bit has no effect when the RELOAD bit is set.



RM0313 Rev 7 603/913




Figure 196. Bus transfer diagrams for SMBus master receiver

24.4.15 Wake-up from Stop mode on address match

This section is relevant only when wake-up from Stop mode feature is supported (refer to *Section 24.3*).

The I2C is able to wake-up the MCU from Stop mode (APB clock is off), when it is addressed. All addressing modes are supported.

Wake-up from Stop mode is enabled by setting the WUPEN bit in the I2C_CR1 register. The HSI oscillator must be selected as the clock source for I2CCLK in order to allow wake-up from Stop mode.

During Stop mode, the HSI is switched off. When a START is detected, the I2C interface switches the HSI on, and stretches SCL low until HSI is woken up.

HSI is then used for the address reception.



In case of an address match, the I2C stretches SCL low during MCU wake-up time. The stretch is released when ADDR flag is cleared by software, and the transfer goes on normally.

If the address does not match, the HSI is switched off again and the MCU is not woken up.

Note: If the I2C clock is the system clock, or if WUPEN = 0, the HSI is not switched on after a

START is received.

Only an ADDR interrupt can wake up the MCU. Therefore do not enter Stop mode when the I2C is performing a transfer as a master, or as an addressed slave after the ADDR flag is set. This can be managed by clearing SLEEPDEEP bit in the ADDR interrupt routine and setting it again only after the STOPF flag is set.

Caution: The digital filter is not compatible with the wake-up from Stop mode feature. If the DNF bit is not equal to 0, setting the WUPEN bit has no effect.

Caution: This feature is available only when the I2C clock source is the HSI oscillator.

Caution: Clock stretching must be enabled (NOSTRETCH = 0) to ensure proper operation of the wake-up from Stop mode feature.

Caution: If wake up from Stop mode is disabled (WUPEN = 0), the I2C peripheral must be disabled before entering Stop mode (PE = 0).

24.4.16 Error conditions

The following errors are the conditions that can cause a communication fail.

Bus error (BERR)

A bus error is detected when a START or a STOP condition is detected and is not located after a multiple of nine SCL clock pulses. A START or a STOP condition is detected when an SDA edge occurs while SCL is high.

The bus error flag is set only if the I2C is involved in the transfer as master or addressed slave (i.e not during the address phase in slave mode).

In case of a misplaced START or RESTART detection in slave mode, the I2C enters address recognition state like for a correct START condition.

When a bus error is detected, the BERR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Arbitration lost (ARLO)

An arbitration loss is detected when a high level is sent on the SDA line, but a low level is sampled on the SCL rising edge.

- In master mode, arbitration loss is detected during the address phase, data phase and data acknowledge phase. In this case, the SDA and SCL lines are released, the START control bit is cleared by hardware and the master switches automatically to slave mode.
- In slave mode, arbitration loss is detected during data phase and data acknowledge phase. In this case, the transfer is stopped, and the SCL and SDA lines are released.

When an arbitration loss is detected, the ARLO flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.



RM0313 Rev 7 605/913

Overrun/underrun error (OVR)

An overrun or underrun error is detected in slave mode when NOSTRETCH = 1 and:

- In reception when a new byte is received and the RXDR register has not been read yet.
 The new received byte is lost, and a NACK is automatically sent as a response to the new byte.
- In transmission:
 - When STOPF = 1 and the first data byte must be sent. The content of the I2C TXDR register is sent if TXE = 0, 0xFF if not.
 - When a new byte must be sent and the I2C_TXDR register has not been written yet, 0xFF is sent.

When an overrun or underrun error is detected, the OVR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Packet error checking error (PECERR)

This section is relevant only when the SMBus feature is supported (refer to Section 24.3).

A PEC error is detected when the received PEC byte does not match with the I2C_PECR register content. A NACK is automatically sent after the wrong PEC reception.

When a PEC error is detected, the PECERR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Timeout error (TIMEOUT)

This section is relevant only when the SMBus feature is supported (refer to Section 24.3).

A timeout error occurs for any of these conditions:

- TIDLE = 0 and SCL remained low for the time defined in the TIMEOUTA[11:0] bits: this is used to detect an SMBus timeout.
- TIDLE = 1 and both SDA and SCL remained high for the time defined in the TIMEOUTA [11:0] bits: this is used to detect a bus idle condition.
- Master cumulative clock low extend time reached the time defined in the TIMEOUTB[11:0] bits (SMBus t_{LOW:MEXT} parameter).
- Slave cumulative clock low extend time reached the time defined in TIMEOUTB[11:0] bits (SMBus t_{LOW:SEXT} parameter).

When a timeout violation is detected in master mode, a STOP condition is automatically sent.

When a timeout violation is detected in slave mode, SDA and SCL lines are automatically released.

When a timeout error is detected, the TIMEOUT flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Alert (ALERT)

This section is relevant only when the SMBus feature is supported (refer to Section 24.3).

The ALERT flag is set when the I2C interface is configured as a Host (SMBHEN = 1), the alert pin detection is enabled (ALERTEN = 1) and a falling edge is detected on the SMBA pin. An interrupt is generated if the ERRIE bit is set in the I2C CR1 register.



24.4.17 DMA requests

Transmission using DMA

DMA (direct memory access) can be enabled for transmission by setting the TXDMAEN bit in the I2C_CR1 register. Data is loaded from an SRAM area configured using the DMA peripheral (see Section 10: Direct memory access controller (DMA) on page 168) to the I2C_TXDR register whenever the TXIS bit is set.

Only the data are transferred with DMA.

- In master mode: the initialization, the slave address, direction, number of bytes and START bit are programmed by software (the transmitted slave address cannot be transferred with DMA). When all data are transferred using DMA, the DMA must be initialized before setting the START bit. The end of transfer is managed with the NBYTES counter. Refer to *Master transmitter*.
- In slave mode:
 - With NOSTRETCH = 0, when all data are transferred using DMA, the DMA must be initialized before the address match event, or in ADDR interrupt subroutine, before clearing ADDR.
 - With NOSTRETCH = 1, the DMA must be initialized before the address match event.
- For instances supporting SMBus: the PEC transfer is managed with NBYTES counter.
 Refer to SMBus slave transmitter and SMBus master transmitter.

Note: If DMA is used for transmission, the TXIE bit does not need to be enabled.

Reception using DMA

DMA (direct memory access) can be enabled for reception by setting the RXDMAEN bit in the I2C_CR1 register. Data is loaded from the I2C_RXDR register to an SRAM area configured using the DMA peripheral (refer to Section 10: Direct memory access controller (DMA) on page 168) whenever the RXNE bit is set. Only the data (including PEC) are transferred with DMA.

- In master mode, the initialization, the slave address, direction, number of bytes and START bit are programmed by software. When all data are transferred using DMA, the DMA must be initialized before setting the START bit. The end of transfer is managed with the NBYTES counter.
- In slave mode with NOSTRETCH = 0, when all data are transferred using DMA, the DMA must be initialized before the address match event, or in the ADDR interrupt subroutine, before clearing the ADDR flag.
- If SMBus is supported (see Section 24.3) the PEC transfer is managed with the NBYTES counter. Refer to SMBus slave receiver and SMBus master receiver.

Note: If DMA is used for reception, the RXIE bit does not need to be enabled.

24.4.18 **Debug mode**

When the microcontroller enters debug mode (core halted), the SMBus timeout either continues to work normally or stops, depending on the DBG_I2Cx_SMBUS_TIMEOUT configuration bits in the DBG module.



RM0313 Rev 7 607/913

24.5 I2C low-power modes

Table 82. Effect of low-power modes on the I2C

Mode	Description
Sleep	No effect. I2C interrupts cause the device to exit the Sleep mode.
Stop ⁽¹⁾	 The I2C registers content is kept. WUPEN = 1 and I2C is clocked by an internal oscillator (HSI): the address recognition is functional. The I2C address match condition causes the device to exit the Stop mode. WUPEN = 0: the I2C must be disabled before entering Stop mode.
Standby	The I2C peripheral is powered down and must be reinitialized after exiting Standby mode.

^{1.} Refer to Section 24.3 for information about the Stop modes supported by each instance. If wake-up from a specific Stop mode is not supported, the instance must be disabled before entering this Stop mode.



24.6 I2C interrupts

The following table gives the list of I2C interrupt requests.

Table 83. I2C interrupt requests

Interrupt acronym	Interrupt event	Event flag	Enable control bit	Interrupt clear method	Exit Sleep mode	Exit Stop modes	Exit Standby modes
	Receive buffer not empty	RXNE	RXIE	Read I2C_RXDR register			
	Transmit buffer interrupt status	TXIS	TXIE	Write I2C_TXDR register			
I2C_EV	Stop detection interrupt flag	STOPF	STOPIE	Write STOPCF = 1			
	Transfer complete reload	TCR	TCIE	Write I2C_CR2 with NBYTES[7:0] ≠ 0	Yes	No	No
	Transfer complete	TC	TOIL	Write START = 1 or STOP = 1			
	Address matched	ADDR	ADDRIE	Write ADDRCF = 1		Yes ⁽¹⁾	
	NACK reception	NACKF	NACKIE	Write NACKCF = 1		No	
	Bus error	BERR		Write BERRCF = 1			
I2C_ER	Arbitration loss	ARLO	ERRIE	Write ARLOCF = 1	Yes	No	No
	Overrun/underrun	OVR		Write OVRCF = 1			
	PEC error	PECERR		Write PECERRCF = 1			
I2C_ER	Timeout/ t _{LOW} error	TIMEOUT	ERRIE	Write TIMEOUTCF = 1	Yes	No	No
	SMBus alert	ALERT		Write ALERTCF = 1			

The ADDR match event can wake up the device from Stop mode only if the I2C instance supports the wake-up from Stop mode feature. Refer to Section 24.3.

24.7 I2C registers

Refer to Section 1.2 on page 36 for the list of abbreviations used in register descriptions.

The registers are accessed by words (32-bit).

24.7.1 I2C control register 1 (I2C CR1)

Address offset: 0x00

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access, until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PEC EN	ALERT EN	SMBD EN	SMBH EN	GC EN	WUP EN	NO STRETCH	SBC
								rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDMA EN	TXDMA EN	Res.	ANF OFF		DNF	[3:0]		ERRIE	TCIE	STOP IE	NACK IE	ADDR IE	RXIE	TXIE	PE
rw	rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:24 Reserved, must be kept at reset value.

Bit 23 PECEN: PEC enable

0: PEC calculation disabled1: PEC calculation enabled

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Bit 22 ALERTEN: SMBus alert enable

0: The SMBus alert pin (SMBA) is not supported in host mode (SMBHEN = 1). In device mode (SMBHEN = 0), the SMBA pin is released and the Alert Response Address header is disabled (0001100x followed by NACK).

1: The SMBus alert pin is supported in host mode (SMBHEN = 1). In device mode (SMBHEN = 0), the SMBA pin is driven low and the Alert Response Address header is enabled (0001100x followed by ACK).

Note: When ALERTEN = 0, the SMBA pin can be used as a standard GPIO.

If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.

Refer to Section 24.3.

Bit 21 SMBDEN: SMBus device default address enable

- 0: Device default address disabled. Address 0b1100001x is NACKed.
- 1: Device default address enabled. Address 0b1100001x is ACKed.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Bit 20 SMBHEN: SMBus host address enable

- 0: Host address disabled. Address 0b0001000x is NACKed.
- 1: Host address enabled. Address 0b0001000x is ACKed.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.



Bit 19 GCEN: General call enable

- 0: General call disabled. Address 0b00000000 is NACKed.
- 1: General call enabled. Address 0b00000000 is ACKed.

Bit 18 WUPEN: Wake-up from Stop mode enable

- 0: Wake-up from Stop mode disabled.
- 1: Wake-up from Stop mode enabled.

Note: If the wake-up from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Note: WUPEN can be set only when DNF = 0000.

Bit 17 NOSTRETCH: Clock stretching disable

This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.

- 0: Clock stretching enabled
- 1: Clock stretching disabled

Note: This bit can be programmed only when the I2C is disabled (PE = 0).

Bit 16 SBC: Slave byte control

This bit is used to enable hardware byte control in slave mode.

- 0: Slave byte control disabled
- 1: Slave byte control enabled

Bit 15 **RXDMAEN**: DMA reception requests enable

- 0: DMA mode disabled for reception
- 1: DMA mode enabled for reception

Bit 14 **TXDMAEN**: DMA transmission requests enable

- 0: DMA mode disabled for transmission
- 1: DMA mode enabled for transmission

Bit 13 Reserved, must be kept at reset value.

- Bit 12 ANFOFF: Analog noise filter OFF
 - 0: Analog noise filter enabled
 - 1: Analog noise filter disabled

Note: This bit can be programmed only when the I2C is disabled (PE = 0).

Bits 11:8 DNF[3:0]: Digital noise filter

These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter, filters spikes with a length of up to DNF[3:0] * $t_{\rm I2CCLK}$

0000: Digital filter disabled

0001: Digital filter enabled and filtering capability up to one t_{I2CCLK}

...

1111: digital filter enabled and filtering capability up to fifteen t_{I2CCI K}

Note: If the analog filter is enabled, the digital filter is added to it. This filter can be programmed only when the I2C is disabled (PE = 0).

4

RM0313 Rev 7 611/913

Bit 7 ERRIE: Error interrupts enable

0: Error detection interrupts disabled1: Error detection interrupts enabled

Note: Any of these errors generates an interrupt:

Arbitration loss (ARLO)
Bus error detection (BERR)
Overrun/underrun (OVR)
Timeout detection (TIMEOUT)
PEC error detection (PECERR)
Alert pin event detection (ALERT)

Bit 6 **TCIE**: Transfer complete interrupt enable

0: Transfer complete interrupt disabled

1: Transfer complete interrupt enabled

Note: Any of these events generates an interrupt:

Transfer complete (TC)

Transfer complete reload (TCR)

Bit 5 **STOPIE**: Stop detection interrupt enable

0: Stop detection (STOPF) interrupt disabled

1: Stop detection (STOPF) interrupt enabled

Bit 4 NACKIE: Not acknowledge received interrupt enable

0: Not acknowledge (NACKF) received interrupts disabled

1: Not acknowledge (NACKF) received interrupts enabled

Bit 3 ADDRIE: Address match interrupt enable (slave only)

0: Address match (ADDR) interrupts disabled

1: Address match (ADDR) interrupts enabled

Bit 2 RXIE: RX interrupt enable

0: Receive (RXNE) interrupt disabled

1: Receive (RXNE) interrupt enabled

Bit 1 TXIE: TX interrupt enable

0: Transmit (TXIS) interrupt disabled

1: Transmit (TXIS) interrupt enabled

Bit 0 PE: Peripheral enable

0: Peripheral disabled

1: Peripheral enabled

Note: When PE = 0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least three APB clock cycles.

24.7.2 I2C control register 2 (I2C_CR2)

Address offset: 0x04

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	PEC BYTE	AUTO END	RE LOAD				NBYT	ES[7:0]			
					rs	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NACK	STOP	START	HEAD 10R	ADD10	RD_ WRN					SADI	D[9:0]				
rs	rs	rs	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:27 Reserved, must be kept at reset value.

Bit 26 **PECBYTE**: Packet error checking byte

This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE = 0.

0: No PEC transfer

1: PEC transmission/reception is requested

Note: Writing 0 to this bit has no effect.

This bit has no effect when RELOAD is set, and in slave mode when SBC = 0.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Bit 25 AUTOEND: Automatic end mode (master mode)

This bit is set and cleared by software.

0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.

1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.

Note: This bit has no effect in slave mode or when the RELOAD bit is set.

Bit 24 RELOAD: NBYTES reload mode

This bit is set and cleared by software.

0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows).

1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). TCR flag is set when NBYTES data are transferred, stretching SCL low.

Bits 23:16 NBYTES[7:0]: Number of bytes

The number of bytes to be transmitted/received is programmed there. This field is don't care in slave mode with SBC = 0.

Note: Changing these bits when the START bit is set is not allowed.

Bit 15 NACK: NACK generation (slave mode)

The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE = 0.

0: an ACK is sent after current received byte.

1: a NACK is sent after current received byte.

Note: Writing 0 to this bit has no effect.

This bit is used only in slave mode: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value.

When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated, whatever the NACK bit value.

When hardware PEC checking is enabled (PECBYTE = 1), the PEC acknowledge value does not depend on the NACK value.



RM0313 Rev 7 613/913

Bit 14 **STOP**: Stop generation (master mode)

The bit is set by software, cleared by hardware when a STOP condition is detected, or when PE = 0.

In master mode:

- 0: No Stop generation
- 1: Stop generation after current byte transfer

Note: Writing 0 to this bit has no effect.

Bit 13 START: Start generation

This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C ICR register.

0: No Start generation

1: Restart/Start generation:

If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated start condition when RELOAD = 0, after the end of the NBYTES transfer.

Otherwise, setting this bit generates a START condition once the bus is free.

Note: Writing 0 to this bit has no effect.

The START bit can be set even if the bus is BUSY or I2C is in slave mode.

This bit has no effect when RELOAD is set.

Bit 12 **HEAD10R**: 10-bit address header only read direction (master receiver mode)

- 0: The master sends the complete 10-bit slave address read sequence: Start + 2 bytes 10-bit address in write direction + restart + first seven bits of the 10-bit address in read direction.
- 1: The master sends only the first seven bits of the 10-bit address, followed by read direction.

Note: Changing this bit when the START bit is set is not allowed.

Bit 11 ADD10: 10-bit addressing mode (master mode)

- 0: The master operates in 7-bit addressing mode
- 1: The master operates in 10-bit addressing mode

Note: Changing this bit when the START bit is set is not allowed.

Bit 10 **RD_WRN**: Transfer direction (master mode)

- 0: Master requests a write transfer
- 1: Master requests a read transfer

Note: Changing this bit when the START bit is set is not allowed.

Bits 9:0 SADD[9:0]: Slave address (master mode)

In 7-bit addressing mode (ADD10 = 0):

SADD[7:1] must be written with the 7-bit slave address to be sent. Bits SADD[9], SADD[8] and SADD[0] are don't care.

In 10-bit addressing mode (ADD10 = 1):

SADD[9:0] must be written with the 10-bit slave address to be sent.

Note: Changing these bits when the START bit is set is not allowed.

24.7.3 I2C own address 1 register (I2C_OAR1)

Address offset: 0x08

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OA1EN	Res.	Res.	Res.	Res.	OA1 MODE					OA1	[9:0]				

Bits 31:16 Reserved, must be kept at reset value.

Bit 15 OA1EN: Own address 1 enable

0: Own address 1 disabled. The received slave address OA1 is NACKed.

1: Own address 1 enabled. The received slave address OA1 is ACKed.

Bits 14:11 Reserved, must be kept at reset value.

Bit 10 OA1MODE: Own address 1 10-bit mode

0: Own address 1 is a 7-bit address.

1: Own address 1 is a 10-bit address.

Note: This bit can be written only when OA1EN = 0.

Bits 9:0 OA1[9:0]: Interface own slave address

7-bit addressing mode: OA1[7:1] contains the 7-bit own slave address. Bits OA1[9], OA1[8]

and OA1[0] are don't care.

10-bit addressing mode: OA1[9:0] contains the 10-bit own slave address.

Note: These bits can be written only when OA1EN = 0.

24.7.4 I2C own address 2 register (I2C_OAR2)

Address offset: 0x0C

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access, until the previous one is completed. The latency of the second write access can be up to 2x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 OA2EN		13 Res.	12 Res.	11 Res.		9 A2MSK[2		7	6		4 OA2[7:1]		2	1	0 Res.

Bits 31:16 Reserved, must be kept at reset value.

Bit 15 OA2EN: Own address 2 enable

0: Own address 2 disabled. The received slave address OA2 is NACKed.

1: Own address 2 enabled. The received slave address OA2 is ACKed.

Bits 14:11 Reserved, must be kept at reset value.

4

RM0313 Rev 7 615/913

Bits 10:8 OA2MSK[2:0]: Own address 2 masks

000: No mask

001: OA2[1] is masked and don't care. Only OA2[7:2] are compared.

010: OA2[2:1] are masked and don't care. Only OA2[7:3] are compared.

011: OA2[3:1] are masked and don't care. Only OA2[7:4] are compared.

100: OA2[4:1] are masked and don't care. Only OA2[7:5] are compared.

101: OA2[5:1] are masked and don't care. Only OA2[7:6] are compared.

110: OA2[6:1] are masked and don't care. Only OA2[7] is compared.

111: OA2[7:1] are masked and don't care. No comparison is done, and all (except reserved)

7-bit received addresses are acknowledged.

Note: These bits can be written only when OA2EN = 0.

As soon as $OA2MSK \neq 0$, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged, even if the comparison matches.

Bits 7:1 OA2[7:1]: Interface address

7-bit addressing mode: 7-bit address

Note: These bits can be written only when OA2EN = 0.

Bit 0 Reserved, must be kept at reset value.

24.7.5 I2C timing register (I2C_TIMINGR)

Address offset: 0x10

Reset value: 0x0000 0000

Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PRES	SC[3:0]		Res.	Res.	Res.	Res.		SCLDE	L[3:0]			SDAE	DEL[3:0]	
rw	rw	rw	rw					rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			SCLF	I[7:0]							SCLL	[7:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:28 PRESC[3:0]: Timing prescaler

This field is used to prescale I2CCLK to generate the clock period t_{PRESC} used for data setup and hold counters (refer to *I2C timings*), and for SCL high and low level counters (refer to *I2C master initialization*).

 $t_{PRESC} = (PRESC + 1) \times t_{I2CCLK}$

Bits 27:24 Reserved, must be kept at reset value.

Bits 23:20 SCLDEL[3:0]: Data setup time

This field is used to generate a delay t_{SCLDEL} = (SCLDEL + 1) x t_{PRESC} between SDA edge and SCL rising edge. In master and in slave modes with NOSTRETCH = 0, the SCL line is stretched low during t_{SCLDEL} .

Note: t_{SCLDEL} is used to generate t_{SU:DAT} timing.

T

Bits 19:16 SDADEL[3:0]: Data hold time

This field is used to generate the delay t_{SDADEL} between SCL falling edge and SDA edge. In master and in slave modes with NOSTRETCH = 0, the SCL line is stretched low during

t_{SDADEL}. t_{SDADEL}= SDADEL x t_{PRESC}

Note: SDADEL is used to generate t_{HD:DAT} timing.

Bits 15:8 SCLH[7:0]: SCL high period (master mode)

This field is used to generate the SCL high period in master mode.

 $t_{SCLH} = (SCLH + 1) \times t_{PRESC}$

Note: SCLH is also used to generate t_{SU:STO} and t_{HD:STA} timing.

Bits 7:0 SCLL[7:0]: SCL low period (master mode)

This field is used to generate the SCL low period in master mode.

 $t_{SCLL} = (SCLL + 1) \times t_{PRESC}$

Note: SCLL is also used to generate t_{BUF} and $t_{SU:STA}$ timings.

Note: This register must be configured when the I2C is disabled (PE = 0).

Note: The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C

Configuration window.

24.7.6 I2C timeout register (I2C TIMEOUTR)

Address offset: 0x14

Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

If the SMBus feature is not supported, this register is reserved, and its bits are forced by hardware to 0. Refer to Section 24.3.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TEXTEN	Res.	Res.	Res.						TIMEOU	TB[11:0]					
rw				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TIMOUTEN	Res.	Res.	TIDLE						TIMEOU	TA[11:0]					
rw			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31 **TEXTEN**: Extended clock timeout enable

0: Extended clock timeout detection is disabled

1: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than $t_{LOW:EXT}$ is done by the I2C interface, a timeout error is detected (TIMEOUT = 1).

Bits 30:28 Reserved, must be kept at reset value.

4

RM0313 Rev 7 617/913

Bits 27:16 TIMEOUTB[11:0]: Bus timeout B

This field is used to configure the cumulative clock extension timeout:

- Master mode: the master cumulative clock low extend time (t_{LOW:MEXT}) is detected
- Slave mode: the slave cumulative clock low extend time (t_{LOW:SEXT}) is detected

t_{LOW:EXT} = (TIMEOUTB + TIDLE = 01) x 2048 x t_{I2CCLK}

Note: These bits can be written only when TEXTEN = 0.

Bit 15 TIMOUTEN: Clock timeout enable

0: SCL timeout detection is disabled

1: SCL timeout detection is enabled. hen SCL is low for more than t_{TIMEOUT} (TIDLE = 0) or high for more than t_{IDLE} (TIDLE = 1), a timeout error is detected (TIMEOUT = 1).

Bits 14:13 Reserved, must be kept at reset value.

Bit 12 TIDLE: Idle clock timeout detection

0: TIMEOUTA is used to detect SCL low timeout

1: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)

Note: This bit can be written only when TIMOUTEN = 0.

Bits 11:0 TIMEOUTA[11:0]: Bus timeout A

This field is used to configure:

The SCL low timeout condition $t_{TIMEOUT}$ when TIDLE = 0

t_{TIMEOUT}= (TIMEOUTA + 1) x 2048 x t_{I2CCLK}

The bus idle condition (both SCL and SDA high) when TIDLE = 1

t_{IDLE}= (TIMEOUTA + 1) x 4 x t_{I2CCLK}

Note: These bits can be written only when TIMOUTEN = 0.

24.7.7 I2C interrupt and status register (I2C_ISR)

Address offset: 0x18

Reset value: 0x0000 0001

Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			AD	DCODE[6	3:0]			DIR
								r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BUSY	Res.	ALERT	TIME OUT	PEC ERR	OVR	ARLO	BERR	TCR	TC	STOPF	NACKF	ADDR	RXNE	TXIS	TXE
r		r	r	r	r	r	r	r	r	r	r	r	r	rs	rs

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:17 ADDCODE[6:0]: Address match code (slave mode)

These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the two MSBs of the address.

Bit 16 **DIR**: Transfer direction (slave mode)

This flag is updated when an address match event occurs (ADDR = 1).

- 0: Write transfer, slave enters receiver mode.
- 1: Read transfer, slave enters transmitter mode.



Bit 15 BUSY: Bus busy

This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected, and cleared by hardware when a STOP condition is detected, or when PE = 0.

Bit 14 Reserved, must be kept at reset value.

Bit 13 ALERT: SMBus alert

This flag is set by hardware when SMBHEN = 1 (SMBus host configuration), ALERTEN = 1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit.

Note: This bit is cleared by hardware when PE = 0.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Bit 12 $\,$ TIMEOUT: Timeout or t_{LOW} detection flag

This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit.

Note: This bit is cleared by hardware when PE = 0.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Bit 11 PECERR: PEC error in reception

This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit.

Note: This bit is cleared by hardware when PE = 0.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Bit 10 OVR: Overrun/underrun (slave mode)

This flag is set by hardware in slave mode with NOSTRETCH = 1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit.

Note: This bit is cleared by hardware when PE = 0.

Bit 9 ARLO: Arbitration lost

This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.

Note: This bit is cleared by hardware when PE = 0.

Bit 8 BERR: Bus error

This flag is set by hardware when a misplaced Start or STOP condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting the BERRCF bit.

Note: This bit is cleared by hardware when PE = 0.

Bit 7 TCR: Transfer complete reload

This flag is set by hardware when RELOAD = 1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value.

Note: This bit is cleared by hardware when PE = 0.

This flag is only for master mode, or for slave mode when the SBC bit is set.

Bit 6 TC: Transfer complete (master mode)

This flag is set by hardware when RELOAD = 0, AUTOEND = 0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set.

Note: This bit is cleared by hardware when PE = 0.



RM0313 Rev 7 619/913

Bit 5 STOPF: Stop detection flag

This flag is set by hardware when a STOP condition is detected on the bus and the peripheral is involved in this transfer:

- as a master, provided that the STOP condition is generated by the peripheral.
- as a slave, provided that the peripheral has been addressed previously during this transfer.

It is cleared by software by setting the STOPCF bit.

Note: This bit is cleared by hardware when PE = 0.

Bit 4 NACKF: Not acknowledge received flag

This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.

Note: This bit is cleared by hardware when PE = 0.

Bit 3 ADDR: Address matched (slave mode)

This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit.

Note: This bit is cleared by hardware when PE = 0.

Bit 2 **RXNE**: Receive data register not empty (receivers)

This bit is set by hardware when the received data is copied into the I2C RXDR register, and is ready to be read. It is cleared when I2C RXDR is read.

Note: This bit is cleared by hardware when PE = 0.

Bit 1 TXIS: Transmit interrupt status (transmitters)

This bit is set by hardware when the I2C TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.

This bit can be written to 1 by software only when NOSTRETCH = 1, to generate a TXIS event (interrupt if TXIE = 1 or DMA request if TXDMAEN = 1).

Note: This bit is cleared by hardware when PE = 0.

Bit 0 TXE: Transmit data register empty (transmitters)

This bit is set by hardware when the I2C TXDR register is empty. It is cleared when the next data to be sent is written in the I2C TXDR register.

This bit can be written to 1 by software in order to flush the transmit data register I2C TXDR.

Note: This bit is set by hardware when PE = 0.

24.7.8 I2C interrupt clear register (I2C ICR)

Address offset: 0x1C

Reset value: 0x0000 0000

Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	ALERT CF	TIMOUT CF	PEC CF	OVR CF	ARLO CF	BERR CF	Res.	Res.	STOP CF	NACK CF	ADDR CF	Res.	Res.	Res.
		w	w	W	w	w	w			w	w	w			



Bits 31:14 Reserved, must be kept at reset value.

Bit 13 ALERTCF: Alert flag clear

Note: Writing 1 to this bit clears the ALERT flag in the I2C_ISR register.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.

Refer to Section 24.3.

Bit 12 TIMOUTCF: Timeout detection flag clear

Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Refer to Section 24.3.

Bit 11 PECCF: PEC error flag clear

Writing 1 to this bit clears the PECERR flag in the I2C_ISR register.

Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.

Refer to Section 24.3.

Bit 10 OVRCF: Overrun/underrun flag clear

Writing 1 to this bit clears the OVR flag in the I2C_ISR register.

Bit 9 ARLOCF: Arbitration lost flag clear

Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.

Bit 8 BERRCF: Bus error flag clear

Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.

Bits 7:6 Reserved, must be kept at reset value.

Bit 5 STOPCF: STOP detection flag clear

Writing 1 to this bit clears the STOPF flag in the I2C ISR register.

Bit 4 NACKCF: Not acknowledge flag clear

Writing 1 to this bit clears the NACKF flag in I2C_ISR register.

Bit 3 ADDRCF: Address matched flag clear

Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.

Bits 2:0 Reserved, must be kept at reset value.

24.7.9 I2C PEC register (I2C_PECR)

Address offset: 0x20

Reset value: 0x0000 0000 Access: no wait states

If the SMBus feature is not supported, this register is reserved, and its bits are forced by hardware to 0. Refer to Section 24.3.

29 31 30 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 2 0 PEC[7:0] r r r r r



RM0313 Rev 7 621/913

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 PEC[7:0]: Packet error checking register

This field contains the internal PEC when PECEN=1.

The PEC is cleared by hardware when PE = 0.

24.7.10 I2C receive data register (I2C_RXDR)

Address offset: 0x24

Reset value: 0x0000 0000

Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				RXDA	TA[7:0]										
								r	r	r	r	r	r	r	r

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 **RXDATA[7:0]:** 8-bit receive data

Data byte received from the I²C bus

24.7.11 I2C transmit data register (I2C_TXDR)

Address offset: 0x28

Reset value: 0x0000 0000

Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				TXDA	TA[7:0]										
								rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 TXDATA[7:0]: 8-bit transmit data

Data byte to be transmitted to the I²C bus

Note: These bits can be written only when TXE = 1.

24.7.12 I2C register map

The table below provides the I2C register map and the reset values.

Table 84. I2C register map and reset values

													_		-1-			63															
Offset	Register name	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
0x00	I2C_CR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PECEN	ALERTEN	SMBDEN	SMBHEN	GCEN	WUPEN	NOSTRETCH	SBC	RXDMAEN	TXDMAEN	Res.	ANFOFF	C	NF	[3:0)]	ERRIE	TCIE	STOPIE	NACKIE	ADDRIE	RXIE	TXIE	PE
•	Reset value									0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	I2C_CR2	Res.	Res.	Res.	Res.	Res.	PECBYTE	AUTOEND	RELOAD			NB	YTE	ES[7	7:0]			NACK	STOP	START	HEAD10R	ADD10	RD_WRN				S	ADI	D[9:0)]			
	Reset value						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	I2C_OAR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.	Res.	Res.	Res.	OA1EN	Res.	Res.	Res.	Res.	OA1MODE				(OA1	[9:0]	l			
	Reset value																	0					0	0	0	0	0	0	0	0	0	0	0
0x0C	I2C_OAR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OA2EN	Res.	Res.	Res.	Res.		A2N [2:0				O/	\2[7:	:1]			Res.
	Reset value																	0					0	0	0	0	0	0	0	0	0	0	
0x10	I2C_ TIMINGR	PF	RES	SC[3	:0]	Res.	Res.	Res.	Res.	3	SCL [3:		L		SDA [3	DE :0]	L				CLF	1[7:0	0]					S	CLL	[7:0		ı	
	Reset value	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	I2C_ TIMEOUTR	TEXTEN	Res.	Res.	Res.				Т	IME	OU	ТВ	[11:0	0]				TIMOUTEN	Res.	Res.	TIDLE				-	TIMI	EOL	JTA[[11:0]			
	Reset value	0				0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	I2C_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		ΑĽ	DDC	OD	E[6	:0]		DIR	BUSY	Res.	ALERT	TIMEOUT	PECERR	OVR	ARLO	BERR	TCR	72	STOPF	NACKF	ADDR	RXNE	TXIS	TXE
•	Reset value									0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	1
0x1C	I2C_ICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ALERTCF	TIMOUTCF	PECCF	OVRCF	ARLOCF	BERRCF	Res.	Res.	STOPCF	NACKCF	ADDRCF	Res.	Res.	Res.
	Reset value																			0	0	0	0	0	0			0	0	0			
0x20	I2C_PECR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			F	PEC	[7:0]]		
UAZU	Reset value																									0	0	0	0	0	0	0	0
0x24	I2C_RXDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			RX	CDAT	A[7	:0]		
UALT	Reset value																									0	0	0	0	0	0	0	0
0x28	I2C_TXDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			TX	DAT	A[7	:0]		
	Reset value																									0	0	0	0	0	0	0	0



Refer to Section 2.2 on page 40 for the register boundary addresses.



25 Universal synchronous/asynchronous receiver transmitter (USART/UART)

25.1 Introduction

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of Full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The USART offers a very wide range of baud rate using a programmable baud rate generator.

It supports synchronous one-way communication and half-duplex single-wire communication, as well as multiprocessor communications. It also supports the LIN (Local Interconnect Network), smartcard protocol and IrDA (Infrared Data Association) SIR ENDEC specifications and modem operations (CTS/RTS).

High speed data communication is possible by using the DMA (direct memory access) for multibuffer configuration.

25.2 USART main features

- Full-duplex asynchronous communications
- NRZ standard format (mark/space)
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- A common programmable transmit and receive baud rate of up to 9 Mbit/s when the clock frequency is 72 MHz and oversampling is by 8
- Dual clock domain allowing:
 - USART functionality and wake-up from Stop mode
 - Convenient baud rate programming independent from the PCLK reprogramming
- Auto baud rate detection
- Programmable data word length (8 or 9 bits)
- Programmable data order with MSB-first or LSB-first shifting
- Configurable stop bits (1 or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire half-duplex communications
- Continuous communications using DMA
- Received/transmitted bytes are buffered in reserved SRAM using centralized DMA
- Separate enable bits for transmitter and receiver
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver

- Communication control/error detection flags
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte
- Fourteen interrupt sources with flags
- Multiprocessor communications

The USART enters mute mode if the address does not match.

• Wake-up from mute mode (by idle line detection or address mark detection)

25.3 USART extended features

- LIN master synchronous break send capability and LIN slave break detection capability
 - 13-bit break generation and 10/11-bit break detection when USART is hardware configured for LIN
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode
 - Supports the T=0 and T=1 asynchronous protocols for smartcards as defined in the ISO/IEC 7816-3 standard
 - 0.5 and 1.5 stop bits for smartcard operation
- Support for ModBus communication
 - Timeout feature
 - CR/LF character recognition

25.4 USART implementation

Table 85. USART features

USART modes/features ⁽¹⁾	USART1	USART2	USART3
Hardware flow control for modem	Х	Х	Х
Continuous communication using DMA	Х	Х	Х
Multiprocessor communication	Х	Х	Х
Synchronous mode	Х	Х	Х
Smartcard mode	Х	Х	Х
Single-wire half-duplex communication	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х
LIN mode	Х	Х	Х
Dual clock domain and wake-up from Stop mode	Х	Х	Х
Receiver timeout interrupt	Х	Х	Х
Modbus communication	Х	Х	Х
Auto baud rate detection	Х	Х	Х
Driver Enable	Х	Х	Х

^{1.} X = supported.

25.5 USART functional description

Any USART bidirectional communication requires a minimum of two pins: Receive data In (RX) and Transmit data Out (TX):

RX: Receive data Input.

This is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

TX: Transmit data Output.

When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TX pin is at high level. In single-wire and smartcard modes, this I/O is used to transmit and receive the data.



627/913

Serial data are transmitted and received through these pins in normal USART mode. The frames are composed of:

- An idle line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- 0.5, 1, 1.5, 2 stop bits indicating that the frame is complete
- The USART interface uses a baud rate generator
- A status register (USART_ISR)
- Receive and transmit data registers (USART_RDR, USART_TDR)
- A baud rate register (USART BRR)
- A guard-time register (USART GTPR) in case of smartcard mode.

Refer to Section 25.8: USART registers on page 668 for the definitions of each bit.

The following pin is required to interface in synchronous mode and smartcard mode:

CK: Clock output. This pin outputs the transmitter data clock for synchronous transmission corresponding to SPI master mode (no clock pulses on start bit and stop bit, and a software option to send a clock pulse on the last data bit). In parallel, data can be received synchronously on RX. This can be used to control peripherals that have shift registers. The clock phase and polarity are software programmable. In smartcard mode, CK output can provide the clock to the smartcard.

The following pins are required in RS232 Hardware flow control mode:

- CTS: Clear To Send blocks the data transmission at the end of the current transfer (when high)
- RTS: Request To Send indicates that the USART is ready to receive data (when low).

The following pin is required in RS485 hardware control mode:

DE: Driver Enable activates the transmission mode of the external transceiver.

Note: DE and RTS share the same pin.

RM0313 Rev 7




Figure 197. USART block diagram

- For details on coding USARTDIV in the USART_BRR register, refer to Section 25.5.4: USART baud rate generation.
- 2. f_{CK} can be f_{LSE}, f_{HSI}, f_{PCLK}, f_{SYS}.

25.5.1 USART character description

The word length can be selected as being either 8 or 9 bits by programming the Mbit (M0: bit 12) in the USART_CR1 register (see *Figure 198*).

- 8-bit character length: M0 = 0
- 9-bit character length: M0 = 1

By default, the signal (TX or RX) is in low state during the start bit. It is in high state during the stop bit.




These values can be inverted, separately for each signal, through polarity configuration control.

An *Idle character* is interpreted as an entire frame of "1"s (the number of "1"s includes the number of stop bits).

A **Break character** is interpreted on receiving "0"s for a frame period. At the end of the break frame, the transmitter inserts 2 stop bits.

Transmission and reception are driven by a common baud rate generator. The clock for each is generated when the enable bit is set respectively for the transmitter and receiver.

The details of each block are given below.



25.5.2 USART transmitter

The transmitter can send data words of either 8 or 9 bits depending on the Mbit status. The Transmit Enable bit (TE) must be set to activate the transmitter function. The data in the transmit shift register is output on the TX pin and the corresponding clock pulses are output on the CK pin.

Character transmission

During the USART transmission, data shifts out least significant bit first (default configuration) on the TX pin. In this mode, the USART_TDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see *Figure 197*).

Every character is preceded by a start bit, which is a logic level low for one bit period. The character is terminated by a configurable number of stop bits.

The following stop bits are supported by USART: 0.5, 1, 1.5 and 2 stop bits.

Note: The TE bit must be set before writing the data to be transmitted to the USART_TDR.

The TE bit should not be reset during transmission of data. Resetting the TE bit during the transmission will corrupt the data on the TX pin as the baud rate counters will get frozen. The current data being transmitted is lost.

An idle frame is sent after the TE bit is enabled.

Configurable stop bits

The number of stop bits to be transmitted with every character can be programmed in Control register 2, bits 13,12.

- 1 stop bit: This is the default value of number of stop bits.
- 2 stop bits: This is supported by normal USART, single-wire, and modem modes.
- 1.5 stop bits: To be used in smartcard mode.
- 0.5 stop bit: To be used when receiving data in smartcard mode.

An idle frame transmission includes the stop bits.

A break transmission is 10 low bits (when M0= 0) or 11 low bits (when M0= 1) followed by 2 stop bits (see *Figure 199*). It is not possible to transmit long breaks (break of length greater than 10/11 low bits).



RM0313 Rev 7

631/913




Figure 199. Configurable stop bits

Character transmission procedure

- 1. Program the M bit in USART_CR1 to define the word length.
- 2. Select the desired baud rate using the USART BRR register.
- 3. Program the number of stop bits in USART CR2.
- 4. Enable the USART by writing the UE bit in USART CR1 register to 1.
- 5. Select DMA enable (DMAT) in USART_CR3 if multibuffer communication is to take place. Configure the DMA register as explained in multibuffer communication.
- 6. Set the TE bit in USART_CR1 to send an idle frame as first transmission.
- 7. Write the data to send in the USART_TDR register (this clears the TXE bit). Repeat this for each data to be transmitted in case of single buffer.
- After writing the last data into the USART_TDR register, wait until TC=1. This indicates
 that the transmission of the last frame is complete. This is required, for instance, when
 the USART is disabled or enters the Halt mode to avoid corrupting the last
 transmission.

Single byte communication

Clearing the TXE bit is always performed by a write to the transmit data register.

The TXE bit is set by hardware and it indicates:

- The data has been moved from the USART_TDR register to the shift register and the data transmission has started.
- The USART TDR register is empty.
- The next data can be written in the USART_TDR register without overwriting the previous data.

This flag generates an interrupt if the TXEIE bit is set.

When a transmission is taking place, a write instruction to the USART_TDR register stores the data in the TDR register; next, the data is copied in the shift register at the end of the currently ongoing transmission.



When no transmission is taking place, a write instruction to the USART_TDR register places the data in the shift register, the data transmission starts, and the TXE bit is set.

If a frame is transmitted (after the stop bit) and the TXE bit is set, the TC bit goes high. An interrupt is generated if the TCIE bit is set in the USART_CR1 register.

After writing the last data in the USART_TDR register, it is mandatory to wait for TC=1 before disabling the USART or causing the microcontroller to enter the low-power mode (see *Figure 200: TC/TXE behavior when transmitting*).




Figure 200. TC/TXE behavior when transmitting

Break characters

Setting the SBKRQ bit transmits a break character. The break frame length depends on the M bit (see *Figure 198*).

If a '1' is written to the SBKRQ bit, a break character is sent on the TX line after completing the current character transmission. The SBKF bit is set by the write operation and it is reset by hardware when the break character is completed (during the stop bits after the break character). The USART inserts a logic 1 signal (STOP) for the duration of 2 bits at the end of the break frame to guarantee the recognition of the start bit of the next frame.

In the case the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit.

Idle characters

Setting the TE bit drives the USART to send an idle frame before the first data frame.

25.5.3 USART receiver

The USART can receive data words of either 8 or 9 bits depending on the M bit in the USART CR1 register.



Start bit detection

The start bit detection sequence is the same when oversampling by 16 or by 8.

In the USART, the start bit is detected when a specific sequence of samples is recognized. This sequence is: 1 1 1 0 X 0 X 0X 0X 0 X 0X 0.




Figure 201. Start bit detection when oversampling by 16 or 8

Note:

If the sequence is not complete, the start bit detection aborts and the receiver returns to the idle state (no flag is set), where it waits for a falling edge.

The start bit is confirmed (RXNE flag set, interrupt generated if RXNEIE=1) if the 3 sampled bits are at 0 (first sampling on the 3rd, 5th and 7th bits finds the 3 bits at 0 and second sampling on the 8th, 9th and 10th bits also finds the 3 bits at 0).

The start bit is validated (RXNE flag set, interrupt generated if RXNEIE=1) but the NF noise flag is set if,

a) for both samplings, 2 out of the 3 sampled bits are at 0 (sampling on the 3rd, 5th and 7th bits and sampling on the 8th, 9th and 10th bits).

or

b) for one of the samplings (sampling on the 3rd, 5th and 7th bits or sampling on the 8th, 9th and 10th bits), 2 out of the 3 bits are found at 0.

If neither conditions a. or b. are met, the start detection aborts and the receiver returns to the idle state (no flag is set).

47/

Character reception

During the USART reception, data shifts in least significant bit first (default configuration) through the RX pin. In this mode, the USART_RDR register consists of a buffer (RDR) between the internal bus and the receive shift register.

Character reception procedure

- 1. Program the M bit in USART CR1 to define the word length.
- 2. Select the desired baud rate using the baud rate register USART_BRR
- 3. Program the number of stop bits in USART_CR2.
- 4. Enable the USART by writing the UE bit in USART CR1 register to 1.
- 5. Select DMA enable (DMAR) in USART_CR3 if multibuffer communication is to take place. Configure the DMA register as explained in multibuffer communication.
- Set the RE bit USART_CR1. This enables the receiver, which begins searching for a start bit.

When a character is received:

- The RXNE bit is set to indicate that the content of the shift register is transferred to the RDR. In other words, data has been received and can be read (as well as its associated error flags).
- An interrupt is generated if the RXNEIE bit is set.
- The error flags can be set if a frame error, noise, or an overrun error has been detected during reception. PE flag can also be set with RXNE.
- In multibuffer, RXNE is set after every byte received and is cleared by the DMA read of the Receive data Register.
- In single buffer mode, clearing the RXNE bit is performed by a software read to the USART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register. The RXNE bit must be cleared before the end of the reception of the next character to avoid an overrun error.

Break character

When a break character is received, the USART handles it as a framing error.

Idle character

When an idle frame is detected, there is the same procedure as for a received data character plus an interrupt if the IDLEIE bit is set.



RM0313 Rev 7 635/913

Overrun error

An overrun error occurs when a character is received when RXNE has not been reset. Data cannot be transferred from the shift register to the RDR register until the RXNE bit is cleared.

The RXNE flag is set after every byte received. An overrun error occurs if RXNE flag is set when the next data is received or the previous DMA request has not been serviced. When an overrun error occurs:

- The ORE bit is set.
- The RDR content will not be lost. The previous data is available when a read to USART_RDR is performed.
- The shift register is overwritten. After that point, any data received during overrun is lost.
- An interrupt is generated if either the RXNEIE bit is set or EIE bit is set.
- The ORE bit is reset by setting the ORECF bit in the ICR register.

Note:

The ORE bit, when set, indicates that at least 1 datum has been lost. There are two possibilities:

- if RXNE=1, then the last valid data is stored in the receive register RDR and can be read,
- if RXNE=0, then it means that the last valid data has already been read and thus there is nothing to be read in the RDR. This case can occur when the last valid data is read in the RDR at the same time as the new (and lost) data is received.

Selecting the clock source and the proper oversampling method

The choice of the clock source is done through the Clock Control system (see Section Reset and clock control (RCC))). The clock source must be chosen before enabling the USART (by setting the UE bit).

The choice of the clock source must be done according to two criteria:

- Possible use of the USART in low-power mode
- Communication speed.

The clock source frequency is f_{CK}.

When the dual clock domain with the wake-up from Stop mode is supported, the clock source can be one of the following sources: PCLK (default), LSE, HSI or SYSCLK. Otherwise, the USART clock source is PCLK.

Choosing LSE or HSI as clock source may allow the USART to receive data while the MCU is in low-power mode. Depending on the received data and wake-up mode selection, the USART wakes up the MCU, when needed, to transfer the received data by software reading the USART_RDR register or by DMA.

For the other clock sources, the system must be active to allow USART communication.

The communication speed range (specially the maximum communication speed) is also determined by the clock source.

The receiver implements different user-configurable oversampling techniques for data recovery by discriminating between valid incoming data and noise. This allows a trade-off between the maximum communication speed and noise/clock inaccuracy immunity.

4

The oversampling method can be selected by programming the OVER8 bit in the USART_CR1 register and can be either 16 or 8 times the baud rate clock (*Figure 202* and *Figure 203*).

Depending on the application:

- Select oversampling by 8 (OVER8=1) to achieve higher speed (up to f_{CK}/8). In this
 case, the maximum receiver tolerance to clock deviation is reduced (refer to
 Section 25.5.5: Tolerance of the USART receiver to clock deviation on page 642)
- Select oversampling by 16 (OVER8=0) to increase the tolerance of the receiver to clock deviations. In this case, the maximum speed is limited to maximum $f_{CK}/16$ where f_{CK} is the clock source frequency.

Programming the ONEBIT bit in the USART_CR3 register selects the method used to evaluate the logic level. There are two options:

- The majority vote of the three samples in the center of the received bit. In this case, when the 3 samples used for the majority vote are not equal, the NF bit is set
- A single sample in the center of the received bit Depending on the application:
 - Select the three samples' majority vote method (ONEBIT=0) when operating in a noisy environment and reject the data when a noise is detected (refer to Figure 86) because this indicates that a glitch occurred during the sampling.
 - Select the single sample method (ONEBIT=1) when the line is noise-free to increase the receiver's tolerance to clock deviations (see Section 25.5.5:
 Tolerance of the USART receiver to clock deviation on page 642). In this case the NF bit will never be set.

When noise is detected in a frame:

- The NF bit is set at the rising edge of the RXNE bit.
- The invalid data is transferred from the Shift register to the USART RDR register.
- No interrupt is generated in case of single byte communication. However, this bit rises
 at the same time as the RXNE bit, which itself generates an interrupt. In case of
 multibuffer communication an interrupt is issued if the EIE bit is set in the USART_CR3
 register.

The NF bit is reset by setting NFCF bit in ICR register.

Note: Oversampling by 8 is not available in LIN, Smartcard, and IrDA modes. In those modes, the OVER8 bit is forced to '0' by hardware.



RM0313 Rev 7 637/913





Figure 202. Data sampling when oversampling by 16






Table 86. Noise detection from sampled data

Sampled value	NE status	Received bit value
000	0	0
001	1	0
010	1	0
011	1	1
100	1	0
101	1	1
110	1	1
111	0	1

Framing error

A framing error is detected when the stop bit is not recognized on reception at the expected time, following either a desynchronization or excessive noise.

When the framing error is detected:

- The FE bit is set by hardware
- The invalid data is transferred from the shift register to the USART_RDR register.
- No interrupt is generated in case of single byte communication. However, this bit rises
 at the same time as the RXNE bit, which itself generates an interrupt. In case of
 multibuffer communication an interrupt is issued if the EIE bit is set in the USART_CR3
 register.

The FE bit is reset by writing 1 to the FECF in the USART_ICR register.

Configurable stop bits during reception

The number of stop bits to be received can be configured through the control bits of Control Register 2 - it can be either 1 or 2 in normal mode and 0.5 or 1.5 in smartcard mode.

- 0.5 stop bit (reception in smartcard mode): No sampling is done for 0.5 stop bit. As
 a consequence, no framing error and no break frame can be detected when 0.5 stop bit
 is selected.
- 1 stop bit: Sampling for 1 stop Bit is done on the 8th, 9th and 10th samples.
- 1.5 stop bits (smartcard mode): When transmitting in smartcard mode, the device must check that the data is correctly sent. Thus, the receiver block must be enabled (RE =1 in the USART_CR1 register) and the stop bit is checked to test if the smartcard has detected a parity error. In the event of a parity error, the smartcard forces the data signal low during the sampling NACK signal-, which is flagged as a framing error. Then, the FE flag is set with the RXNE at the end of the 1.5 stop bits. Sampling for 1.5 stop bits is done on the 16th, 17th and 18th samples (1 baud clock period after the beginning of the stop bit). The 1.5 stop bits can be decomposed into 2 parts: one 0.5 baud clock period during which nothing happens, followed by 1 normal stop bit period during which sampling occurs halfway through. Refer to Section 25.5.13: USART smartcard mode on page 653 for more details.
- 2 stop bits: Sampling for 2 stop bits is done on the 8th, 9th and 10th samples of the first stop bit. If a framing error is detected during the first stop bit the framing error flag is set. The second stop bit is not checked for framing error. The RXNE flag is set at the end of the first stop bit.



RM0313 Rev 7 639/913

25.5.4 USART baud rate generation

The baud rates for the receiver and transmitter (Rx and Tx) are both set to the same value, as programmed in the USART BRR register.

Equation 1: Baud rate for standard USART (SPI mode included) (OVER8 = 0 or 1)

In case of oversampling by 16, the equation is:

$$Tx/Rx \text{ baud} = \frac{f_{CK}}{USARTDIV}$$

In case of oversampling by 8, the equation is:

$$Tx/Rx \text{ baud } = \frac{2 \times f_{CK}}{USARTDIV}$$

Equation 2: Baud rate in smartcard, LIN and IrDA modes (OVER8 = 0)

In smartcard, LIN and IrDA modes, only oversampling by 16 is supported:

$$Tx/Rx \text{ baud } = \frac{f_{CK}}{USARTDIV}$$

USARTDIV is an unsigned fixed point number that is coded on the USART_BRR register.

- When OVER8 = 0, BRR = USARTDIV.
- When OVER8 = 1
 - BRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.
 - BRR[3] must be kept cleared.
 - BRR[15:4] = USARTDIV[15:4]

Note: The baud counters are updated to the new value in the baud registers after a write operation to USART_BRR. Hence, the baud rate register value should not be changed during

In case of oversampling by 16 or 8, USARTDIV must be greater than or equal to 16d.

How to derive USARTDIV from USART_BRR register values

Example 1

To obtain 9600 baud with $f_{CK} = 8 \text{ MHz}$.

In case of oversampling by 16:

USARTDIV = 8 000 000/9600

BRR = USARTDIV = 0d833 = 0x341

• In case of oversampling by 8:

USARTDIV = 2 * 8 000 000/9600

USARTDIV = 1666,66 (0d1667 = 0x683)

BRR[3:0] = 0x3 >> 1 = 0x1

BRR = 0x681

47/

Example 2

To obtain 921.6 kbaud with f_{CK} = 48 MHz.

In case of oversampling by 16:
 USARTDIV = 48 000 000/921 600
 BRR = USARTDIV = 52d = 34h

In case of oversampling by 8:

USARTDIV = 2 * 48 000 000/921 600

USARTDIV = 104 (104d = 68h)

BRR[3:0] = USARTDIV[3:0] >> 1 = 8h >> 1 = 4h

BRR = 0x64

Table 87. Error calculation for programmed baud rates at f_{CK} = 72MHz in both cases of oversampling by 16 or by $8^{(1)}$

Baud rate		Oversampling by 16 (OVER8 = 0)			Oversampling by 8 (OVER8 = 1)		
S.No	Desired	Actual	BRR	% Error = (Calculated - Desired)B.Rate/ Desired B.Rate	Actual	BRR	% Error
1	2.4 KBps	2.4 KBps	0x7530	0	2.4 KBps	0xEA60	0
2	9.6 KBps	9.6 KBps	0x1D4C	0	9.6 KBps	0x3A94	0
3	19.2 KBps	19.2 KBps	0xEA6	0	19.2 KBps	0x1D46	0
4	38.4 KBps	38.4 KBps	0x753	0	38.4 KBps	0xEA3	0
5	57.6 KBps	57.6 KBps	0x4E2	0	57.6 KBps	0x9C2	0
6	115.2 KBps	115.2 KBps	0x271	0	115.2 KBps	0x4E1	0
7	230.4 KBps	230.03KBps	0x139	0.16	230.4 KBps	0x270	0
8	460.8 KBps	461.54KBps	0x9C	0.16	460.06KBps	0x134	0.16
9	921.6 KBps	923.08KBps	0x4E	0.16	923.07KBps	0x96	0.16
10	2 MBps	2 MBps	0x24	0	2 MBps	0x44	0
11	3 MBps	3 MBps	0x18	0	3 MBps	0x30	0
12	4MBps	4MBps	0x12	0	4MBps	0x22	0
13	5MBps	N.A	N.A	N.A	4965.51KBps	0x16	0.69
14	6MBps	N.A	N.A	N.A	6MBps	0x14	0
15	7MBps	N.A	N.A	N.A	6857.14KBps	0x12	2
16	9MBps	N.A	N.A	N.A	9MBps	0x10	0

^{1.} The lower the CPU clock the lower the accuracy for a particular baud rate. The upper limit of the achievable baud rate can be fixed with these data.



25.5.5 Tolerance of the USART receiver to clock deviation

The asynchronous receiver of the USART works correctly only if the total clock system deviation is less than the tolerance of the USART receiver. The causes, which contribute to the total deviation, are:

- DTRA: Deviation due to the transmitter error (which also includes the deviation of the transmitter's local oscillator)
- DQUANT: Error due to the baud rate quantization of the receiver
- DREC: Deviation of the receiver's local oscillator
- DTCL: Deviation due to the transmission line (generally due to the transceivers, which
 can introduce an asymmetry between the low-to-high transition timing and the high-tolow transition timing)

Where

DWU is the error due to sampling point deviation when the wake-up from stop mode is used.

When M[1:0] = 01:

$$DWU = \frac{t_{WUUSART}}{11 \times Tbit}$$

When M[1:0] = 00:

$$DWU = \frac{t_{WUUSART}}{10 \times Thit}$$

When M[1:0] = 10:

$$DWU = \frac{t_{WUUSART}}{9 \times Tbit}$$

twuusart is the time between:

- The detection of start bit falling edge
- The instant when clock (requested by the peripheral) is ready and reaching the peripheral and regulator is ready.

The USART receiver can receive data correctly at up to the maximum tolerated deviation specified in *Table 88* and *Table 89* depending on the following choices:

- 10- or 11-bit character length defined by the M bit in the USART_CR1 register
- Oversampling by 8 or 16 defined by the OVER8 bit in the USART CR1 register
- Bits BRR[3:0] of USART_BRR register are equal to or different from 0000.
- Use of 1 bit or 3 bits to sample the data, depending on the value of the ONEBIT bit in the USART_CR3 register.

A

M bit	OVER8	bit = 0	OVER8 bit = 1		
W Dit	ONEBIT=0	ONEBIT=1	ONEBIT=0	ONEBIT=1	
0	3.75%	4.375%	2.50%	3.75%	
1	3.41%	3.97%	2.27%	3.41%	

Table 88. Tolerance of the USART receiver when BRR [3:0] = 0000

Table 89. Tolerance of the USART receiver when BRR [3:0] is different from 0000

	OVER8	bit = 0	OVER8 bit = 1		
M bit	ONEBIT=0	ONEBIT=1	ONEBIT=0	ONEBIT=1	
0	3.33%	3.88%	2%	3%	
1	3.03%	3.53%	1.82%	2.73%	

Note:

The data specified in Table 88, and Table 89 may slightly differ in the special case when the received frames contain some Idle frames of exactly 10-bit durations when M = 0 (11-bit durations when M = 1).

25.5.6 USART auto baud rate detection

The USART is able to detect and automatically set the USART_BRR register value based on the reception of one character. Automatic baud rate detection is useful under two circumstances:

- The communication speed of the system is not known in advance
- The system is using a relatively low accuracy clock source and this mechanism allows the correct baud rate to be obtained without measuring the clock deviation.

The clock source frequency must be compatible with the expected communication speed (when oversampling by 16, the baud rate is between $f_{CK}/65535$ and $f_{CK}/16$. When oversampling by 8, the baud rate is between $f_{CK}/65535$ and $f_{CK}/8$).

Before activating the auto baud rate detection, the auto baud rate detection mode must be chosen. There are various modes based on different character patterns.

They can be chosen through the ABRMOD[1:0] field in the USART_CR2 register. In these auto baud rate modes, the baud rate is measured several times during the synchronization data reception and each measurement is compared to the previous one.

These modes are:

- Mode 0: Any character starting with a bit at 1. In this case, the USART measures the
 duration of the Start bit (falling edge to rising edge).
- Mode 1: Any character starting with a 10xx bit pattern. In this case, the USART
 measures the duration of the Start and of the 1st data bit. The measurement is done
 falling edge to falling edge, ensuring better accuracy in the case of slow signal slopes.
- Mode 2: A 0x7F character frame (it may be a 0x7F character in LSB first mode or a 0xFE in MSB first mode). In this case, the baud rate is updated first at the end of the start bit (BRs), then at the end of bit 6 (based on the measurement done from falling



RM0313 Rev 7 643/913

edge to falling edge: BR6). Bit 0 to bit 6 are sampled at BRs while further bits of the character are sampled at BR6.

Mode 3: A 0x55 character frame. In this case, the baud rate is updated first at the end
of the start bit (BRs), then at the end of bit 0 (based on the measurement done from
falling edge to falling edge: BR0), and finally at the end of bit 6 (BR6). Bit 0 is sampled
at BRs, bit 1 to bit 6 are sampled at BR0, and further bits of the character are sampled
at BR6.

In parallel, another check is performed for each intermediate transition of RX line. An error is generated if the transitions on RX are not sufficiently synchronized with the receiver (the receiver being based on the baud rate calculated on bit 0).

Prior to activating auto baud rate detection, the USART_BRR register must be initialized by writing a nonzero baud rate value.

The automatic baud rate detection is activated by setting the ABREN bit in the USART_CR2 register. The USART will then wait for the first character on the RX line. The auto baud rate operation completion is indicated by the setting of the ABRF flag in the USART_ISR register. If the line is noisy, the correct baud rate detection cannot be guaranteed. In this case, the BRR value may be corrupted and the ABRE error flag is set. This also happens if the communication speed is not compatible with the automatic baud rate detection range (bit duration not between 16 and 65536 clock periods (oversampling by 16) and not between 8 and 65536 clock periods (oversampling by 8)).

The RXNE interrupt signals the end of the operation.

At any later time, the auto baud rate detection may be relaunched by resetting the ABRF flag (by writing a 0).

Note: If the USART is disabled (UE=0) during an auto baud rate operation, the BRR value may be corrupted.

25.5.7 Multiprocessor communication using USART

In multiprocessor communication, the following bits are to be kept cleared:

- LINEN bit in the USART CR2 register,
- HDSEL, IREN, and SCEN bits in the USART CR3 register.

It is possible to perform multiprocessor communication with the USART (with several USARTs connected in a network). For instance, one of the USARTs can be the master, its TX output connected to the RX inputs of the other USARTs. The others are slaves. Their respective TX outputs are logically ANDed together and connected to the RX input of the master.

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant USART service overhead for all non addressed receivers.

The non addressed devices may be placed in mute mode by means of the muting function. To use the mute mode feature, the MME bit must be set in the USART CR1 register.

In mute mode:

- None of the reception status bits can be set.
- All the receive interrupts are inhibited.
- The RWU bit in USART_ISR register is set to 1. RWU can be controlled automatically by hardware or by software, through the MMRQ bit in the USART_RQR register, under certain conditions.

The USART can enter or exit from mute mode using one of two methods, depending on the WAKE bit in the USART CR1 register:

- Idle Line detection if the WAKE bit is reset,
- Address Mark detection if the WAKE bit is set.

Idle line detection (WAKE=0)

The USART enters mute mode when the MMRQ bit is written to 1 and the RWU is automatically set.

It wakes up when an Idle frame is detected. Then the RWU bit is cleared by hardware but the IDLE bit is not set in the USART_ISR register. An example of mute mode behavior using Idle line detection is given in *Figure 204*.

RX Data 1 Data 2 Data 3 Data 4 IDLE Data 5 Data 6

RWU Mute mode Normal mode

MMRQ written to 1 Idle frame detected

Figure 204. Mute mode using Idle line detection

Note:

If the MMRQ is set while the IDLE character has already elapsed, mute mode will not be entered (RWU is not set).

If the USART is activated while the line is IDLE, the idle state is detected after the duration of one IDLE frame (not only after the reception of one character frame).

4-bit/7-bit address mark detection (WAKE=1)

In this mode, bytes are recognized as addresses if their MSB is a '1' otherwise they are considered as data. In an address byte, the address of the targeted receiver is put in the 4 or 7 LSBs. The choice of 7 or 4-bit address detection is done using the ADDM7 bit. This 4-bit/7-bit word is compared by the receiver with its own address, which is programmed in the ADD bits in the USART_CR2 register.

Note:

In 7-bit and 9-bit data modes, address detection is done on 6-bit and 8-bit addresses (ADD[5:0] and ADD[7:0]) respectively.



RM0313 Rev 7

645/913

The USART enters mute mode when an address character is received which does not match its programmed address. In this case, the RWU bit is set by hardware. The RXNE flag is not set for this address byte and no interrupt or DMA request is issued when the USART enters mute mode.

The USART also enters mute mode when the MMRQ bit is written to 1. The RWU bit is also automatically set in this case.

The USART exits from mute mode when an address character is received which matches the programmed address. Then the RWU bit is cleared and subsequent bytes are received normally. The RXNE bit is set for the address character since the RWU bit has been cleared.

An example of mute mode behavior using address mark detection is given in Figure 205.




Figure 205. Mute mode using address mark detection

25.5.8 Modbus communication using USART

The USART offers basic support for the implementation of Modbus/RTU and Modbus/ASCII protocols. Modbus/RTU is a half duplex, block transfer protocol. The control part of the protocol (address recognition, block integrity control and command interpretation) must be implemented in software.

The USART offers basic support for the end of the block detection, without software overhead or other resources.

Modbus/RTU

In this mode, the end of one block is recognized by a "silence" (idle line) for more than 2 character times. This function is implemented through the programmable timeout function.

The timeout function and interrupt must be activated, through the RTOEN bit in the USART_CR2 register and the RTOIE in the USART_CR1 register. The value corresponding to a timeout of 2 character times (for example 22 x bit duration) must be programmed in the RTO register. When the receive line is idle for this duration, after the last stop bit is received, an interrupt is generated, informing the software that the current block reception is completed.

Modbus/ASCII

In this mode, the end of a block is recognized by a specific (CR/LF) character sequence. The USART manages this mechanism using the character match function.

By programming the LF ASCII code in the ADD[7:0] field and by activating the character match interrupt (CMIE=1), the software is informed when a LF has been received and can check the CR/LF in the DMA buffer.

25.5.9 USART parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the USART_CR1 register. Depending on the frame length defined by the M bit, the possible USART frame formats are as listed in *Table 90*.

 M bit
 PCE bit
 USART frame⁽¹⁾

 0
 0
 | SB | 8-bit data | STB |

 0
 1
 | SB | 7-bit data | PB | STB |

 1
 0
 | SB | 9-bit data | STB |

 1
 1
 | SB | 8-bit data PB | STB |

Table 90. Frame formats

Even parity

The parity bit is calculated to obtain an even number of "1s" inside the frame of the 7 or 8 LSB bits (depending on M bit value) and the parity bit.

As an example, if data=00110101, and 4 bits are set, then the parity bit is 0 if even parity is selected (PS bit in USART CR1 = 0).

Odd parity

The parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on M bit value) and the parity bit.

As an example, if data=00110101 and 4 bits set, then the parity bit is 1 if odd parity is selected (PS bit in USART_CR1 = 1).

Parity checking in reception

If the parity check fails, the PE flag is set in the USART_ISR register and an interrupt is generated if PEIE is set in the USART_CR1 register. The PE flag is cleared by software writing 1 to the PECF in the USART_ICR register.

Parity generation in transmission

If the PCE bit is set in USART_CR1, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit (even number of "1s" if even parity is selected (PS=0) or an odd number of "1s" if odd parity is selected (PS=1)).



RM0313 Rev 7 647/913

Legends: SB: start bit, STB: stop bit, PB: parity bit. In the data register, the PB is always taking the MSB position (8th or 7th, depending on the M bits value).

25.5.10 USART LIN (local interconnection network) mode

This section is relevant only when LIN mode is supported. Please refer to Section 25.4: USART implementation on page 627.

The LIN mode is selected by setting the LINEN bit in the USART_CR2 register. In LIN mode, the following bits must be kept cleared:

- STOP[1:0] and CLKEN in the USART_CR2 register,
- SCEN, HDSEL, and IREN in the USART CR3 register.

LIN transmission

The procedure explained in *Section 25.5.2: USART transmitter* has to be applied for LIN Master transmission. It must be the same as for normal USART transmission with the following differences:

- Clear the M bits to configure 8-bit word length.
- Set the LINEN bit to enter LIN mode. In this case, setting the SBKRQ bit sends 13 '0' bits as a break character. Then 2 bits of value '1' are sent to allow the next start detection.

LIN reception

When LIN mode is enabled, the break detection circuit is activated. The detection is totally independent from the normal USART receiver. A break can be detected whenever it occurs, during idle state or during a frame.

When the receiver is enabled (RE=1 in USART_CR1), the circuit looks at the RX input for a start signal. The method for detecting start bits is the same when searching break characters or data. After a start bit has been detected, the circuit samples the next bits exactly like for the data (on the 8th, 9th and 10th samples). If 10 (when the LBDL = 0 in USART_CR2) or 11 (when LBDL=1 in USART_CR2) consecutive bits are detected as '0, and are followed by a delimiter character, the LBDF flag is set in USART_ISR. If the LBDIE bit=1, an interrupt is generated. Before validating the break, the delimiter is checked for as it signifies that the RX line has returned to a high level.

If a '1' is sampled before the 10 or 11 have occurred, the break detection circuit cancels the current detection and searches for a start bit again.

If the LIN mode is disabled (LINEN=0), the receiver continues working as normal USART, without taking into account the break detection.

If the LIN mode is enabled (LINEN=1), as soon as a framing error occurs (that is, stop bit detected at '0', which is the case for any break frame), the receiver stops until the break detection circuit receives either a '1', if the break word was not complete, or a delimiter character if a break has been detected.

The behavior of the break detector state machine and the break flag is shown on the Figure 206: Break detection in LIN mode (11-bit break length - LBDL bit is set) on page 649.

Examples of break frames are given on *Figure 207: Break detection in LIN mode vs. Framing error detection on page 650.*






Figure 206. Break detection in LIN mode (11-bit break length - LBDL bit is set)

RM0313 Rev 7 649/913




Figure 207. Break detection in LIN mode vs. Framing error detection

25.5.11 **USART** synchronous mode

The synchronous mode is selected by writing the CLKEN bit in the USART CR2 register to 1. In synchronous mode, the following bits must be kept cleared:

- LINEN bit in the USART CR2 register,
- SCEN, HDSEL, and IREN bits in the USART CR3 register.

In this mode, the USART can be used to control bidirectional synchronous serial communications in master mode. The CK pin is the output of the USART transmitter clock. No clock pulses are sent to the CK pin during start bit and stop bit. Depending on the state of the LBCL bit in the USART CR2 register, clock pulses are, or are not, generated during the last valid data bit (address mark). The CPOL bit in the USART CR2 register is used to select the clock polarity, and the CPHA bit in the USART_CR2 register is used to select the phase of the external clock (see Figure 208, Figure 209 and Figure 210).

During the Idle state, preamble and send break. The external CK clock is not activated.

In synchronous mode the USART transmitter works exactly like in asynchronous mode. But as CK is synchronized with TX (according to CPOL and CPHA), the data on TX is synchronous.

In this mode, the USART receiver works in a different manner compared to the asynchronous mode. If RE=1, the data is sampled on CK (rising or falling edge, depending on CPOL and CPHA), without any oversampling. A setup and a hold time must be respected (which depends on the baud rate: 1/16 bit duration).



Note:

The CK pin works with the TX pin. Thus, the clock is provided only if the transmitter is enabled (TE=1) and data is being transmitted (the data register USART_TDR written). This means that it is not possible to receive synchronous data without transmitting data.

The LBCL, CPOL, and CPHA bits have to be selected when the USART is disabled (UE=0) to ensure that the clock pulses function correctly.

USART

RX
TX


Data out
Data in
Synchronous device
(slave SPI)

Clock

MSv31158V2

Figure 208. USART example of synchronous transmission









Figure 210. USART data clock timing diagram (M=1)





Note:

The function of CK is different in smartcard mode. Refer to Section 25.5.13: USART smartcard mode for more details.



25.5.12 USART single-wire half-duplex communication

Single-wire half-duplex mode is selected by setting the HDSEL bit in the USART_CR3 register. In this mode, the following bits must be kept cleared:

- LINEN and CLKEN bits in the USART_CR2 register,
- SCEN and IREN bits in the USART_CR3 register.

The USART can be configured to follow a single-wire half-duplex protocol where the TX and RX lines are internally connected. The selection between half- and full-duplex communication is made with a control bit HDSEL in USART_CR3.

As soon as HDSEL is written to 1:

- The TX and RX lines are internally connected
- The RX pin is no longer used
- The TX pin is always released when no data is transmitted. Thus, it acts as a standard I/O in idle or in reception. It means that the I/O must be configured so that TX is configured as alternate function open-drain with an external pull-up.

Apart from this, the communication protocol is similar to normal USART mode. Any conflicts on the line must be managed by software (by the use of a centralized arbiter, for instance). In particular, the transmission is never blocked by hardware and continues as soon as data is written in the data register while the TE bit is set.

25.5.13 USART smartcard mode

This section is relevant only when smartcard mode is supported. Refer to Section 25.4: USART implementation on page 627.

Smartcard mode is selected by setting the SCEN bit in the USART_CR3 register. In smartcard mode, the following bits must be kept cleared:

- LINEN bit in the USART_CR2 register,
- HDSEL and IREN bits in the USART_CR3 register.

Moreover, the CLKEN bit may be set to provide a clock to the smartcard.

The smartcard interface is designed to support asynchronous protocol for smartcards as defined in the ISO 7816-3 standard. Both T=0 (character mode) and T=1 (block mode) are supported.

The USART should be configured as:

- 8 bits plus parity: where word length is set to 8 bits and PCE=1 in the USART_CR1 register
- 1.5 stop bits: where STOP=11 in the USART_CR2 register. It is also possible to choose 0.5 stop bit for receiving.

In T=0 (character) mode, the parity error is indicated at the end of each character during the guard time period.

Figure 212 shows examples of what can be seen on the data line with and without parity error.






Figure 212. ISO 7816-3 asynchronous protocol

When connected to a smartcard, the TX output of the USART drives a bidirectional line that is also driven by the smartcard. The TX pin must be configured as open drain.

Smartcard mode implements a single wire half duplex communication protocol.

- Transmission of data from the transmit shift register is guaranteed to be delayed by a minimum of 1/2 baud clock. In normal operation a full transmit shift register starts shifting on the next baud clock edge. In smartcard mode this transmission is further delayed by a guaranteed 1/2 baud clock.
- In transmission, if the smartcard detects a parity error, it signals this condition to the USART by driving the line low (NACK). This NACK signal (pulling transmit line low for 1 baud clock) causes a framing error on the transmitter side (configured with 1.5 stop bits). The USART can handle automatic resending of data according to the protocol. The number of retries is programmed in the SCARCNT bit field. If the USART continues receiving the NACK after the programmed number of retries, it stops transmitting and signals the error as a framing error. The TXE bit can be set using the TXFRQ bit in the USART_RQR register.
- Smartcard autoretry in transmission: a delay of 2.5 baud periods is inserted between
 the NACK detection by the USART and the start bit of the repeated character. The TC
 bit is set immediately at the end of reception of the last repeated character (no guardtime). If the software wants to repeat it again, it must insure the minimum 2-baud
 periods required by the standard.
- If a parity error is detected during reception of a frame programmed with a 1.5 stop bits period, the transmit line is pulled low for a baud clock period after the completion of the receive frame. This is to indicate to the smartcard that the data transmitted to the USART has not been correctly received. A parity error is NACKed by the receiver if the NACK control bit is set, otherwise a NACK is not transmitted (to be used in T=1 mode). If the received character is erroneous, the RXNE/receive DMA request is not activated. According to the protocol specification, the smartcard must resend the same character. If the received character is still erroneous after the maximum number of retries specified in the SCARCNT bit field, the USART stops transmitting the NACK and signals the error as a parity error.
- Smartcard autoretry in reception: the BUSY flag remains set if the USART NACKs the card but the card does not repeat the character.

- In transmission, the USART inserts the Guard Time (as programmed in the Guard Time register) between two successive characters. As the Guard Time is measured after the stop bit of the previous character, the GT[7:0] register must be programmed to the desired CGT (Character Guard Time, as defined by the 7816-3 specification) minus 12 (the duration of one character).
- The assertion of the TC flag can be delayed by programming the Guard Time register. In normal operation, TC is asserted when the transmit shift register is empty and no further transmit requests are outstanding. In smartcard mode an empty transmit shift register triggers the Guard Time counter to count up to the programmed value in the Guard Time register. TC is forced low during this time. When the Guard Time counter reaches the programmed value TC is asserted high.
- The deassertion of TC flag is unaffected by smartcard mode.
- If a framing error is detected on the transmitter end (due to a NACK from the receiver), the NACK is not detected as a start bit by the receive block of the transmitter.
 According to the ISO protocol, the duration of the received NACK can be 1 or 2-baud clock periods.
- On the receiver side, if a parity error is detected and a NACK is transmitted the receiver does not detect the NACK as a start bit.

Note: A break character is not significant in smartcard mode. A 0x00 data with a framing error is treated as data and not as a break.

No Idle frame is transmitted when toggling the TE bit. The idle frame (as defined for the other configurations) is not defined by the ISO protocol.

Figure 213 details how the NACK signal is sampled by the USART. In this example, the USART is transmitting data and is configured with 1.5 stop bits. The receiver part of the USART is enabled to check the integrity of the data and the NACK signal.




Figure 213. Parity error detection using the 1.5 stop bits

The USART can provide a clock to the smartcard through the CK output. In smartcard mode, CK is not associated to the communication but is simply derived from the internal peripheral input clock through a 5-bit prescaler. The division ratio is configured in the prescaler register USART_GTPR. CK frequency can be programmed from $f_{CK}/2$ to $f_{CK}/62$, where f_{CK} is the peripheral input clock.

4

RM0313 Rev 7

Block mode (T=1)

In T=1 (block) mode, the parity error transmission is deactivated, by clearing the NACK bit in the UART CR3 register.

When requesting a read from the smartcard, in block mode, the software must enable the receiver Timeout feature by setting the RTOEN bit in the USART_CR2 register and program the RTO bits field in the RTOR register to the BWT (block wait time) - 11 value. If no answer is received from the card before the expiration of this period, the RTOF flag is set and a timeout interrupt is generated (if RTOIE bit in the USART_CR1 register is set). If the first character is received before the expiration of the period, it is signaled by the RXNE interrupt.

Note:

The RXNE interrupt must be enabled even when using the USART in DMA mode to read from the smartcard in block mode. In parallel, the DMA must be enabled only after the first received byte.

After the reception of the first character (RXNE interrupt), the RTO bit fields in the RTOR register must be programmed to the CWT (character wait time) - 11 value, to allow the automatic check of the maximum wait time between two consecutive characters. This time is expressed in baudtime units. If the smartcard does not send a new character in less than the CWT period after the end of the previous character, the USART signals this to the software through the RTOF flag and interrupt (when RTOIE bit is set).

Note:

The RTO counter starts counting:

- From the end of the stop bit in case STOP = 00.
- From the end of the second stop bit in case of STOP = 10.
- 1 bit duration after the beginning of the STOP bit in case STOP = 11.
- From the beginning of the STOP bit in case STOP = 01.

As in the smartcard protocol definition, the BWT/CWT values are defined from the beginning (start bit) of the last character. The RTO register must be programmed to BWT -11 or CWT - 11, respectively, taking into account the length of the last character itself.

A block length counter is used to count all the characters received by the USART. This counter is reset when the USART is transmitting (TXE=0). The length of the block is communicated by the smartcard in the third byte of the block (prologue field). This value must be programmed to the BLEN field in the USART_RTOR register. When using DMA mode, before the start of the block, this register field must be programmed to the minimum value (0x0). With this value, an interrupt is generated after the 4th received character. The software must read the LEN field (third byte), its value must be read from the receive buffer.

In interrupt driven receive mode, the length of the block may be checked by software or by programming the BLEN value. However, before the start of the block, the maximum value of BLEN (0xFF) may be programmed. The real value is programmed after the reception of the third character.

If the block is using the LRC longitudinal redundancy check (1 epilogue byte), the BLEN=LEN. If the block is using the CRC mechanism (2 epilogue bytes), BLEN=LEN+1 must be programmed. The total block length (including prologue, epilogue, and information fields) equals BLEN+4. The end of the block is signaled to the software through the EOBF flag and interrupt (when EOBIE bit is set).

In case of an error in the block length, the end of the block is signaled by the RTO interrupt (Character wait Time overflow).

Note:

The error checking code (LRC/CRC) must be computed/verified by software.



Direct and inverse convention

The smartcard protocol defines two conventions: direct and inverse.

The direct convention is defined as: LSB first, logical bit value of 1 corresponds to a H state of the line and parity is even. To use this convention, the following control bits must be programmed: MSBFIRST=0, DATAINV=0 (default values).

The inverse convention is defined as: MSB first, logical bit value 1 corresponds to an L state on the signal line and parity is even. To use this convention, the following control bits must be programmed: MSBFIRST=1, DATAINV=1.

Note:

When logical data values are inverted (0=H, 1=L), the parity bit is also inverted in the same way.

To recognize the card convention, the card sends the initial character, TS, as the first character of the ATR (Answer To Reset) frame. The two possible patterns for the TS are: LHHL LLL LLH and LHHL HHH LLH.

- (H) LHHL LLL LLH sets up the inverse convention: state L encodes value 1 and moment 2 conveys the most significant bit (MSB first). When decoded by inverse convention, the conveyed byte is equal to '3F'.
- (H) LHHL HHH LLH sets up the direct convention: state H encodes value 1 and moment 2 conveys the least significant bit (LSB first). When decoded by direct convention, the conveyed byte is equal to '3B'.

Character parity is correct when there is an even number of bits set to 1 in the nine moments 2 to 10.

As the USART does not know which convention is used by the card, it needs to be able to recognize either pattern and act accordingly. The pattern recognition is not done in hardware, but through a software sequence. Moreover, supposing that the USART is configured in direct convention (default) and the card answers with the inverse convention, TS = LHHL LLL LLH => the USART received character is '03' and the parity is odd.

Therefore, two methods are available for TS pattern recognition:

Method 1

The USART is programmed in standard smartcard mode/direct convention. In this case, the TS pattern reception generates a parity error interrupt and error signal to the card.

- The parity error interrupt informs the software that the card did not answer correctly in direct convention. Software then reprograms the USART for inverse convention
- In response to the error signal, the card retries the same TS character, and it is correctly received this time, by the reprogrammed USART

Alternatively, in answer to the parity error interrupt, the software may decide to reprogram the USART and to also generate a new reset command to the card, then wait again for the TS.

Method 2

The USART is programmed in 9-bit/no-parity mode, no bit inversion. In this mode it receives any of the two TS patterns as:

- (H) LHHL LLL LLH = 0x103 -> inverse convention to be chosen
- (H) LHHL HHH LLH = 0x13B -> direct convention to be chosen

The software checks the received character against these two patterns and, if any of them match, then programs the USART accordingly for the next character reception.



RM0313 Rev 7 657/913

If none of the two is recognized, a card reset may be generated to restart the negotiation.

25.5.14 **USART IrDA SIR ENDEC block**

This section is relevant only when IrDA mode is supported. Refer to Section 25.4: USART implementation on page 627.

IrDA mode is selected by setting the IREN bit in the USART CR3 register. In IrDA mode, the following bits must be kept cleared:

- LINEN, STOP, and CLKEN bits in the USART_CR2 register,
- SCEN and HDSEL bits in the USART CR3 register.

The IrDA SIR physical layer specifies use of a Return to Zero, Inverted (RZI) modulation scheme that represents logic 0 as an infrared light pulse (see Figure 214).

The SIR Transmit encoder modulates the Non-Return to Zero (NRZ) transmit bit stream output from USART. The output pulse stream is transmitted to an external output driver and infrared LED. USART supports only bit rates up to 115.2 Kbps for the SIR ENDEC. In normal mode, the transmitted pulse width is specified as 3/16 of a bit period.

The SIR receive decoder demodulates the return-to-zero bit stream from the infrared detector and outputs the received NRZ serial bit stream to the USART. The decoder input is normally high (marking state) in the idle state. The transmit encoder output has the opposite polarity to the decoder input. A start bit is detected when the decoder input is low.

- IrDA is a half duplex communication protocol. If the Transmitter is busy (when the USART is sending data to the IrDA encoder), any data on the IrDA receive line is ignored by the IrDA decoder and if the Receiver is busy (when the USART is receiving decoded data from the IrDA decoder), data on the TX from the USART to IrDA is not encoded. While receiving data, transmission should be avoided as the data to be transmitted could be corrupted.
- A 0 is transmitted as a high pulse and a 1 is transmitted as a 0. The width of the pulse is specified as 3/16th of the selected bit period in normal mode (see Figure 215).
- The SIR decoder converts the IrDA compliant receive signal into a bit stream for USART.
- The SIR receive logic interprets a high state as a logic one and low pulses as logic zeros.
- The transmit encoder output has the opposite polarity to the decoder input. The SIR output is in low state when Idle.
- The IrDA specification requires the acceptance of pulses greater than 1.41 μs . The acceptable pulse width is programmable. Glitch detection logic on the receiver end filters out pulses of width less than 2 PSC periods (PSC is the prescaler value programmed in the USART GTPR). Pulses of width less than 1 PSC period are always rejected, but those of width greater than one and less than two periods may be accepted or rejected, those greater than 2 periods is accepted as a pulse. The IrDA encoder/decoder does not work when PSC=0.
- The receiver can communicate with a low-power transmitter.
- In IrDA mode, the STOP bits in the USART CR2 register must be configured to "1 stop bit".



IrDA low-power mode

Transmitter

In low-power mode the pulse width is not maintained at 3/16 of the bit period. Instead, the width of the pulse is 3 times the low-power baud rate, which can be a minimum of 1.42 MHz.

Generally, this value is 1.8432 MHz (1.42 MHz < PSC< 2.12 MHz). A low-power mode programmable divisor divides the system clock to achieve this value.

Receiver

Receiving in low-power mode is similar to receiving in normal mode. For glitch detection the USART should discard pulses of duration shorter than 1 PSC period. A valid low is accepted only if its duration is greater than 2 periods of the IrDA low-power Baud clock (PSC value in the USART_GTPR).

Note:

A pulse of width less than two and greater than one PSC period(s) may or may not be rejected.

The receiver set up time should be managed by software. The IrDA physical layer specification specifies a minimum of 10 ms delay between transmission and reception (IrDA is a half duplex protocol).





Figure 214. IrDA SIR ENDEC- block diagram

Figure 215. IrDA data modulation (3/16) -Normal Mode



25.5.15 USART continuous communication in DMA mode

The USART is capable of performing continuous communication using the DMA. The DMA requests for Rx buffer and Tx buffer are generated independently.

Note:

Please refer to Section 25.4: USART implementation on page 627 to determine if the DMA mode is supported. If DMA is not supported, use the USART as explained in Section 25.5.2: USART transmitter or Section 25.5.3: USART receiver. To perform continuous communication, the user can clear the TXE/RXNE flags In the USART_ISR register.

Transmission using DMA

DMA mode can be enabled for transmission by setting DMAT bit in the USART_CR3 register. Data is loaded from a SRAM area configured using the DMA peripheral (refer to Section 10: Direct memory access controller (DMA) on page 168) to the USART_TDR register whenever the TXE bit is set. To map a DMA channel for USART transmission, use the following procedure (x denotes the channel number):

- Write the USART_TDR register address in the DMA control register to configure it as the destination of the transfer. The data is moved to this address from memory after each TXE event.
- 2. Write the memory address in the DMA control register to configure it as the source of the transfer. The data is loaded into the USART_TDR register from this memory area after each TXE event.
- 3. Configure the total number of bytes to be transferred to the DMA control register.
- 4. Configure the channel priority in the DMA register.
- 5. Configure DMA interrupt generation after half/ full transfer as required by the application.
- 6. Clear the TC flag in the USART_ISR register by setting the TCCF bit in the USART_ICR register.
- 7. Activate the channel in the DMA register.

When the number of data transfers programmed in the DMA Controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

In transmission mode, once the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the TC flag can be monitored to make sure that the USART communication is complete. This is required to avoid corrupting the last transmission before disabling the USART or entering Stop mode. Software must wait until TC=1. The TC flag remains cleared during all data transfers and it is set by hardware at the end of transmission of the last frame.




Figure 216. Transmission using DMA

Reception using DMA

DMA mode can be enabled for reception by setting the DMAR bit in USART_CR3 register. Data is loaded from the USART_RDR register to a SRAM area configured using the DMA peripheral (refer to Section 10: Direct memory access controller (DMA) on page 168) whenever a data byte is received. To map a DMA channel for USART reception, use the following procedure:

- Write the USART_RDR register address in the DMA control register to configure it as the source of the transfer. The data is moved from this address to the memory after each RXNE event.
- Write the memory address in the DMA control register to configure it as the destination of the transfer. The data is loaded from USART_RDR to this memory area after each RXNE event.
- 3. Configure the total number of bytes to be transferred to the DMA control register.
- 4. Configure the channel priority in the DMA control register.
- 5. Configure interrupt generation after half/ full transfer as required by the application.
- 6. Activate the channel in the DMA control register.

When the number of data transfers programmed in the DMA Controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.






Figure 217. Reception using DMA

Error flagging and interrupt generation in multibuffer communication

In multibuffer communication if any error occurs during the transaction the error flag is asserted after the current byte. An interrupt is generated if the interrupt enable flag is set. For framing error, overrun error and noise flag, which are asserted with RXNE in single byte reception, there is a separate error flag interrupt enable bit (EIE bit in the USART_CR3 register), which, if set, enables an interrupt after the current byte if any of these errors occur.

25.5.16 RS232 hardware flow control and RS485 driver enable using USART

It is possible to control the serial data flow between 2 devices by using the CTS input and the RTS output. The *Figure 218* shows how to connect 2 devices in this mode:




Figure 218. Hardware flow control between 2 USARTs

RS232 RTS and CTS flow control can be enabled independently by writing the RTSE and CTSE bits respectively to 1 (in the USART_CR3 register).

RS232 RTS flow control

If the RTS flow control is enabled (RTSE=1), then RTS is deasserted (tied low) as long as the USART receiver is ready to receive a new data. When the receive register is full, RTS is asserted, indicating that the transmission is expected to stop at the end of the current frame. *Figure 219* shows an example of communication with RTS flow control enabled.




Figure 219. RS232 RTS flow control

RS232 CTS flow control

If the CTS flow control is enabled (CTSE=1), then the transmitter checks the CTS input before transmitting the next frame. If CTS is deasserted (tied low), then the next data is transmitted (assuming that data is to be transmitted, in other words, if TXE=0), else the transmission does not occur. When CTS is asserted during a transmission, the current transmission is completed before the transmitter stops.

When CTSE=1, the CTSIF status bit is automatically set by hardware as soon as the CTS input toggles. It indicates when the receiver becomes ready or not ready for communication. An interrupt is generated if the CTSIE bit in the USART_CR3 register is set. *Figure 220* shows an example of communication with CTS flow control enabled.






Figure 220. RS232 CTS flow control

Note:

For correct behavior, CTS must be deasserted at least 3 USART clock source periods before the end of the current character. In addition it should be noted that the CTSCF flag may not be set for pulses shorter than 2 x PCLK periods.

RS485 Driver Enable

The driver enable feature is enabled by setting bit DEM in the USART_CR3 control register. This allows the user to activate the external transceiver control, through the DE (Driver Enable) signal. The assertion time is the time between the activation of the DE signal and the beginning of the START bit. It is programmed using the DEAT [4:0] bit fields in the USART_CR1 control register. The deassertion time is the time between the end of the last stop bit, in a transmitted message, and the deactivation of the DE signal. It is programmed using the DEDT [4:0] bit fields in the USART_CR1 control register. The polarity of the DE signal can be configured using the DEP bit in the USART_CR3 control register.

In USART, the DEAT and DEDT are expressed in sample time units (1/8 or 1/16 bit duration, depending on the oversampling rate).

25.5.17 Wake-up from the stop mode using USART

The USART is able to wake up the MCU from stop mode when the UESM bit is set and the USART clock is set to HSI or LSE (refer to Section Reset and clock control (RCC)).

- USART source clock is HSI
 - If during stop mode the HSI clock is switched OFF, when a falling edge on the USART receive line is detected, the USART interface requests the HSI clock to be switched ON. The HSI clock is then used for the frame reception.
 - If the wake-up event is verified, the MCU wakes up from low-power mode and data reception goes on normally.
 - If the wake-up event is not verified, the HSI clock is switched OFF again, the MCU is not waken up and stays in low-power mode and the clock request is released.

47/

Note:

If the USART kernel clock is kept ON during Stop mode, there is no constraint on the maximum baud rate that allows waking up from Stop mode. It is the same as in Run mode.

USART source clock is LSE

Same principle as described in case of USART source clock is HSI with the difference that the LSE is ON in Stop mode, but the LSE clock is not propagated to USART if the USART is not requesting it. The LSE clock is not OFF but there is a clock gating to avoid useless consumption.

The MCU wake-up from Stop mode can be done using the standard RXNE interrupt. In this case, the RXNEIE bit must be set before entering Stop mode.

Alternatively, a specific interrupt may be selected through the WUS bit fields.

To be able to wake up the MCU from Stop mode, the UESM bit in the USART_CR1 control register must be set prior to entering Stop mode.

When the wake-up event is detected, the WUF flag is set by hardware, and a wake-up interrupt is generated if the WUFIE bit is set.

Note:

Before entering Stop mode, the user must ensure that the USART is not performing a transfer. BUSY flag cannot ensure that Stop mode is never entered during a running reception.

The WUF flag is set when a wake-up event is detected, independently of whether the MCU is in Stop or in an active mode.

When entering Stop mode just after having initialized and enabled the receiver, the REACK bit must be checked to ensure the USART is actually enabled.

When DMA is used for reception, it must be disabled before entering Stop mode and reenabled upon exit from Stop mode.

The wake-up from Stop mode feature is not available for all modes. For example, it does not work in SPI mode because the SPI operates in master mode only.

Using the mute mode with the stop mode

If the USART is put into mute mode before entering the stop mode:

- Wake-up from Mute mode on idle detection must not be used, because idle detection cannot work in stop mode.
- If the wake-up from the mute mode on the address match is used, then the source of wake-up from Stop mode must also be the address match. If the RXNE flag is set when entering the stop mode, the interface remains in mute mode upon address match and wake up from stop.
- If the USART is configured to wake up the MCU from stop mode on START bit detection, the WUF flag is set, but the RXNE flag is not set.

Determining the maximum USART baud rate allowing to wake up correctly from the stop mode when the USART clock source is the HSI clock

The maximum baud rate allowing to wake up correctly from Stop mode depends on:

- the parameter t_{WUUSART} provided in the device datasheet
- the USART receiver tolerance provided in the Section 25.5.5: Tolerance of the USART receiver to clock deviation.

Let us take this example: OVER8 = 0, M bits = 10, ONEBIT = 1, BRR [3:0] = 0000.



RM0313 Rev 7 665/913

In these conditions, according to *Table 88: Tolerance of the USART receiver when BRR* [3:0] = 0000, the USART receiver tolerance is 4.86 %.

DTRA + DQUANT + DREC + DTCL + DWU < USART receiver's tolerance

DWU max = $t_{WUUSART} / (9 x Tbit Min)$

Tbit Min = $t_{WUUSART} / (9 \times DWU \text{ max})$

If we consider an ideal case where the parameters DTRA, DQUANT, DREC, and DTCL are at 0%, the DWU max is 4.86 %. In reality, we need to consider at least the HSI inaccuracy.

Let us consider HSI inaccuracy = 1 %, $t_{WUUSART}$ = 3.125 µs (in case of wake-up from stop mode, with the main regulator in Run mode).

DWU max = 4.86 % - 1 % = 3.86 %

Tbit min = $3.125 \mu s / (9 \times 3.86 \%) = 9 \mu s$

In these conditions, the maximum baud rate allowing to wake up correctly from the stop mode is $1/9 \mu s = 111 \text{ kbaud}$.

25.6 USART in low-power modes

Table 91. Effect of low-power modes on the USART

Mode	Description
Sleep	No effect. USART interrupt causes the device to exit Sleep mode.
Stop	The USART is able to wake up the MCU from Stop mode when the UESM bit is set and the USART clock is set to HSI or LSE. The MCU wake-up from Stop mode can be done using either a standard RXNE or a WUF interrupt.
Standby	The USART is powered down and must be reinitialized when the device has exited from Standby mode.

25.7 USART interrupts

Table 92. USART interrupt requests

Interrupt event	Event flag	Enable Control bit
Transmit data register empty	TXE	TXEIE
CTS interrupt	CTSIF	CTSIE
Transmission Complete	TC	TCIE
Receive data register not empty (data ready to be read)	RXNE	RXNEIE
Overrun error detected	ORE	RANLIL
Idle line detected	IDLE	IDLEIE
Parity error	PE	PEIE
LIN break	LBDF	LBDIE




Interrupt event	Event flag	Enable Control bit
Noise Flag, Overrun error and Framing Error in multibuffer communication.	NF or ORE or FE	EIE
Character match	CMF	CMIE
Receiver timeout	RTOF	RTOIE
End of Block	EOBF	EOBIE
Wake-up from Stop mode	WUF ⁽¹⁾	WUFIE

Table 92. USART interrupt requests (continued)

The USART interrupt events are connected to the same interrupt vector (see Figure 221).

- During transmission: Transmission Complete, Clear to Send, Transmit data Register empty or Framing error (in smartcard mode) interrupt.
- During reception: Idle Line detection, Overrun error, Receive data register not empty, Parity error, LIN break detection, Noise Flag, Framing Error, Character match, etc.

These events generate an interrupt if the corresponding Enable Control Bit is set.



47/

^{1.} The WUF interrupt is active only in Stop mode.

25.8 USART registers

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers have to be accessed by words (32 bits).

25.8.1 USART control register 1 (USART_CR1)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	M1	EOBIE	RTOIE			DEAT[4:0]			[DEDT[4:0]	
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OVER8	CMIE	MME	M0	WAKE	PCE	PS	PEIE	TXEIE	TCIE	RXNEIE	IDLEIE	TE	RE	UESM	UE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:29 Reserved, must be kept at reset value.

Bit 28 M1: Word length

This bit, with bit 12 (M0), determines the word length. It is set or cleared by software.

M[1:0] = 00: 1 Start bit, 8 data bits, n stop bits

M[1:0] = 01: 1 Start bit, 9 data bits, n stop bits

M[1:0] = 10: Reserved

This bit can only be written when the USART is disabled (UE=0).

Bit 27 EOBIE: End of Block interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: A USART interrupt is generated when the EOBF flag is set in the USART_ISR register.

Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 26 RTOIE: Receiver timeout interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An USART interrupt is generated when the RTOF bit is set in the USART_ISR register.

Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Section 25.4: USART implementation on page 627.

Bits 25:21 **DEAT[4:0]**: Driver Enable assertion time

This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit duration, depending on the oversampling rate).

This bit field can only be written when the USART is disabled (UE=0).

Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bits 20:16 **DEDT[4:0]**: Driver Enable de-assertion time

This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit duration, depending on the oversampling rate).

If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.

This bit field can only be written when the USART is disabled (UE=0).

Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 15 OVER8: Oversampling mode

0: Oversampling by 16

1: Oversampling by 8

This bit can only be written when the USART is disabled (UE=0).

Note: In LIN, IrDA and modes, this bit must be kept at reset value.

Bit 14 CMIE: Character match interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register.

Bit 13 MME: Mute mode enable

This bit activates the mute mode function of the USART. when set, the USART can switch between the active and mute modes, as defined by the WAKE bit. It is set and cleared by software.

- 0: Receiver in active mode permanently
- 1: Receiver can switch between mute mode and active mode.

Bit 12 M0: Word length

This bit determines the word length. It is set or cleared by software.

- 0: 1 Start bit, 8 data bits, n stop bits
- 1: 1 Start bit, 9 data bits, n stop bits

Bit 11 WAKE: Receiver wake-up method

This bit determines the USART wake-up method from Mute mode. It is set or cleared by software.

- 0: Idle line
- 1: Address mark

This bit field can only be written when the USART is disabled (UE=0).

Bit 10 PCE: Parity control enable

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

- 0: Parity control disabled
- 1: Parity control enabled

This bit field can only be written when the USART is disabled (UE=0).

Bit 9 PS: Parity selection

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.

- 0: Even parity
- 1: Odd parity

This bit field can only be written when the USART is disabled (UE=0).



RM0313 Rev 7 669/913

Bit 8 PEIE: PE interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: A USART interrupt is generated whenever PE=1 in the USART ISR register

Bit 7 TXEIE: interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: A USART interrupt is generated whenever TXE=1 in the USART_ISR register

Bit 6 TCIE: Transmission complete interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: A USART interrupt is generated whenever TC=1 in the USART_ISR register

Bit 5 RXNEIE: RXNE interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: A USART interrupt is generated whenever ORE=1 or RXNE=1 in the USART_ISR register

Bit 4 IDLEIE: IDLE interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: A USART interrupt is generated whenever IDLE=1 in the USART ISR register

Bit 3 TE: Transmitter enable

This bit enables the transmitter. It is set and cleared by software.

0: Transmitter is disabled

1: Transmitter is enabled

Note: During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to 1. In order to ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.

In Smartcard mode, when TE is set there is a 1 bit-time delay before the transmission starts.

Bit 2 RE: Receiver enable

This bit enables the receiver. It is set and cleared by software.

- 0: Receiver is disabled
- 1: Receiver is enabled and begins searching for a start bit

Bit 1 UESM: USART enable in Stop mode

When this bit is cleared, the USART is not able to wake up the MCU from Stop mode.

When this bit is set, the USART is able to wake up the MCU from Stop mode, provided that the USART clock selection is HSI or LSE in the RCC.

This bit is set and cleared by software.

0: USART not able to wake up the MCU from Stop mode.

1: USART able to wake up the MCU from Stop mode. When this function is active, the clock source for the USART must be HSI or LSE (see Section Reset and clock control (RCC).

Note: It is recommended to set the UESM bit just before entering Stop mode and clear it on exit from Stop mode.

If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 25.4: USART implementation on page 627.

Bit 0 UE: USART enable

When this bit is cleared, the USART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the USART is kept, but all the status flags, in the USART_ISR are set to their default values. This bit is set and cleared by software.

0: USART prescaler and outputs disabled, low-power mode

1: USART enabled

Note: In order to go into low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.

The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.

25.8.2 USART control register 2 (USART_CR2)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADD	[7:4]			ADD	[3:0]		RTOEN	ABRMO	OD[1:0]	ABREN	MSBFI RST	DATAINV	TXINV	RXINV
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 SWAP	14 LINEN	13 STOF		11 CLKEN		9 CPHA	8 LBCL	Res.	6 LBDIE	5 LBDL	4 ADDM7	Res.	Res.	1 Res.	Res.

RM0313 Rev 7 671/913

Bits 31:28 ADD[7:4]: Address of the USART node

This bit-field gives the address of the USART node or a character code to be recognized.

This is used in multiprocessor communication during Mute mode or Stop mode, for wake-up with 7bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. It may also be used for character detection during normal reception. Mute mode inactive (for example, end of block detection in ModBus protocol). In this case, the whole received character (8bit) is compared to the ADD[7:0] value and CMF flag is set on match.

This bit field can only be written when reception is disabled (RE = 0) or the USART is disabled (UE=0)

Bits 27:24 ADD[3:0]: Address of the USART node

This bit-field gives the address of the USART node or a character code to be recognized.

This is used in multiprocessor communication during Mute mode or Stop mode, for wake-up with address mark detection.

This bit field can only be written when reception is disabled (RE = 0) or the USART is disabled (UE=0)

Bit 23 RTOEN: Receiver timeout enable

This bit is set and cleared by software.

0: Receiver timeout feature disabled.

1: Receiver timeout feature enabled.

When this feature is enabled, the RTOF flag in the USART ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).

Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bits 22:21 ABRMOD[1:0]: Auto baud rate mode

These bits are set and cleared by software.

00: Measurement of the start bit is used to detect the baud rate.

01: Falling edge to falling edge measurement. (the received frame must start with a single bit = 1 -> Frame = Start10xxxxxx)

10: 0x7F frame detection.

11: 0x55 frame detection

This bit field can only be written when ABREN = 0 or the USART is disabled (UE=0).

Note: If DATAINV=1 and/or MSBFIRST=1 the patterns must be the same on the line, for example

If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 20 ABREN: Auto baud rate enable

This bit is set and cleared by software.

0: Auto baud rate detection is disabled.

1: Auto baud rate detection is enabled.

Note: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 19 MSBFIRST: Most significant bit first

This bit is set and cleared by software.

0: data is transmitted/received with data bit 0 first, following the start bit.

1: data is transmitted/received with the MSB (bit 7/8/9) first, following the start bit.

This bit field can only be written when the USART is disabled (UE=0).



Bit 18 DATAINV: Binary data inversion

This bit is set and cleared by software.

0: Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L)

1: Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted.

This bit field can only be written when the USART is disabled (UE=0).

Bit 17 **TXINV:** TX pin active level inversion

This bit is set and cleared by software.

0: TX pin signal works using the standard logic levels (V_{DD} =1/idle, Gnd=0/mark)

1: TX pin signal values are inverted. (V_{DD} =0/mark, Gnd=1/idle).

This allows the use of an external inverter on the TX line.

This bit field can only be written when the USART is disabled (UE=0).

Bit 16 RXINV: RX pin active level inversion

This bit is set and cleared by software.

0: RX pin signal works using the standard logic levels (V_{DD} =1/idle, Gnd=0/mark)

1: RX pin signal values are inverted. (V_{DD} =0/mark, Gnd=1/idle).

This allows the use of an external inverter on the RX line.

This bit field can only be written when the USART is disabled (UE=0).

Bit 15 SWAP: Swap TX/RX pins

This bit is set and cleared by software.

0: TX/RX pins are used as defined in standard pinout

1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired connection to another USART.

This bit field can only be written when the USART is disabled (UE=0).

Bit 14 LINEN: LIN mode enable

This bit is set and cleared by software.

0: LIN mode disabled

1: LIN mode enabled

The LIN mode enables the capability to send LIN synchronous breaks (13 low bits) using the SBKRQ bit in the USART_RQR register, and to detect LIN Sync breaks.

This bit field can only be written when the USART is disabled (UE=0).

Note: If the USART does not support LIN mode, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bits 13:12 **STOP[1:0]**: STOP bits

These bits are used for programming the stop bits.

00: 1 stop bit01: 0.5 stop bit10: 2 stop bits11: 1.5 stop bits

This bit field can only be written when the USART is disabled (UE=0).



673/913

Bit 11 CLKEN: Clock enable

This bit allows the user to enable the CK pin.

0: CK pin disabled

1: CK pin enabled

This bit can only be written when the USART is disabled (UE=0).

Note: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

In order to provide correctly the CK clock to the Smartcard when CK is always available When CLKEN = 1, regardless of the UE bit value, the steps below must be respected:

- -UE = 0
- SCEN = 1
- GTPR configuration (If PSC needs to be configured, it is recommended to configure PSC and GT in a single access to USART_ GTPR register).
- CLKEN= 1
- -UE = 1

Bit 10 CPOL: Clock polarity

This bit allows the user to select the polarity of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship

- 0: Steady low value on CK pin outside transmission window
- 1: Steady high value on CK pin outside transmission window

This bit can only be written when the USART is disabled (UE=0).

Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value.

Please refer to Section 25.4: USART implementation on page 627.

Bit 9 CPHA: Clock phase

This bit is used to select the phase of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see *Figure 209* and *Figure 210*)

- 0: The first clock transition is the first data capture edge
- 1: The second clock transition is the first data capture edge

This bit can only be written when the USART is disabled (UE=0).

Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value.

Please refer to Section 25.4: USART implementation on page 627.

Bit 8 LBCL: Last bit clock pulse

This bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the CK pin in synchronous mode.

- 0: The clock pulse of the last data bit is not output to the CK pin
- 1: The clock pulse of the last data bit is output to the CK pin

Caution: The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART CR1 register.

This bit can only be written when the USART is disabled (UE=0).

Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 7 Reserved, must be kept at reset value.

Bit 6 LBDIE: LIN break detection interrupt enable

Break interrupt mask (break detection using break delimiter).

- 0: Interrupt is inhibited
- 1: An interrupt is generated whenever LBDF=1 in the USART_ISR register

Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.



Bit 5 LBDL: LIN break detection length

This bit is for selection between 11 bit or 10 bit break detection.

0: 10-bit break detection

1: 11-bit break detection

This bit can only be written when the USART is disabled (UE=0).

Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 4 ADDM7:7-bit Address Detection/4-bit Address Detection

This bit is for selection between 4-bit address detection or 7-bit address detection.

0: 4-bit address detection

1: 7-bit address detection (in 8-bit data mode)

This bit can only be written when the USART is disabled (UE=0)

Note: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively.

Bits 3:0 Reserved, must be kept at reset value.

Note: The 3 bits (CPOL, CPHA, LBCL) should not be written while the transmitter is enabled.

25.8.3 USART control register 3 (USART_CR3)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WUFIE	WUS1	WUS0	SCARC NT2	SCARC NT1	SCARC NT0	Res.
									rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEP	DEM	DDRE	OVRDI S	ONEBI T	CTSIE	CTSE	RTSE	DMAT	DMAR	SCEN	NACK	HDSEL	IRLP	IREN	EIE

- Bits 31:25 Reserved, must be kept at reset value.
 - Bit 24 Reserved, must be kept at reset value.
 - Bit 23 Reserved, must be kept at reset value.
 - Bit 22 WUFIE: Wake-up from Stop mode interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An USART interrupt is generated whenever WUF=1 in the USART_ISR register

Note: WUFIE must be set before entering in Stop mode.

The WUF interrupt is active only in Stop mode.

If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value.

77

RM0313 Rev 7

675/913

Bits 21:20 WUS[1:0]: Wake-up from Stop mode interrupt flag selection

This bit-field specify the event which activates the WUF (wake-up from Stop mode flag).

00: WUF active on address match (as defined by ADD[7:0] and ADDM7)

01:Reserved.

10: WuF active on Start bit detection

11: WUF active on RXNE.

This bit field can only be written when the USART is disabled (UE=0).

Note: If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value.

Bits 19:17 SCARCNT[2:0]: Smartcard auto-retry count

This bit-field specifies the number of retries in transmit and receive, in Smartcard mode. In transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set).

In reception mode, it specifies the number or erroneous reception trials, before generating a reception error (RXNE and PE bits set).

This bit field must be programmed only when the USART is disabled (UE=0).

When the USART is enabled (UE=1), this bit field may only be written to 0x0, in order to stop retransmission.

0x0: retransmission disabled - No automatic retransmission in transmit mode.

0x1 to 0x7: number of automatic retransmission attempts (before signaling error)

Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 16 Reserved, must be kept at reset value.

Bit 15 **DEP**: Driver enable polarity selection

0: DE signal is active high.

1: DE signal is active low.

This bit can only be written when the USART is disabled (UE=0).

Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 14 **DEM**: Driver enable mode

This bit allows the user to activate the external transceiver control, through the DE signal.

0: DE function is disabled.

1: DE function is enabled. The DE signal is output on the RTS pin.

This bit can only be written when the USART is disabled (UE=0).

Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Section 25.4: USART implementation on page 627.

Bit 13 DDRE: DMA Disable on Reception Error

0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data are transferred (used for Smartcard mode).

1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE before clearing the error flag.

This bit can only be written when the USART is disabled (UE=0).

Note: The reception errors are: parity error, framing error or noise error.



Bit 12 OVRDIS: Overrun Disable

This bit is used to disable the receive overrun detection.

0: Overrun Error Flag, ORE, is set when received data is not read before receiving new data.

1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the USART RDR register.

This bit can only be written when the USART is disabled (UE=0).

Note: This control bit allows checking the communication flow without reading the data.

Bit 11 **ONEBIT**: One sample bit method enable

This bit allows the user to select the sample method. When the one sample bit method is selected the noise detection flag (NF) is disabled.

0: Three sample bit method

1: One sample bit method

This bit can only be written when the USART is disabled (UE=0).

Note: ONEBIT feature applies only to data bits, It does not apply to Start bit.

Bit 10 CTSIE: CTS interrupt enable

0: Interrupt is inhibited

1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register

Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 9 CTSE: CTS enable

0: CTS hardware flow control disabled

1: CTS mode enabled, data is only transmitted when the CTS input is deasserted (tied to 0). If the CTS input is asserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while CTS is asserted, the transmission is postponed until CTS is deasserted.

This bit can only be written when the USART is disabled (UE=0)

Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 8 RTSE: RTS enable

0: RTS hardware flow control disabled

1: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The RTS output is deasserted (pulled to 0) when data can be received.

This bit can only be written when the USART is disabled (UE=0).

Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 7 **DMAT**: DMA enable transmitter

This bit is set/reset by software

- 1: DMA mode is enabled for transmission
- 0: DMA mode is disabled for transmission

Bit 6 DMAR: DMA enable receiver

This bit is set/reset by software

- 1: DMA mode is enabled for reception
- 0: DMA mode is disabled for reception



RM0313 Rev 7 677/913

Bit 5 SCEN: Smartcard mode enable

This bit is used for enabling Smartcard mode.

- 0: Smartcard Mode disabled
- 1: Smartcard Mode enabled

This bit field can only be written when the USART is disabled (UE=0).

Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 4 NACK: Smartcard NACK enable

- 0: NACK transmission in case of parity error is disabled
- 1: NACK transmission during parity error is enabled

This bit field can only be written when the USART is disabled (UE=0).

Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 3 HDSEL: Half-duplex selection

Selection of Single-wire Half-duplex mode

- 0: Half duplex mode is not selected
- 1: Half duplex mode is selected

This bit can only be written when the USART is disabled (UE=0).

Bit 2 IRLP: IrDA low-power

This bit is used for selecting between normal and low-power IrDA modes

- 0: Normal mode
- 1: Low-power mode

This bit can only be written when the USART is disabled (UE=0).

Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 1 IREN: IrDA mode enable

This bit is set and cleared by software.

- 0: IrDA disabled
- 1: IrDA enabled

This bit can only be written when the USART is disabled (UE=0).

Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 0 **EIE**: Error interrupt enable

Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USART_ISR register).

- 0: Interrupt is inhibited
- 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USART_ISR register.



25.8.4 USART baud rate register (USART_BRR)

This register can only be written when the USART is disabled (UE=0). It may be automatically updated by hardware in auto baud rate detection mode.

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							BRR	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw								

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:4 BRR[15:4]

BRR[15:4] = USARTDIV[15:4]

Bits 3:0 BRR[3:0]

When OVER8 = 0, BRR[3:0] = USARTDIV[3:0].

When OVER8 = 1:

BRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.

BRR[3] must be kept cleared.

25.8.5 USART guard time and prescaler register (USART_GTPR)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			GT[7:0]							PSC	[7:0]			
rw	rw	rw	rw												

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:8 GT[7:0]: Guard time value

This bit-field is used to program the Guard time value in terms of number of baud clock periods.

This is used in Smartcard mode. The Transmission Complete flag is set after this guard time value.

This bit field can only be written when the USART is disabled (UE=0).

Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value.

Please refer to Section 25.4: USART implementation on page 627.

Bits 7:0 PSC[7:0]: Prescaler value

In IrDA Low-power and normal IrDA mode:

PSC[7:0] = IrDA Normal and Low-Power Baud Rate

Used for programming the prescaler for dividing the USART source clock to achieve the low-power frequency:

The source clock is divided by the value given in the register (8 significant bits):

00000000: Reserved - do not program this value

0000001: divides the source clock by 1 00000010: divides the source clock by 2

..

In Smartcard mode:

PSC[4:0]: Prescaler value

Used for programming the prescaler for dividing the USART source clock to provide the Smartcard clock.

The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency:

00000: Reserved - do not program this value

00001: divides the source clock by 2 00010: divides the source clock by 4 00011: divides the source clock by 6

...

This bit field can only be written when the USART is disabled (UE=0).

Note: Bits [7:5] must be kept at reset value if Smartcard mode is used.

This bit field is reserved and must be kept at reset value when the Smartcard and IrDA modes are not supported. Please refer to Section 25.4: USART implementation on page 627.

25.8.6 USART receiver timeout register (USART_RTOR)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			BLEN	N[7:0]							RTO[23:16]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RTO	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:24 BLEN[7:0]: Block Length

This bit-field gives the Block length in Smartcard T=1 Reception. Its value equals the number of information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1.

Examples:

BLEN = 0 -> 0 information characters + LEC

BLEN = 1 -> 0 information characters + CRC

BLEN = 255 -> 254 information characters + CRC (total 256 characters))

In Smartcard mode, the Block length counter is reset when TXE=0.

This bit-field can be used also in other modes. In this case, the Block length counter is reset when RE=0 (receiver disabled) and/or when the EOBCF bit is written to 1.

Note: This value can be programmed after the start of the block reception (using the data from the LEN character in the Prologue Field). It must be programmed only once per received block.

Bits 23:0 RTO[23:0]: Receiver timeout value

This bit-field gives the Receiver timeout value in terms of number of bit duration.

In standard mode, the RTOF flag is set if, after the last received character, no new start bit is detected for more than the RTO value.

In Smartcard mode, this value is used to implement the CWT and BWT. See Smartcard section for more details.

In this case, the timeout measurement is done starting from the Start Bit of the last received character.

Note: This value must only be programmed once per received character.

Note:

RTOR can be written on the fly. If the new value is lower than or equal to the counter, the RTOF flag is set.

This register is reserved and forced by hardware to "0x0000000" when the Receiver timeout feature is not supported. Please refer to Section 25.4: USART implementation on page 627.

25.8.7 USART request register (USART RQR)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	Res.	5 Res.		3 RXFRQ	2 MMRQ	1 SBKRQ	0 ABRRQ



Bits 31:5 Reserved, must be kept at reset value.

Bit 4 TXFRQ: Transmit data flush request

Writing 1 to this bit sets the TXE flag.

This allows to discard the transmit data. This bit must be used only in Smartcard mode, when data has not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register.

If the USART does not support smartcard mode, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 3 RXFRQ: Receive data flush request

Writing 1 to this bit clears the RXNE flag.

This allows to discard the received data without reading it, and avoid an overrun condition.

Bit 2 MMRQ: Mute mode request

Writing 1 to this bit puts the USART in mute mode and sets the RWU flag.

Bit 1 SBKRQ: Send break request

Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.

Note: In the case the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit.

Bit 0 ABRRQ: Auto baud rate request

Writing 1 to this bit resets the ABRF and ABRE flags in the USART_ISR and request an automatic baud rate measurement on the next received data frame.

Note: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

25.8.8 USART interrupt and status register (USART_ISR)

Address offset: 0x1C

Reset value: 0x0200 00C0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	REACK	TEACK	WUF	RWU	SBKF	CMF	BUSY						
									r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ABRF	ABRE	Res.	EOBF	RTOF	CTS	CTSIF	LBDF	TXE	TC	RXNE	IDLE	ORE	NF	FE	PE

Bits 31:25 Reserved, must be kept at reset value.

Bits 24:23 Reserved, must be kept at reset value.

Bit 22 REACK: Receive enable acknowledge flag

This bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART.

When the wake-up from Stop mode is supported, the REACK flag can be used to verify that the USART is ready for reception before entering Stop mode.

Bit 21 **TEACK**: Transmit enable acknowledge flag

This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART.

It can be used when an idle frame request is generated by writing TE=0, followed by TE=1 in the USART CR1 register, in order to respect the TE=0 minimum period.

Bit 20 WUF: Wake-up from Stop mode flag

This bit is set by hardware, when a wake-up event is detected. The event is defined by the WUS bit field. It is cleared by software, writing a 1 to the WUCF in the USART_ICR register.

An interrupt is generated if WUFIE=1 in the USART CR3 register.

Note: When UESM is cleared, WUF flag is also cleared.

The WUF interrupt is active only in Stop mode.

If the USART does not support the wake-up from Stop feature, this bit is reserved and kept at reset value.

Bit 19 RWU: Receiver wake-up from Mute mode

This bit indicates if the USART is in mute mode. It is cleared/set by hardware when a wake-up/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART CR1 register.

When wake-up on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART RQR register.

- 0: Receiver in active mode
- 1: Receiver in mute mode

Bit 18 SBKF: Send break flag

This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_RQR register. It is automatically reset by hardware during the stop bit of break transmission.

- 0: No break character is transmitted
- 1: Break character is transmitted

Bit 17 CMF: Character match flag

This bit is set by hardware, when the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.

An interrupt is generated if CMIE=1in the USART CR1 register.

- 0: No Character match detected
- 1: Character Match detected

Bit 16 BUSY: Busy flag

This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not).

- 0: USART is idle (no reception)
- 1: Reception on going



RM0313 Rev 7 683/913

Bit 15 ABRF: Auto baud rate flag

This bit is set by hardware when the automatic baud rate has been set (RXNE will also be set, generating an interrupt if RXNEIE = 1) or when the auto baud rate operation was completed without success (ABRE=1) (ABRE, RXNE and FE are also set in this case) It is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.

Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value.

Bit 14 ABRE: Auto baud rate error

This bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed)

It is cleared by software, by writing 1 to the ABRRQ bit in the USART RQR register.

Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value.

Bit 13 Reserved, must be kept at reset value.

Bit 12 EOBF: End of block flag

This bit is set by hardware when a complete block has been received (for example T=1 Smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4.

An interrupt is generated if EOBIE = 1 in the USART CR1 register.

It is cleared by software, writing 1 to EOBCF in the USART_ICR register.

0: End of Block not reached

1: End of Block (number of characters) reached

Note: If Smartcard mode is not supported, this bit is reserved and kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 11 RTOF: Receiver timeout

This bit is set by hardware when the timeout value, programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.

An interrupt is generated if RTOIE=1 in the USART_CR1 register.

In Smartcard mode, the timeout corresponds to the CWT or BWT timings.

0: Timeout value not reached

1: Timeout value reached without any data reception

Note: If a time equal to the value programmed in RTOR register separates 2 characters, RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, depending on the oversampling method), RTOF flag is set.

The counter counts even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already elapsed when RE is set, then RTOF is set.

If the USART does not support the Receiver timeout feature, this bit is reserved and kept at reset value.

Bit 10 CTS: CTS flag

This bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.

0: CTS line set

1: CTS line reset

Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value.

Bit 9 CTSIF: CTS interrupt flag

This bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register.

An interrupt is generated if CTSIE=1 in the USART CR3 register.

0: No change occurred on the CTS status line

1: A change occurred on the CTS status line

Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value.

Bit 8 LBDF: LIN break detection flag

This bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART ICR.

An interrupt is generated if LBDIE = 1 in the USART_CR2 register.

0: LIN Break not detected

1: LIN break detected

Note: If the USART does not support LIN mode, this bit is reserved and kept at reset value.

Please refer to Section 25.4: USART implementation on page 627.

Bit 7 **TXE**: Transmit data register empty

This bit is set by hardware when the content of the USART_TDR register has been transferred into the shift register. It is cleared by a write to the USART_TDR register.

The TXE flag can also be cleared by writing 1 to the TXFRQ in the USART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of transmission failure).

An interrupt is generated if the TXEIE bit =1 in the USART CR1 register.

0: data is not transferred to the shift register

1: data is transferred to the shift register)

Note: This bit is used during single buffer transmission.

Bit 6 TC: Transmission complete

This bit is set by hardware if the transmission of a frame containing data is complete and if TXE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.

An interrupt is generated if TCIE=1 in the USART_CR1 register.

0: Transmission is not complete

1: Transmission is complete

Note: If TE bit is reset and no transmission is on going, the TC bit is set immediately.

Bit 5 RXNE: Read data register not empty

This bit is set by hardware when the content of the RDR shift register has been transferred to the USART_RDR register. It is cleared by a read to the USART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.

An interrupt is generated if RXNEIE=1 in the USART_CR1 register.

0: data is not received

1: Received data is ready to be read.



RM0313 Rev 7 685/913

Bit 4 IDLE: Idle line detected

This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE=1 in the USART CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.

0: No Idle line is detected

1: Idle line is detected

Note: The IDLE bit will not be set again until the RXNE bit has been set (i.e. a new idle line occurs).

If mute mode is enabled (MME=1), IDLE is set if the USART is not mute (RWU=0), whatever the mute mode selected by the WAKE bit. If RWU=1, IDLE is not set.

Bit 3 ORE: Overrun error

This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the RDR register while RXNE=1. It is cleared by a software, writing 1 to the ORECF, in the USART ICR register.

An interrupt is generated if RXNEIE=1 in the USART CR1 register, or EIE = 1 in the USART CR3 register.

0: No overrun error

1: Overrun error is detected

Note: When this bit is set, the RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multibuffer communication if the EIE bit is set.

This bit is permanently forced to 0 (no overrun detection) when the OVRDIS bit is set in the USART_CR3 register.

Bit 2 NF: START bit Noise detection flag

This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART ICR register.

0: No noise is detected

1: Noise is detected

Note: This bit does not generate an interrupt as it appears at the same time as the RXNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multibuffer communication if the EIE bit is set.

Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (Refer to Section 25.5.5: Tolerance of the USART receiver to clock deviation on page 642).

Bit 1 FE: Framing error

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).

An interrupt is generated if EIE = 1 in the USART CR3 register.

0: No Framing error is detected

1: Framing error or break character is detected

Bit 0 PE: Parity error

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART ICR register.

An interrupt is generated if PEIE = 1 in the USART CR1 register.

0: No parity error

1: Parity error



25.8.9 USART interrupt flag clear register (USART_ICR)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WUCF	Res.	Res.	CMCF	Res.
											rc_w1			rc_w1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	T	11 RTOCF			8 LBDCF	7 Res.	6 TCCF		4 IDLECF	3 ORECF	2 NCF	1 FECF	0 PECF

Bits 31:21 Reserved, must be kept at reset value.

Bit 20 WUCF: Wake-up from Stop mode clear flag

Writing 1 to this bit clears the WUF flag in the USART ISR register.

Note: If the USART does not support the wake-up from Stop feature, this bit is reserved and must be kept at reset value.

Bits 19:18 Reserved, must be kept at reset value.

Bit 17 CMCF: Character match clear flag

Writing 1 to this bit clears the CMF flag in the USART_ISR register.

Bits 16:13 Reserved, must be kept at reset value.

Bit 12 EOBCF: End of block clear flag

Writing 1 to this bit clears the EOBF flag in the USART_ISR register.

Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 11 RTOCF: Receiver timeout clear flag

Writing 1 to this bit clears the RTOF flag in the USART_ISR register.

Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 10 Reserved, must be kept at reset value.

Bit 9 CTSCF: CTS clear flag

Writing 1 to this bit clears the CTSIF flag in the USART_ISR register.

Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 8 LBDCF: LIN break detection clear flag

Writing 1 to this bit clears the LBDF flag in the USART ISR register.

Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Please refer to Section 25.4: USART implementation on page 627.

Bit 7 Reserved, must be kept at reset value.

Bit 6 TCCF: Transmission complete clear flag

Writing 1 to this bit clears the TC flag in the USART_ISR register.

Bit 5 Reserved, must be kept at reset value.

Bit 4 IDLECF: Idle line detected clear flag

Writing 1 to this bit clears the IDLE flag in the USART_ISR register.



RM0313 Rev 7 687/913

Bit 3 ORECF: Overrun error clear flag

Writing 1 to this bit clears the ORE flag in the USART_ISR register.

Bit 2 NCF: Noise detected clear flag

Writing 1 to this bit clears the NF flag in the USART_ISR register.

Bit 1 FECF: Framing error clear flag

Writing 1 to this bit clears the FE flag in the USART ISR register.

Bit 0 **PECF**: Parity error clear flag

Writing 1 to this bit clears the PE flag in the USART ISR register.

25.8.10 USART receive data register (USART_RDR)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.					RDR[8:0]										
							r	r	r	r	r	r	r	r	r

Bits 31:9 Reserved, must be kept at reset value.

Bits 8:0 RDR[8:0]: Receive data value

Contains the received data character.

The RDR register provides the parallel interface between the input shift register and the internal bus (see *Figure 197*).

When receiving with the parity enabled, the value read in the MSB bit is the received parity bit

25.8.11 USART transmit data register (USART TDR)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8	7	6	5	4 TDR[8:0]		2	1	0

Bits 31:9 Reserved, must be kept at reset value.

Bits 8:0 TDR[8:0]: Transmit data value

Contains the data character to be transmitted.

The TDR register provides the parallel interface between the internal bus and the output shift register (see *Figure 197*).

When transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity.

Note: This register must be written only when TXE=1.

25.8.12 USART register map

The table below gives the USART register map and reset values.

Table 93. USART register map and reset values

					_	_			_			_				•							_		_								
Offset	Register name reset value	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x00	USART_CR1	Res.	Res.	Res.	M	EOBIE	RTOIE	DEAT4	DEAT3	DEAT2	DEAT1	DEAT0	DEDT4	DEDT3	DEDT2	DEDT1	DEDT0	OVER8	CMIE	MME	MO	WAKE	PCE	PS	PEIE	TXEIE	TCIE	RXNEIE	IDLEIE	TE	RE	UESM	UE
	Reset value				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	USART_CR2	A	ADD)[7:4	1]	Þ	ADD	0:8])]	RTOEN	ABRMOD1	ABRMOD0	ABREN	MSBFIRST	DATAINV	TXINV	RXINV	SWAP	LINEN	ST [1:	OP :0]	CLKEN	CPOL	CPHA	LBCL	Res.	LBDIE	LBDL	ADDM7	Res.	Res.	Res.	Res.
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0				
0x08	USART_CR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WUFIE	311170			SCARCNT2:0]		Res.	DEP	DEM	DDRE	OVRDIS	ONEBIT	CTSIE	CTSE	RTSE	DMAT	DMAR	SCEN	NACK	HDSEL	IRLP	IREN	EIE
	Reset value										0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	USART_BRR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							В	RR[15:0	0]						
0.00	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	USART_GTPR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				GT[7:0]						F	PSC	[7:C)]		
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	USART_RTOR			В	LEN	N[7:	0]													R	OTS	23:0)]										
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	USART_RQR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXFRQ	RXFRQ	MMRQ	SBKRQ	ABRRQ
	Reset value																												0	0	0	0	0



RM0313 Rev 7

Table 93. USART register map and reset values (continued)

								_	_	<u> </u>	_			_		_	_						_					_		_			
Offset	Register name reset value	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x1C	USART_ISR	Res.	REACK	TEACK	WUF	RWU	SBKF	CMF	BUSY	ABRF	ABRE	Res.	EOBF	RTOF	CTS	CTSIF	LBDF	TXE	TC	RXNE	IDLE	ORE	NF	FE	PE								
	Reset value										0	0	0	0	0	0	0	0	0		0	0	0	0	0	1	1	0	0	0	0	0	0
0x20	USART_ICR	Res.	Res.	Res.	WUCF	Res.	Res.	CMCF	Res.	Res.	Res.	Res.	EOBCF	RTOCF	Res.	CTSCF	LBDCF	Res.	TCCF	Res.	IDLECF	ORECF	NCF	FECF	PECF								
	Reset value												0			0					0	0		0	0		0		0	0	0	0	0
0x24	USART_RDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				RE)R[8	3:0]											
	Reset value																								Х	Х	Х	Χ	Х	Χ	Χ	Х	Х
0x28	USART_TDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				TC)R[8	3:0]											
	Reset value																								Х	Х	Х	Χ	Х	Χ	Х	Х	Х

Refer to Section 2.2 on page 40 for the register boundary addresses.



Serial peripheral interface / integrated interchip sound (SPI/I2S)

26.1 Introduction

The SPI/I²S interface can be used to communicate with external devices using the SPI protocol or the I²S audio protocol. SPI or I²S mode is selectable by software. SPI Motorola mode is selected by default after a device reset.

The serial peripheral interface (SPI) protocol supports half-duplex, full-duplex and simplex synchronous, serial communication with external devices. The interface can be configured as master and in this case it provides the communication clock (SCK) to the external slave device. The interface is also capable of operating in multimaster configuration.

The integrated interchip sound (I^2S) protocol is also a synchronous serial communication interface. It can operate in slave or master mode with half-duplex communication. Full-duplex operations are possible by combining two I2S blocks. It can address four different audio standards including the Philips I^2S standard, the MSB- and LSB-justified standards and the PCM standard.

26.2 SPI main features

- Master or slave operation
- Full-duplex synchronous transfers on three lines
- Half-duplex synchronous transfer on two lines (with bidirectional data line)
- Simplex synchronous transfers on two lines (with unidirectional data line)
- 4 to 16-bit data size selection
- Multimaster mode capability
- 8 master mode baud rate prescalers up to f_{PCLK}/2
- Slave mode frequency up to f_{PCLK}/2.
- NSS management by hardware or software for both master and slave: dynamic change of master/slave operations
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- SPI Motorola support
- Hardware CRC feature for reliable communication:
 - CRC value can be transmitted as last byte in Tx mode
 - Automatic CRC error checking for last received byte
- Master mode fault, overrun flags with interrupt capability
- CRC Error flag
- Two 32-bit embedded Rx and Tx FIFOs with DMA capability
- Enhanced TI and NSS pulse modes support



26.3 I2S main features

- Half-duplex communication (only transmitter or receiver)
- Master or slave operations
- 8-bit programmable linear prescaler to reach accurate audio sample frequencies (from 8 kHz to 192 kHz)
- Data format may be 16-bit, 24-bit or 32-bit
- Packet frame is fixed to 16-bit (16-bit data frame) or 32-bit (16-bit, 24-bit, 32-bit data frame) by audio channel
- Programmable clock polarity (steady state)
- Underrun flag in slave transmission mode, overrun flag in reception mode (master and slave) and Frame Error Flag in reception and transmitter mode (slave only)
- 16-bit register for transmission and reception with one data register for both channel sides
- Supported I²S protocols:
 - I²S Philips standard
 - MSB-justified standard (left-justified)
 - LSB-justified standard (right-justified)
 - PCM standard (with short and long frame synchronization on 16-bit channel frame or 16-bit data frame extended to 32-bit channel frame)
- Data direction is always MSB first
- DMA capability for transmission and reception (16-bit wide)
- Master clock can be output to drive an external audio component. The ratio is fixed at 256 × f_s for all I2S modes, and to 128 x f_s for all PCM modes (where f_s is the audio sampling frequency).

26.4 SPI/I2S implementation

The following table describes all the SPI instances and their features embedded in the devices.

26.5 SPI functional description

26.5.1 General description

The SPI allows synchronous, serial communication between the MCU and external devices. Application software can manage the communication by polling the status flag or using dedicated SPI interrupt. The main elements of SPI and their interactions are shown in the following block diagram *Figure 222*.




Figure 222. SPI block diagram

Four I/O pins are dedicated to SPI communication with external devices.

- **MISO:** Master In / Slave Out data. In the general case, this pin is used to transmit data in slave mode and receive data in master mode.
- MOSI: Master Out / Slave In data. In the general case, this pin is used to transmit data in master mode and receive data in slave mode.
- SCK: Serial Clock output pin for SPI masters and input pin for SPI slaves.
- **NSS:** Slave select pin. Depending on the SPI and NSS settings, this pin can be used to either:
 - select an individual slave device for communication
 - synchronize the data frame or
 - detect a conflict between multiple masters

See Section 26.5.5: Slave select (NSS) pin management for details.

The SPI bus allows the communication between one master device and one or more slave devices. The bus consists of at least two wires - one for the clock signal and the other for synchronous data transfer. Other signals can be added depending on the data exchange between SPI nodes and their slave select signal management.

26.5.2 Communications between one master and one slave

The SPI allows the MCU to communicate using different configurations, depending on the device targeted and the application requirements. These configurations use 2 or 3 wires (with software NSS management) or 3 or 4 wires (with hardware NSS management). Communication is always initiated by the master.



Full-duplex communication

By default, the SPI is configured for full-duplex communication. In this configuration, the shift registers of the master and slave are linked using two unidirectional lines between the MOSI and the MISO pins. During SPI communication, data is shifted synchronously on the SCK clock edges provided by the master. The master transmits the data to be sent to the slave via the MOSI line and receives data from the slave via the MISO line. When the data frame transfer is complete (all the bits are shifted) the information between the master and slave is exchanged.




Figure 223. Full-duplex single master/ single slave application

The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the
pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and
slave. For more details see Section 26.5.5: Slave select (NSS) pin management.

Half-duplex communication

The SPI can communicate in half-duplex mode by setting the BIDIMODE bit in the SPIx_CR1 register. In this configuration, one single cross connection line is used to link the shift registers of the master and slave together. During this communication, the data is synchronously shifted between the shift registers on the SCK clock edge in the transfer direction selected reciprocally by both master and slave with the BDIOE bit in their SPIx_CR1 registers. In this configuration, the master's MISO pin and the slave's MOSI pin are free for other application uses and act as GPIOs.




Figure 224. Half-duplex single master/ single slave application

- The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the
 pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and
 slave. For more details see Section 26.5.5: Slave select (NSS) pin management.
- 2. In this configuration, the master's MISO pin and the slave's MOSI pin can be used as GPIOs.
- 3. A critical situation can happen when communication direction is changed not synchronously between two




nodes working at bidirectionnal mode and new transmitter accesses the common data line while former transmitter still keeps an opposite value on the line (the value depends on SPI configuration and communication data). Both nodes then fight while providing opposite output levels on the common line temporary till next node changes its direction settings correspondingly, too. It is suggested to insert a serial resistance between MISO and MOSI pins at this mode to protect the outputs and limit the current blowing between them at this situation.

Simplex communications

The SPI can communicate in simplex mode by setting the SPI in transmit-only or in receive-only using the RXONLY bit in the SPIx_CR1 register. In this configuration, only one line is used for the transfer between the shift registers of the master and slave. The remaining MISO and MOSI pins pair is not used for communication and can be used as standard GPIOs.

- Transmit-only mode (RXONLY=0): The configuration settings are the same as for full-duplex. The application has to ignore the information captured on the unused input pin. This pin can be used as a standard GPIO.
- Receive-only mode (RXONLY=1): The application can disable the SPI output function by setting the RXONLY bit. In slave configuration, the MISO output is disabled and the pin can be used as a GPIO. The slave continues to receive data from the MOSI pin while its slave select signal is active (see 26.5.5: Slave select (NSS) pin management). Received data events appear depending on the data buffer configuration. In the master configuration, the MOSI output is disabled and the pin can be used as a GPIO. The clock signal is generated continuously as long as the SPI is enabled. The only way to stop the clock is to clear the RXONLY bit or the SPE bit and wait until the incoming pattern from the MISO pin is finished and fills the data buffer structure, depending on its configuration.

Figure 225. Simplex single master/single slave application (master in transmit-only/slave in receive-only mode)



- The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the
 pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and
 slave. For more details see Section 26.5.5: Slave select (NSS) pin management.
- An accidental input information is captured at the input of transmitter Rx shift register. All the events associated with the transmitter receive flow must be ignored in standard transmit only mode (e.g. OVR flag).
- 3. In this configuration, both the MISO pins can be used as GPIOs.

Note:

Any simplex communication can be alternatively replaced by a variant of the half-duplex communication with a constant setting of the transaction direction (bidirectional mode is enabled while BDIO bit is not changed).



RM0313 Rev 7 695/913

26.5.3 Standard multislave communication

In a configuration with two or more independent slaves, the master uses GPIO pins to manage the chip select lines for each slave (see *Figure 226*). The master must select one of the slaves individually by pulling low the GPIO connected to the slave NSS input. When this is done, a standard master and dedicated slave communication is established.




Figure 226. Master and three independent slaves

- NSS pin is not used on master side at this configuration. It has to be managed internally (SSM=1, SSI=1) to prevent any MODF error.
- As MISO pins of the slaves are connected together, all slaves must have the GPIO configuration of their MISO pin set as alternate function open-drain (see I/O alternate function input/output section (GPIO)).

26.5.4 Multimaster communication

Unless SPI bus is not designed for a multimaster capability primarily, the user can use build in feature which detects a potential conflict between two nodes trying to master the bus at the same time. For this detection, NSS pin is used configured at hardware input mode.



The connection of more than two SPI nodes working at this mode is impossible as only one node can apply its output on a common data line at time.

When nodes are non active, both stay at slave mode by default. Once one node wants to overtake control on the bus, it switches itself into master mode and applies active level on the slave select input of the other node via dedicated GPIO pin. After the session is completed, the active slave select signal is released and the node mastering the bus temporary returns back to passive slave mode waiting for next session start.

If potentially both nodes raised their mastering request at the same time a bus conflict event appears (see mode fault MODF event). Then the user can apply some simple arbitration process (e.g. to postpone next attempt by predefined different time-outs applied at both nodes).




Figure 227. Multimaster application

 The NSS pin is configured at hardware input mode at both nodes. Its active level enables the MISO line output control as the passive node is configured as a slave.

26.5.5 Slave select (NSS) pin management

In slave mode, the NSS works as a standard "chip select" input and lets the slave communicate with the master. In master mode, NSS can be used either as output or input. As an input it can prevent multimaster bus collision, and as an output it can drive a slave select signal of a single slave.

Hardware or software slave select management can be set using the SSM bit in the SPIx_CR1 register:

- Software NSS management (SSM = 1): in this configuration, slave select information is driven internally by the SSI bit value in register SPIx_CR1. The external NSS pin is free for other application uses.
- Hardware NSS management (SSM = 0): in this case, there are two possible configurations. The configuration used depends on the NSS output configuration (SSOE bit in register SPIx_CR1).
 - NSS output enable (SSM=0,SSOE = 1): this configuration is only used when the MCU is set as master. The NSS pin is managed by the hardware. The NSS signal is driven low as soon as the SPI is enabled in master mode (SPE=1), and is kept low until the SPI is disabled (SPE =0). A pulse can be generated between



- continuous communications if NSS pulse mode is activated (NSSP=1). The SPI cannot work in multimaster configuration with this NSS setting.
- NSS output disable (SSM=0, SSOE = 0): if the microcontroller is acting as the master on the bus, this configuration allows multimaster capability. If the NSS pin is pulled low in this mode, the SPI enters master mode fault state and the device is automatically reconfigured in slave mode. In slave mode, the NSS pin works as a standard "chip select" input and the slave is selected while NSS line is at low level.




Figure 228. Hardware/software slave select management

26.5.6 Communication formats

During SPI communication, receive and transmit operations are performed simultaneously. The serial clock (SCK) synchronizes the shifting and sampling of the information on the data lines. The communication format depends on the clock phase, the clock polarity and the data frame format. To be able to communicate together, the master and slaves devices must follow the same communication format.

Clock phase and polarity controls

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits in the SPIx_CR1 register. The CPOL (clock polarity) bit controls the idle state value of the clock when no data is being transferred. This bit affects both master and slave modes. If CPOL is reset, the SCK pin has a low-level idle state. If CPOL is set, the SCK pin has a high-level idle state.



If the CPHA bit is set, the second edge on the SCK pin captures the first data bit transacted (falling edge if the CPOL bit is reset, rising edge if the CPOL bit is set). Data are latched on each occurrence of this clock transition type. If the CPHA bit is reset, the first edge on the SCK pin captures the first data bit transacted (falling edge if the CPOL bit is set, rising edge if the CPOL bit is reset). Data are latched on each occurrence of this clock transition type.

The combination of CPOL (clock polarity) and CPHA (clock phase) bits selects the data capture clock edge.

Figure 229, shows an SPI full-duplex transfer with the four combinations of the CPHA and CPOL bits.

Note:

Prior to changing the CPOL/CPHA bits the SPI must be disabled by resetting the SPE bit. The idle state of SCK must correspond to the polarity selected in the SPIx CR1 register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).





Figure 229. Data clock timing diagram

1. The order of data bits depends on LSBFIRST bit setting.

Data frame format

The SPI shift register can be set up to shift out MSB-first or LSB-first, depending on the value of the LSBFIRST bit. The data frame size is chosen by using the DS bits. It can be set from 4-bit up to 16-bit length and the setting applies for both transmission and reception. Whatever the selected data frame size, read access to the FIFO must be aligned with the FRXTH level. When the SPIx DR register is accessed, data frames are always right-aligned into either a byte (if the data fits into a byte) or a half-word (see Figure 230). During communication, only bits within the data frame are clocked and transferred.

Figure 230. Data alignment when data length is not equal to 8-bit or 16-bit



The minimum data length is 4 bits. If a data length of less than 4 bits is selected, it is forced Note: to an 8-bit data frame size.

26.5.7 Configuration of SPI

The configuration procedure is almost the same for master and slave. For specific mode setups, follow the dedicated sections. When a standard communication is to be initialized, perform these steps:

- Write proper GPIO registers: Configure GPIO for MOSI, MISO and SCK pins.
- Write to the SPI_CR1 register:
 - Configure the serial clock baud rate using the BR[2:0] bits (Note: 4).
 - Configure the CPOL and CPHA bits combination to define one of the four relationships between the data transfer and the serial clock (CPHA must be cleared in NSSP mode). (Note: 2 - except the case when CRC is enabled at TI mode).
 - Select simplex or half-duplex mode by configuring RXONLY or BIDIMODE and BIDIOE (RXONLY and BIDIMODE cannot be set at the same time).
 - d) Configure the LSBFIRST bit to define the frame format (Note: 2).
 - Configure the CRCL and CRCEN bits if CRC is needed (while SCK clock signal is at idle state).
 - f) Configure SSM and SSI (Notes: 2 & 3).
 - Configure the MSTR bit (in multimaster NSS configuration, avoid conflict state on



NSS if master is configured to prevent MODF error).

- 3. Write to SPI_CR2 register:
 - a) Configure the DS[3:0] bits to select the data length for the transfer.
 - b) Configure SSOE (Notes: 1 & 2 & 3).
 - c) Set the FRF bit if the TI protocol is required (keep NSSP bit cleared in TI mode).
 - d) Set the NSSP bit if the NSS pulse mode between two data units is required (keep CHPA and TI bits cleared in NSSP mode).
 - e) Configure the FRXTH bit. The RXFIFO threshold must be aligned to the read access size for the SPIx_DR register.
 - f) Initialize LDMA_TX and LDMA_RX bits if DMA is used in packed mode.
- 4. Write to SPI_CRCPR register: Configure the CRC polynomial if needed.
- 5. Write proper DMA registers: Configure DMA streams dedicated for SPI Tx and Rx in DMA registers if the DMA streams are used.

Note:

- (1) Step is not required in slave mode.
- (2) Step is not required in TI mode.
- (3) Step is not required in NSSP mode.
- (4) The step is not required in slave mode except slave working at TI mode

26.5.8 Procedure for enabling SPI

It is recommended to enable the SPI slave before the master sends the clock. If not, undesired data transmission might occur. The data register of the slave must already contain data to be sent before starting communication with the master (either on the first edge of the communication clock, or before the end of the ongoing communication if the clock signal is continuous). The SCK signal must be settled at an idle state level corresponding to the selected polarity before the SPI slave is enabled.

The master at full-duplex (or in any transmit-only mode) starts to communicate when the SPI is enabled and TXFIFO is not empty, or with the next write to TXFIFO.

In any master receive only mode (RXONLY = 1 or BIDIMODE = 1 & BIDIOE = 0), master starts to communicate and the clock starts running immediately after SPI is enabled.

For handling DMA, follow the dedicated section.

26.5.9 Data transmission and reception procedures

RXFIFO and TXFIFO

All SPI data transactions pass through the 32-bit embedded FIFOs. This enables the SPI to work in a continuous flow, and prevents overruns when the data frame size is short. Each direction has its own FIFO called TXFIFO and RXFIFO. These FIFOs are used in all SPI modes except for receiver-only mode (slave or master) with CRC calculation enabled (see Section 26.5.14: CRC calculation).

The handling of FIFOs depends on the data exchange mode (duplex, simplex), data frame format (number of bits in the frame), access size performed on the FIFO data registers (8-bit or 16-bit), and whether or not data packing is used when accessing the FIFOs (see Section 26.5.13: TI mode).



RM0313 Rev 7 701/913

A read access to the SPIx_DR register returns the oldest value stored in RXFIFO that has not been read yet. A write access to the SPIx_DR stores the written data in the TXFIFO at the end of a send queue. The read access must be always aligned with the RXFIFO threshold configured by the FRXTH bit in SPIx_CR2 register. FTLVL[1:0] and FRLVL[1:0] bits indicate the current occupancy level of both FIFOs.

A read access to the SPIx_DR register must be managed by the RXNE event. This event is triggered when data is stored in RXFIFO and the threshold (defined by FRXTH bit) is reached. When RXNE is cleared, RXFIFO is considered to be empty. In a similar way, write access of a data frame to be transmitted is managed by the TXE event. This event is triggered when the TXFIFO level is less than or equal to half of its capacity. Otherwise TXE is cleared and the TXFIFO is considered as full. In this way, RXFIFO can store up to four data frames, whereas TXFIFO can only store up to three when the data frame format is not greater than 8 bits. This difference prevents possible corruption of 3x 8-bit data frames already stored in the TXFIFO when software tries to write more data in 16-bit mode into TXFIFO. Both TXE and RXNE events can be polled or handled by interrupts. See Figure 232 through Figure 235.

Another way to manage the data exchange is to use DMA (see *Communication using DMA* (direct memory addressing)).

If the next data is received when the RXFIFO is full, an overrun event occurs (see description of OVR flag at *Section 26.5.10: SPI status flags*). An overrun event can be polled or handled by an interrupt.

The BSY bit being set indicates ongoing transaction of a current data frame. When the clock signal runs continuously, the BSY flag stays set between data frames at master but becomes low for a minimum duration of one SPI clock at slave between each data frame transfer.

Sequence handling

A few data frames can be passed at single sequence to complete a message. When transmission is enabled, a sequence begins and continues while any data is present in the TXFIFO of the master. The clock signal is provided continuously by the master until TXFIFO becomes empty, then it stops waiting for additional data.

In receive-only modes, half-duplex (BIDIMODE=1, BIDIOE=0) or simplex (BIDIMODE=0, RXONLY=1) the master starts the sequence immediately when both SPI is enabled and receive-only mode is activated. The clock signal is provided by the master and it does not stop until either SPI or receive-only mode is disabled by the master. The master receives data frames continuously up to this moment.

While the master can provide all the transactions in continuous mode (SCK signal is continuous) it has to respect slave capability to handle data flow and its content at anytime. When necessary, the master must slow down the communication and provide either a slower clock or separate frames or data sessions with sufficient delays. Be aware there is no underflow error signal for master or slave in SPI mode, and data from the slave is always transacted and processed by the master even if the slave could not prepare it correctly in time. It is preferable for the slave to use DMA, especially when data frames are shorter and bus rate is high.

Each sequence must be encased by the NSS pulse in parallel with the multislave system to select just one of the slaves for communication. In a single slave system it is not necessary to control the slave with NSS, but it is often better to provide the pulse here too, to



synchronize the slave with the beginning of each data sequence. NSS can be managed by both software and hardware (see *Section 26.5.5: Slave select (NSS) pin management*).

When the BSY bit is set it signifies an ongoing data frame transaction. When the dedicated frame transaction is finished, the RXNE flag is raised. The last bit is just sampled and the complete data frame is stored in the RXFIFO.

Procedure for disabling the SPI

When SPI is disabled, it is mandatory to follow the disable procedures described in this paragraph. It is important to do this before the system enters a low-power mode when the peripheral clock is stopped. Ongoing transactions can be corrupted in this case. In some modes the disable procedure is the only way to stop continuous communication running.

Master in full-duplex or transmit only mode can finish any transaction when it stops providing data for transmission. In this case, the clock stops after the last data transaction. Special care must be taken in packing mode when an odd number of data frames are transacted to prevent some dummy byte exchange (refer to *Data packing* section). Before the SPI is disabled in these modes, the user must follow standard disable procedure. When the SPI is disabled at the master transmitter while a frame transaction is ongoing or next data frame is stored in TXFIFO, the SPI behavior is not guaranteed.

When the master is in any receive only mode, the only way to stop the continuous clock is to disable the peripheral by SPE=0. This must occur in specific time window within last data frame transaction just between the sampling time of its first bit and before its last bit transfer starts (in order to receive a complete number of expected data frames and to prevent any additional "dummy" data reading after the last valid data frame). Specific procedure must be followed when disabling SPI in this mode.

Data received but not read remains stored in RXFIFO when the SPI is disabled, and must be processed the next time the SPI is enabled, before starting a new sequence. To prevent having unread data, ensure that RXFIFO is empty when disabling the SPI, by using the correct disabling procedure, or by initializing all the SPI registers with a software reset via the control of a specific register dedicated to peripheral reset (see the SPIiRST bits in the RCC APBiRSTR registers).

Standard disable procedure is based on pulling BSY status together with FTLVL[1:0] to check if a transmission session is fully completed. This check can be done in specific cases, too, when it is necessary to identify the end of ongoing transactions, for example:

- When NSS signal is managed by software and master has to provide proper end of NSS pulse for slave, or
- When transactions' streams from DMA or FIFO are completed while the last data frame or CRC frame transaction is still ongoing in the peripheral bus.

The correct disable procedure is (except when receive only mode is used):

- 1. Wait until FTLVL[1:0] = 00 (no more data to transmit).
- 2. Wait until BSY=0 (the last data frame is processed).
- 3. Disable the SPI (SPE=0).
- Read data until FRLVL[1:0] = 00 (read all the received data).

The correct disable procedure for certain receive only modes is:



RM0313 Rev 7 703/913

- Interrupt the receive flow by disabling SPI (SPE=0) in the specific time window while the last data frame is ongoing.
- 2. Wait until BSY=0 (the last data frame is processed).
- Read data until FRLVL[1:0] = 00 (read all the received data).

Note:

If packing mode is used and an odd number of data frames with a format less than or equal to 8 bits (fitting into one byte) has to be received, FRXTH must be set when FRLVL[1:0] = 01, in order to generate the RXNE event to read the last odd data frame and to keep good FIFO pointer alignment.

Data packing

When the data frame size fits into one byte (less than or equal to 8 bits), data packing is used automatically when any read or write 16-bit access is performed on the SPIx DR register. The double data frame pattern is handled in parallel in this case. At first, the SPI operates using the pattern stored in the LSB of the accessed word, then with the other half stored in the MSB. Figure 231 provides an example of data packing mode sequence handling. Two data frames are sent after the single 16-bit access the SPIx DR register of the transmitter. This sequence can generate just one RXNE event in the receiver if the RXFIFO threshold is set to 16 bits (FRXTH=0). The receiver then has to access both data frames by a single 16-bit read of SPIx DR as a response to this single RXNE event. The RxFIFO threshold setting and the following read access must be always kept aligned at the receiver side, as data can be lost if it is not in line.

A specific problem appears if an odd number of such "fit into one byte" data frames must be handled. On the transmitter side, writing the last data frame of any odd sequence with an 8bit access to SPIx DR is enough. The receiver has to change the Rx FIFO threshold level for the last data frame received in the odd sequence of frames in order to generate the RXNE event.




Figure 231. Packing data in FIFO for transmission and reception

In this example: Data size DS[3:0] is 4-bit configured, CPOL=0, CPHA=1 and LSBFIRST =0. The Data storage is always right aligned while the valid bits are performed on the bus only, the content of LSB byte goes first on the bus, the unused bits are not taken into account on the transmitter side and padded by zeros at the receiver side.

Communication using DMA (direct memory addressing)

To operate at its maximum speed and to facilitate the data register read/write process required to avoid overrun, the SPI features a DMA capability, which implements a simple request/acknowledge protocol.

> RM0313 Rev 7

704/913

A DMA access is requested when the TXDMAEN or RXDMAEN enable bit in the SPIx_CR2 register is set. Separate requests must be issued to the Tx and Rx buffers.

- In transmission, a DMA request is issued each time TXE is set to 1. The DMA then writes to the SPIx DR register.
- In reception, a DMA request is issued each time RXNE is set to 1. The DMA then reads the SPIx DR register.

See Figure 232 through Figure 235.

When the SPI is used only to transmit data, it is possible to enable only the SPI Tx DMA channel. In this case, the OVR flag is set because the data received is not read. When the SPI is used only to receive data, it is possible to enable only the SPI Rx DMA channel.

In transmission mode, when the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the BSY flag can be monitored to ensure that the SPI communication is complete. This is required to avoid corrupting the last transmission before disabling the SPI or entering the Stop mode. The software must first wait until FTLVL[1:0]=00 and then until BSY=0.

When starting communication using DMA, to prevent DMA channel management raising error events, these steps must be followed in order:

- Enable DMA Rx buffer in the RXDMAEN bit in the SPI_CR2 register, if DMA Rx is used.
- 2. Enable DMA streams for Tx and Rx in DMA registers, if the streams are used.
- Enable DMA Tx buffer in the TXDMAEN bit in the SPI_CR2 register, if DMA Tx is used.
- Enable the SPI by setting the SPE bit.

To close communication it is mandatory to follow these steps in order:

- 1. Disable DMA streams for Tx and Rx in the DMA registers, if the streams are used.
- 2. Disable the SPI by following the SPI disable procedure.
- 3. Disable DMA Tx and Rx buffers by clearing the TXDMAEN and RXDMAEN bits in the SPI_CR2 register, if DMA Tx and/or DMA Rx are used.

Packing with DMA

If the transfers are managed by DMA (TXDMAEN and RXDMAEN set in the SPIx_CR2 register) packing mode is enabled/disabled automatically depending on the PSIZE value configured for SPI TX and the SPI RX DMA channel. If the DMA channel PSIZE value is equal to 16-bit and SPI data size is less than or equal to 8-bit, then packing mode is enabled. The DMA then automatically manages the write operations to the SPIx_DR register.

If data packing mode is used and the number of data to transfer is not a multiple of two, the LDMA_TX/LDMA_RX bits must be set. The SPI then considers only one data for the transmission or reception to serve the last DMA transfer (for more details refer to *Data packing on page 704*.)



RM0313 Rev 7 705/913

Communication diagrams

Some typical timing schemes are explained in this section. These schemes are valid no matter if the SPI events are handled by polling, interrupts or DMA. For simplicity, the LSBFIRST=0, CPOL=0 and CPHA=1 setting is used as a common assumption here. No complete configuration of DMA streams is provided.

The following numbered notes are common for *Figure 232 on page 707* through *Figure 235 on page 710*:

- The slave starts to control MISO line as NSS is active and SPI is enabled, and is disconnected from the line when one of them is released. Sufficient time must be provided for the slave to prepare data dedicated to the master in advance before its transaction starts.
 - At the master, the SPI peripheral takes control at MOSI and SCK signals (occasionally at NSS signal as well) only if SPI is enabled. If SPI is disabled the SPI peripheral is disconnected from GPIO logic, so the levels at these lines depends on GPIO setting exclusively.
- 2. At the master, BSY stays active between frames if the communication (clock signal) is continuous. At the slave, BSY signal always goes down for at least one clock cycle between data frames.
- 3. The TXE signal is cleared only if TXFIFO is full.
- 4. The DMA arbitration process starts just after the TXDMAEN bit is set. The TXE interrupt is generated just after the TXEIE is set. As the TXE signal is at an active level, data transfers to TxFIFO start, until TxFIFO becomes full or the DMA transfer completes.
- 5. If all the data to be sent can fit into TxFIFO, the DMA Tx TCIF flag can be raised even before communication on the SPI bus starts. This flag always rises before the SPI transaction is completed.
- 6. The CRC value for a package is calculated continuously frame by frame in the SPIx_TXCRCR and SPIx_RXCRCR registers. The CRC information is processed after the entire data package has completed, either automatically by DMA (Tx channel must be set to the number of data frames to be processed) or by SW (the user must handle CRCNEXT bit during the last data frame processing). While the CRC value calculated in SPIx_TXCRCR is simply sent out by transmitter, received CRC information is loaded into RxFIFO and then compared with the SPIx_RXCRCR register content (CRC error flag can be raised here if any difference). This is why the user must take care to flush this information from the FIFO, either by software reading out all the stored content of RxFIFO, or by DMA when the proper number of data frames is preset for Rx channel (number of data frames + number of CRC frames) (see the settings at the example assumption).
- 7. In data packed mode, TxE and RxNE events are paired and each read/write access to the FIFO is 16 bits wide until the number of data frames are even. If the TxFIFO is ¾ full FTLVL status stays at FIFO full level. That is why the last odd data frame cannot be stored before the TxFIFO becomes ½ full. This frame is stored into TxFIFO with an 8-bit access either by software or automatically by DMA when LDMA_TX control is set.
- 8. To receive the last odd data frame in packed mode, the Rx threshold must be changed to 8-bit when the last data frame is processed, either by software setting FRXTH=1 or automatically by a DMA internal signal when LDMA RX is set.






Figure 232. Master full-duplex communication

Assumptions for master full-duplex communication example:

Data size > 8 bit

If DMA is used:

- Number of Tx frames transacted by DMA is set to 3
- Number of Rx frames transacted by DMA is set to 3

See also : Communication diagrams on page 706 for details about common assumptions and notes.

57

RM0313 Rev 7 707/913




Figure 233. Slave full-duplex communication

Assumptions for slave full-duplex communication example:

Data size > 8 bit

If DMA is used:

- Number of Tx frames transacted by DMA is set to 3
- Number of Rx frames transacted by DMA is set to 3

See also *Communication diagrams on page 706* for details about common assumptions and notes.




Figure 234. Master full-duplex communication with CRC

Assumptions for master full-duplex communication with CRC example:

- Data size = 16 bit
- CRC enabled

If DMA is used:

- Number of Tx frames transacted by DMA is set to 2
- Number of Rx frames transacted by DMA is set to 3

See also : Communication diagrams on page 706 for details about common assumptions and notes.

47/




Figure 235. Master full-duplex communication in packed mode

Assumptions for master full-duplex communication in packed mode example:

- Data size = 5 bit
- Read/write FIFO is performed mostly by 16-bit access
- FRXTH=0

If DMA is used:

- Number of Tx frames to be transacted by DMA is set to 3
- Number of Rx frames to be transacted by DMA is set to 3
- PSIZE for both Tx and Rx DMA channel is set to 16-bit
- LDMA_TX=1 and LDMA_RX=1

See also : Communication diagrams on page 706 for details about common assumptions and notes.

26.5.10 SPI status flags

Three status flags are provided for the application to completely monitor the state of the SPI bus.

Tx buffer empty flag (TXE)

The TXE flag is set when transmission TXFIFO has enough space to store data to send. TXE flag is linked to the TXFIFO level. The flag goes high and stays high until the TXFIFO level is lower or equal to 1/2 of the FIFO depth. An interrupt can be generated if the TXEIE bit in the SPIx_CR2 register is set. The bit is cleared automatically when the TXFIFO level becomes greater than 1/2.

Rx buffer not empty (RXNE)

The RXNE flag is set depending on the FRXTH bit value in the SPIx_CR2 register:

- If FRXTH is set, RXNE goes high and stays high until the RXFIFO level is greater or equal to 1/4 (8-bit).
- If FRXTH is cleared, RXNE goes high and stays high until the RXFIFO level is greater than or equal to 1/2 (16-bit).

An interrupt can be generated if the RXNEIE bit in the SPIx_CR2 register is set.

The RXNE is cleared by hardware automatically when the above conditions are no longer true.

Busy flag (BSY)

The BSY flag is set and cleared by hardware (writing to this flag has no effect).

When BSY is set, it indicates that a data transfer is in progress on the SPI (the SPI bus is busy).

The BSY flag can be used in certain modes to detect the end of a transfer so that the software can disable the SPI or its peripheral clock before entering a low-power mode which does not provide a clock for the peripheral. This avoids corrupting the last transfer.

The BSY flag is also useful for preventing write collisions in a multimaster system.

The BSY flag is cleared under any one of the following conditions:

- When the SPI is correctly disabled
- When a fault is detected in Master mode (MODF bit set to 1)
- In Master mode, when it finishes a data transmission and no new data is ready to be sent
- In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between each data transfer.

Note:

When the next transmission can be handled immediately by the master (e.g. if the master is in Receive-only mode or its Transmit FIFO is not empty), communication is continuous and the BSY flag remains set to '1' between transfers on the master side. Although this is not the case with a slave, it is recommended to use always the TXE and RXNE flags (instead of the BSY flags) to handle data transmission or reception operations.



RM0313 Rev 7 711/913

26.5.11 SPI error flags

An SPI interrupt is generated if one of the following error flags is set and interrupt is enabled by setting the ERRIE bit.

Overrun flag (OVR)

An overrun condition occurs when data is received by a master or slave and the RXFIFO has not enough space to store this received data. This can happen if the software or the DMA did not have enough time to read the previously received data (stored in the RXFIFO) or when space for data storage is limited e.g. the RXFIFO is not available when CRC is enabled in receive only mode so in this case the reception buffer is limited into a single data frame buffer (see Section 26.5.14: CRC calculation).

When an overrun condition occurs, the newly received value does not overwrite the previous one in the RXFIFO. The newly received value is discarded and all data transmitted subsequently is lost. Clearing the OVR bit is done by a read access to the SPI_DR register followed by a read access to the SPI_SR register.

Mode fault (MODF)

Mode fault occurs when the master device has its internal NSS signal (NSS pin in NSS hardware mode, or SSI bit in NSS software mode) pulled low. This automatically sets the MODF bit. Master mode fault affects the SPI interface in the following ways:

- The MODF bit is set and an SPI interrupt is generated if the ERRIE bit is set.
- The SPE bit is cleared. This blocks all output from the device and disables the SPI interface.
- The MSTR bit is cleared, thus forcing the device into slave mode.

Use the following software sequence to clear the MODF bit:

- Make a read or write access to the SPIx SR register while the MODF bit is set.
- 2. Then write to the SPIx CR1 register.

To avoid any multiple slave conflicts in a system comprising several MCUs, the NSS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits can be restored to their original state after this clearing sequence. As a security, hardware does not allow the SPE and MSTR bits to be set while the MODF bit is set. In a slave device the MODF bit cannot be set except as the result of a previous multimaster conflict.

CRC error (CRCERR)

This flag is used to verify the validity of the value received when the CRCEN bit in the SPIx_CR1 register is set. The CRCERR flag in the SPIx_SR register is set if the value received in the shift register does not match the receiver SPIx_RXCRCR value. The flag is cleared by the software.

TI mode frame format error (FRE)

A TI mode frame format error is detected when an NSS pulse occurs during an ongoing communication when the SPI is operating in slave mode and configured to conform to the TI mode protocol. When this error occurs, the FRE flag is set in the SPIx_SR register. The SPI is not disabled when an error occurs, the NSS pulse is ignored, and the SPI waits for the next NSS pulse before starting a new transfer. The data may be corrupted since the error detection may result in the loss of two data bytes.



The FRE flag is cleared when SPIx_SR register is read. If the ERRIE bit is set, an interrupt is generated on the NSS error detection. In this case, the SPI should be disabled because data consistency is no longer guaranteed and communications should be reinitiated by the master when the slave SPI is enabled again.

26.5.12 NSS pulse mode

This mode is activated by the NSSP bit in the SPIx_CR2 register and it takes effect only if the SPI interface is configured as Motorola SPI master (FRF=0) with capture on the first edge (SPIx_CR1 CPHA = 0, CPOL setting is ignored). When activated, an NSS pulse is generated between two consecutive data frame transfers when NSS stays at high level for the duration of one clock period at least. This mode allows the slave to latch data. NSSP pulse mode is designed for applications with a single master-slave pair.

Figure 236 illustrates NSS pin management when NSSP pulse mode is enabled.




Figure 236. NSSP pulse generation in Motorola SPI master mode

Note: Similar behavior is encountered when CPOL = 0. In this case the sampling edge is the *rising* edge of SCK, and NSS assertion and deassertion refer to this sampling edge.

26.5.13 TI mode

TI protocol in master mode

The SPI interface is compatible with the TI protocol. The FRF bit of the SPIx_CR2 register can be used to configure the SPI to be compliant with this protocol.

The clock polarity and phase are forced to conform to the TI protocol requirements whatever the values set in the SPIx_CR1 register. NSS management is also specific to the TI protocol which makes the configuration of NSS management through the SPIx_CR1 and SPIx_CR2 registers (SSM, SSI, SSOE) impossible in this case.

In slave mode, the SPI baud rate prescaler is used to control the moment when the MISO pin state changes to HiZ when the current transaction finishes (see *Figure 237*). Any baud rate can be used, making it possible to determine this moment with optimal flexibility. However, the baud rate is generally set to the external master clock baud rate. The delay for the MISO signal to become HiZ (t_{release}) depends on internal resynchronization and on the

4

RM0313 Rev 7 713/913

baud rate value set in through the BR[2:0] bits in the SPIx_CR1 register. It is given by the formula:

$$\frac{t_{baud_rate}}{2} + 4 \times t_{pclk} < t_{release} < \frac{t_{baud_rate}}{2} + 6 \times t_{pclk}$$

If the slave detects a misplaced NSS pulse during a data frame transaction the TIFRE flag is set.

If the data size is equal to 4-bits or 5-bits, the master in full-duplex mode or transmit-only mode uses a protocol with one more dummy data bit added after LSB. TI NSS pulse is generated above this dummy bit clock cycle instead of the LSB in each period.

This feature is not available for Motorola SPI communications (FRF bit set to 0).

Figure 237: TI mode transfer shows the SPI communication waveforms when TI mode is selected.




Figure 237. TI mode transfer

26.5.14 CRC calculation

Two separate CRC calculators are implemented in order to check the reliability of transmitted and received data. The SPI offers CRC8 or CRC16 calculation independently of the frame data length, which can be fixed to 8-bit or 16-bit. For all the other data frame lengths, no CRC is available.

CRC principle

CRC calculation is enabled by setting the CRCEN bit in the SPIx_CR1 register before the SPI is enabled (SPE = 1). The CRC value is calculated using an odd programmable polynomial on each bit. The calculation is processed on the sampling clock edge defined by the CPHA and CPOL bits in the SPIx_CR1 register. The calculated CRC value is checked automatically at the end of the data block as well as for transfer managed by CPU or by the DMA. When a mismatch is detected between the CRC calculated internally on the received data and the CRC sent by the transmitter, a CRCERR flag is set to indicate a data corruption error. The right procedure for handling the CRC calculation depends on the SPI configuration and the chosen transfer management.

Note: The polynomial value should only be odd. No even values are supported.

CRC transfer managed by CPU

Communication starts and continues normally until the last data frame has to be sent or received in the SPIx_DR register. Then CRCNEXT bit has to be set in the SPIx_CR1 register to indicate that the CRC frame transaction follows after the transaction of the currently processed data frame. The CRCNEXT bit must be set before the end of the last data frame transaction. CRC calculation is frozen during CRC transaction.

The received CRC is stored in the RXFIFO like a data byte or word. That is why in CRC mode only, the reception buffer has to be considered as a single 16-bit buffer used to receive only one data frame at a time.

A CRC-format transaction usually takes one more data frame to communicate at the end of data sequence. However, when setting an 8-bit data frame checked by 16-bit CRC, two more frames are necessary to send the complete CRC.

When the last CRC data is received, an automatic check is performed comparing the received value and the value in the SPIx_RXCRC register. Software has to check the CRCERR flag in the SPIx_SR register to determine if the data transfers were corrupted or not. Software clears the CRCERR flag by writing '0' to it.

After the CRC reception, the CRC value is stored in the RXFIFO and must be read in the SPIx DR register in order to clear the RXNE flag.

CRC transfer managed by DMA

When SPI communication is enabled with CRC communication and DMA mode, the transmission and reception of the CRC at the end of communication is automatic (with the exception of reading CRC data in receive only mode). The CRCNEXT bit does not have to be handled by the software. The counter for the SPI transmission DMA channel has to be set to the number of data frames to transmit excluding the CRC frame. On the receiver side, the received CRC value is handled automatically by DMA at the end of the transaction but user must take care to flush out received CRC information from RXFIFO as it is always loaded into it. In full-duplex mode, the counter of the reception DMA channel can be set to the number of data frames to receive including the CRC, which means, for example, in the specific case of an 8-bit data frame checked by 16-bit CRC:

$$DMA_RX = Numb_of_data + 2$$

In receive only mode, the DMA reception channel counter should contain only the amount of data transferred, excluding the CRC calculation. Then based on the complete transfer from DMA, all the CRC values must be read back by software from FIFO as it works as a single buffer in this mode.

At the end of the data and CRC transfers, the CRCERR flag in the SPIx_SR register is set if corruption occurred during the transfer.

If packing mode is used, the LDMA_RX bit needs managing if the number of data is odd.

Resetting the SPIx_TXCRC and SPIx_RXCRC values

The SPIx_TXCRC and SPIx_RXCRC values are cleared automatically when new data is sampled after a CRC phase. This allows the use of DMA circular mode (not available in receive-only mode) in order to transfer data without any interruption, (several data blocks covered by intermediate CRC checking phases).



RM0313 Rev 7 715/913

If the SPI is disabled during a communication the following sequence must be followed:

- Disable the SPI
- 2. Clear the CRCEN bit
- 3. Enable the CRCEN bit
- Enable the SPI

Note:

When the SPI interface is configured as a slave, the NSS internal signal needs to be kept low during transaction of the CRC phase once the CRCNEXT signal is released. That is why the CRC calculation cannot be used at NSS Pulse mode when NSS hardware mode should be applied at slave normally.

At TI mode, despite the fact that clock phase and clock polarity setting is fixed and independent on SPIx_CR1 register, the corresponding setting CPOL=0 CPHA=1 has to be kept at the SPIx_CR1 register anyway if CRC is applied. In addition, the CRC calculation has to be reset between sessions by SPI disable sequence with re-enable the CRCEN bit described above at both master and slave side, else CRC calculation can be corrupted at this specific mode.

26.6 SPI interrupts

During SPI communication an interrupt can be generated by the following events:

- Transmit TXFIFO ready to be loaded
- Data received in Receive RXFIFO
- Master mode fault
- Overrun error
- TI frame format error
- CRC protocol error

Interrupts can be enabled and disabled separately.

Table 94. SPI interrupt requests

Interrupt event	Event flag	Enable Control bit
Transmit TXFIFO ready to be loaded	TXE	TXEIE
Data received in RXFIFO	RXNE	RXNEIE
Master Mode fault event	MODF	
Overrun error	OVR	= ERRIE
TI frame format error	FRE	ERRIE
CRC protocol error	CRCERR	



26.7 I2S functional description

26.7.1 I2S general description

The block diagram of the I2S is shown in Figure 238.

Address and data bus Tx buffer CRC ERR BSY UDR TxE RxNE FRE 16-bit MOSI/SD Shift register MISO 🗀 LSB first Communication 16-bit control Rx buffer NSS/WS DATLEN [1:0] 12SCFG I2SSTD I2S MOD Master control logic CRC CRC Bidi Rx SSM SSI SPI LSB First SPE BR2 BR1 BR0 MSTR baud rate generator I²S clock generator 12S CK I2SMOD I2SxCLK -MCK . MCKOE ODD I2SDIV[7:0] MS32126V1

Figure 238. I2S block diagram

1. The MISO pin is not used in I^2S mode.

The SPI can function as an audio I2S interface when the I2S capability is enabled (by setting the I2SMOD bit in the SPIx_I2SCFGR register). This interface mainly uses the same pins, flags and interrupts as the SPI.



The I2S shares three common pins with the SPI:

- SD: Serial Data (mapped on the MOSI pin) to transmit or receive the two time-multiplexed data channels (in half-duplex mode only).
- WS: Word Select (mapped on the NSS pin) is the data control signal output in master mode and input in slave mode.
- CK: Serial Clock (mapped on the SCK pin) is the serial clock output in master mode and serial clock input in slave mode.

An additional pin can be used when a master clock output is needed for some external audio devices:

MCK: Master Clock (mapped separately) is used, when the I2S is configured in master mode (and when the MCKOE bit in the SPIx_I2SPR register is set), to output this additional clock generated at a preconfigured frequency rate equal to 256 × f_S for all I2S modes, and to 128 x f_S for all PCM modes, where f_S is the audio sampling frequency.

The I2S uses its own clock generator to produce the communication clock when it is set in master mode. This clock generator is also the source of the master clock output. Two additional registers are available in I²S mode. One is linked to the clock generator configuration SPIx_I2SPR and the other one is a generic I2S configuration register SPIx_I2SCFGR (audio standard, slave/master mode, data format, packet frame, clock polarity, etc.).

The SPIx_CR1 register and all CRC registers are not used in the I²S mode. Likewise, the SSOE bit in the SPIx_CR2 register and the MODF and CRCERR bits in the SPIx_SR are not used.

The I2S uses the same SPI register for data transfer (SPIx_DR) in 16-bit wide mode.

26.7.2 I2S full duplex

Figure 239 shows how to perform full-duplex communications using two SPI/I2S instances. In this case, the WS and CK IOs of both SPI/I2S must be connected together.

For the master full-duplex mode, one of the SPI/I2S block must be programmed in master (I2SCFG = '10' or '11'), and the other SPI/I2S block must be programmed in slave (I2SCFG = '00' or '01'). The MCK can be generated or not, depending on the application needs.

For the slave full-duplex mode, both SPI/I2S blocks must be programmed in slave. One of them in the slave receiver (I2SCFG = '01'), and the other in the slave transmitter (I2SCFG = '00'). The master external device then provides the bit clock (CK) and the frame synchronization (WS).

Note that the full-duplex mode can be used for all the supported standards: I²S Philips, MSB-justified, LSB-justified and PCM.

For the full-duplex mode, both SPI/I2S instances must use the same standard, with the same parameters: I2SMOD, I2SSTD, CKPOL, PCMSYNC, DATLEN and CHLEN must contain the same value on both instances.




Figure 239. Full-duplex communication

26.7.3 Supported audio protocols

The three-line bus has to handle only audio data generally time-multiplexed on two channels: the right channel and the left channel. However there is only one 16-bit register for transmission or reception. So, it is up to the software to write into the data register the appropriate value corresponding to each channel side, or to read the data from the data register and to identify the corresponding channel by checking the CHSIDE bit in the SPIx_SR register. Channel left is always sent first followed by the channel right (CHSIDE has no meaning for the PCM protocol).

Four data and packet frames are available. Data may be sent with a format of:

- 16-bit data packed in a 16-bit frame
- 16-bit data packed in a 32-bit frame
- 24-bit data packed in a 32-bit frame
- 32-bit data packed in a 32-bit frame

When using 16-bit data extended on 32-bit packet, the first 16 bits (MSB) are the significant bits, the 16-bit LSB is forced to 0 without any need for software action or DMA request (only one read/write operation).

The 24-bit and 32-bit data frames need two CPU read or write operations to/from the SPIx_DR register or two DMA operations if the DMA is preferred for the application. For 24-bit data frame specifically, the 8 non-significant bits are extended to 32 bits with 0-bits (by hardware).

For all data formats and communication standards, the most significant bit is always sent first (MSB first).



The I²S interface supports four audio standards, configurable using the I2SSTD[1:0] and PCMSYNC bits in the SPIx I2SCFGR register.

I²S Philips standard

For this standard, the WS signal is used to indicate which channel is being transmitted. It is activated one CK clock cycle before the first bit (MSB) is available.




Figure 240. I²S Philips protocol waveforms (16/32-bit full accuracy)

Data are latched on the falling edge of CK (for the transmitter) and are read on the rising edge (for the receiver). The WS signal is also latched on the falling edge of CK.





Figure 241. I²S Philips standard waveforms (24-bit frame)

This mode needs two write or read operations to/from the SPIx DR register.

In transmission mode:

If 0x8EAA33 has to be sent (24-bit):

Figure 242. Transmitting 0x8EAA33



In reception mode:
 If data 0x8EAA33 is received:

Figure 243. Receiving 0x8EAA33






Figure 244. I²S Philips standard (16-bit extended to 32-bit packet frame)



When 16-bit data frame extended to 32-bit channel frame is selected during the I2S configuration phase, only one access to the SPIx_DR register is required. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format.

If the data to transmit or the received data are 0x76A3 (0x76A30000 extended to 32-bit), the operation shown in *Figure 245* is required.

Figure 245. Example of 16-bit data frame extended to 32-bit channel frame



4

RM0313 Rev 7 721/913

For transmission, each time an MSB is written to SPIx_DR, the TXE flag is set and its interrupt, if allowed, is generated to load the SPIx_DR register with the new value to send. This takes place even if 0x0000 have not yet been sent because it is done by hardware.


For reception, the RXNE flag is set and its interrupt, if allowed, is generated when the first 16 MSB half-word is received.

In this way, more time is provided between two write or read operations, which prevents underrun or overrun conditions (depending on the direction of the data transfer).

MSB justified standard

(for the receiver).

For this standard, the WS signal is generated at the same time as the first data bit, which is the MSBit.



Data are latched on the falling edge of CK (for transmitter) and are read on the rising edge




Figure 247. MSB justified 24-bit frame length




Figure 248. MSB justified 16-bit extended to 32-bit packet frame

LSB justified standard

This standard is similar to the MSB justified standard (no difference for the 16-bit and 32-bit full-accuracy frame formats).

The sampling of the input and output signals is the same as for the I²S Philips standard.





Figure 249. LSB justified 16-bit or 32-bit full-accuracy






In transmission mode:

If data 0x3478AE have to be transmitted, two write operations to the SPIx_DR register are required by software or by DMA. The operations are shown below.

4

RM0313 Rev 7 723/913

Figure 251. Operations required to transmit 0x3478AE



In reception mode:

If data 0x3478AE are received, two successive read operations from the SPIx_DR register are required on each RXNE event.

Figure 252. Operations required to receive 0x3478AE





Figure 253. LSB justified 16-bit extended to 32-bit packet frame




When 16-bit data frame extended to 32-bit channel frame is selected during the I2S configuration phase, Only one access to the SPIx_DR register is required. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format. In this case it corresponds to the half-word MSB.

If the data to transmit or the received data are 0x76A3 (0x0000 76A3 extended to 32-bit), the operation shown in *Figure 254* is required.



Figure 254. Example of 16-bit data frame extended to 32-bit channel frame



In transmission mode, when a TXE event occurs, the application has to write the data to be transmitted (in this case 0x76A3). The 0x000 field is transmitted first (extension on 32-bit). The TXE flag is set again as soon as the effective data (0x76A3) is sent on SD.

In reception mode, RXNE is asserted as soon as the significant half-word is received (and not the 0x0000 field).

In this way, more time is provided between two write or read operations to prevent underrun or overrun conditions.

PCM standard

For the PCM standard, there is no need to use channel-side information. The two PCM modes (short and long frame) are available and configurable using the PCMSYNC bit in SPIx_I2SCFGR register.

In PCM mode, the output signals (WS, SD) are sampled on the rising edge of CK signal. The input signals (WS, SD) are captured on the falling edge of CK.

Note that CK and WS are configured as output in MASTER mode.




Figure 255. PCM standard waveforms (16-bit)

For long frame synchronization, the WS signal assertion time is fixed to 13 bits in master mode.

For short frame synchronization, the WS synchronization signal is only one cycle long.






Figure 256. PCM standard waveforms (16-bit extended to 32-bit packet frame)

Note:

For both modes (master and slave) and for both synchronizations (short and long), the number of bits between two consecutive pieces of data (and so two synchronization signals) needs to be specified (DATLEN and CHLEN bits in the SPIx_I2SCFGR register) even in slave mode.

26.7.4 Start-up description

The *Figure 257: Start sequence in master mode* shows how the serial interface is handled in MASTER mode, when the SPI/I2S is enabled via the I2SE bit. It shows as well the effect of CKPOL on the generated signals.




Figure 257. Start sequence in master mode

In slave mode, the user has to enable the audio interface before the WS becomes active. This means that the I2SE bit must be set to 1 when WS = 1 for I^2S Philips standard, or when WS = 0 for other standards.

26.7.5 Clock generator


The I²S bit rate determines the data flow on the I²S data line and the I²S clock signal frequency.

 I^2S bit rate = number of bits per channel × number of channels × sampling audio frequency For a 16-bit audio, left and right channel, the I^2S bit rate is calculated as follows:

 I^2S bit rate = $16 \times 2 \times f_S$

It is: I^2S bit rate = 32 x 2 x f_S if the packet length is 32-bit wide.

Figure 258. Audio sampling frequency definition



When the master mode is configured, a specific action needs to be taken to properly program the linear divider in order to communicate with the desired audio frequency.




Figure 259. I²S clock generator architecture

1. Where x can be 2 or 3.

Figure 259 presents the communication clock architecture. The I2SxCLK clock is provided by the reset and clock controller (RCC) of the product. The I2SxCLK clock can be asynchronous with respect to the SPI/I2S APB clock.

Warning: In addit

In addition, it is mandatory to keep the I2SxCLK frequency higher or equal to the APB clock used by the SPI/I2S block. If this condition is not respected the SPI/I2S does not work properly.

The audio sampling frequency may be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz or 8 kHz (or any other value within this range).

In order to reach the desired frequency, the linear divider needs to be programmed according to the formulas below:

For I²S modes:

When the master clock is generated (MCKOE in the SPIx_I2SPR register is set):

$$Fs = \frac{F_{12SxCLK}}{256 \times ((2 \times I2SDIV) + ODD)}$$

When the master clock is disabled (MCKOE bit cleared):

$$Fs = \frac{F_{12SxCLK}}{32 \times (CHLEN + 1) \times ((2 \times I2SDIV) + ODD)}$$

CHLEN = 0 when the channel frame is 16-bit wide and,

CHLEN = 1 when the channel frame is 32-bit wide.

For PCM modes:

When the master clock is generated (MCKOE in the SPIx I2SPR register is set):

$$Fs = \frac{F_{12SxCLK}}{128 \times ((2 \times I2SDIV) + ODD)}$$

When the master clock is disabled (MCKOE bit cleared):

$$Fs = \frac{F_{12SxCLK}}{16 \times (CHLEN + 1) \times ((2 \times I2SDIV) + ODD)}$$

CHLEN = 0 when the channel frame is 16-bit wide and.

CHLEN = 1 when the channel frame is 32-bit wide.

Where F_S is the audio sampling frequency, and $F_{I2SxCLK}$ is the frequency of the kernel clock provided to the SPI/I2S block.



RM0313 Rev 7 729/913

Note: I2SDIV must be strictly higher than 1.

The following table provides example precision values for different clock configurations.

Note: Other configurations are possible that allow optimum clock precision.

Table 95. Audio-frequency precision using 48 MHz clock derived from HSE⁽¹⁾

SYSCLK (MHz)	Data length	I2SDIV	I2SODD	MCLK	Target fs (Hz)	Real fs (kHz)	Error
48	16	8	0	No	96000	93750	2.3438%
48	32	4	0	No	96000	93750	2.3438%
48	16	15	1	No	48000	48387.0968	0.8065%
48	32	8	0	No	48000	46875	2.3438%
48	16	17	0	No	44100	44117.647	0.0400%
48	32	8	1	No	44100	44117.647	0.0400%
48	16	23	1	No	32000	31914.8936	0.2660%
48	32	11	1	No	32000	32608.696	1.9022%
48	16	34	0	No	22050	22058.8235	0.0400%
48	32	17	0	No	22050	22058.8235	0.0400%
48	16	47	0	No	16000	15957.4468	0.2660%
48	32	23	1	No	16000	15957.447	0.2660%
48	16	68	0	No	11025	11029.4118	0.0400%
48	32	34	0	No	11025	11029.412	0.0400%
48	16	94	0	No	8000	7978.7234	0.2660%
48	32	47	0	No	8000	7978.7234	0.2660%
48	16	2	0	Yes	48000	46875	2.3430%
48	32	2	0	Yes	48000	46875	2.3430%
48	16	2	0	Yes	44100	46875	6.2925%
48	32	2	0	Yes	44100	46875	6.2925%
48	16	3	0	Yes	32000	31250	2.3438%
48	32	3	0	Yes	32000	31250	2.3438%
48	16	4	1	Yes	22050	20833.333	5.5178%
48	32	4	1	Yes	22050	20833.333	5.5178%
48	16	6	0	Yes	16000	15625	2.3438%
48	32	6	0	Yes	16000	15625	2.3438%
48	16	8	1	Yes	11025	11029.4118	0.0400%
48	32	8	1	Yes	11025	11029.4118	0.0400%
48	16	11	1	Yes	8000	8152.17391	1.9022%
48	32	11	1	Yes	8000	8152.17391	1.9022%



 This table gives only example values for different clock configurations. Other configurations allowing optimum clock precision are possible.

		10.0 00.	, .uu.o	очасть	y p. 00.	ion using	-	J 101112 11102	1	
SYSCLK	128_	_DIV	128_	ODD	MCLK	Target f _S	Real f	_S (KHz)	Er	ror
(MHz)	16-bit	32-bit	16-bit	32-bit	WICLK	(Hz)	16-bit	32-bit	16-bit	32-bit
72	11	6	1	0	No	96000	97826.09	93750	1.90%	2.34%
72	23	11	1	1	No	48000	47872.34	48913.04	0.27%	1.90%
72	25	13	1	0	No	44100	44117.65	43269.23	0.04%	1.88%
72	35	17	0	1	No	32000	32142.86	32142.86	0.44%	0.44%
72	51	25	0	1	No	22050	22058.82	22058.82	0.04%	0.04%
72	70	35	1	0	No	16000	15675.75	16071.43	0.27%	0.45%
72	102	51	0	0	No	11025	11029.41	11029.41	0.04%	0.04%
72	140	70	1	1	No	8000	8007.11	7978.72	0.09%	0.27%
72	3	3	0	0	Yes	48000	46875	46875	2.34%	2.34%
72	3	3	0	0	Yes	44100	46875	46875	6.29%	6.29%
72	9	9	0	0	Yes	32000	31250	31250	2.34%	2.34%
72	6	6	1	1	Yes	22050	21634.61	21634.61	1.88%	1.88%
72	9	9	0	0	Yes	16000	15625	15625	2.34%	2.34%
72	13	13	0	0	Yes	11025	10817.30	10817.30	1.88%	1.88%
72	17	17	1	1	Yes	8000	8035.71	8035.71	0.45%	0.45%

Table 96. Audio-frequency precision using standard 8 MHz HSE⁽¹⁾

26.7.6 I²S master mode

The I2S can be configured in master mode. This means that the serial clock is generated on the CK pin as well as the Word Select signal WS. Master clock (MCK) may be output or not, controlled by the MCKOE bit in the SPIx_I2SPR register.

Procedure

- Select the I2SDIV[7:0] bits in the SPIx_I2SPR register to define the serial clock baud rate to reach the proper audio sample frequency. The ODD bit in the SPIx_I2SPR register also has to be defined.
- Select the CKPOL bit to define the steady level for the communication clock. Set the MCKOE bit in the SPIx_I2SPR register if the master clock MCK needs to be provided to the external DAC/ADC audio component (the I2SDIV and ODD values should be computed depending on the state of the MCK output, for more details refer to Section 26.7.5: Clock generator).
- 3. Set the I2SMOD bit in the SPIx_I2SCFGR register to activate the I2S functions and choose the I²S standard through the I2SSTD[1:0] and PCMSYNC bits, the data length through the DATLEN[1:0] bits and the number of bits per channel by configuring the



^{1.} This table gives only example values for different clock configurations. Other configurations allowing optimum clock precision are possible.

- CHLEN bit. Select also the I²S master mode and direction (Transmitter or Receiver) through the I2SCFG[1:0] bits in the SPIx_I2SCFGR register.
- 4. If needed, select all the potential interrupt sources and the DMA capabilities by writing the SPIx_CR2 register.
- 5. The I2SE bit in SPIx_I2SCFGR register must be set.

WS and CK are configured in output mode. MCK is also an output, if the MCKOE bit in SPIx_I2SPR is set.

Transmission sequence

The transmission sequence begins when a half-word is written into the Tx buffer.

Lets assume the first data written into the Tx buffer corresponds to the left channel data. When data are transferred from the Tx buffer to the shift register, TXE is set and data corresponding to the right channel have to be written into the Tx buffer. The CHSIDE flag indicates which channel is to be transmitted. It has a meaning when the TXE flag is set because the CHSIDE flag is updated when TXE goes high.

A full frame has to be considered as a left channel data transmission followed by a right channel data transmission. It is not possible to have a partial frame where only the left channel is sent.

The data half-word is parallel loaded into the 16-bit shift register during the first bit transmission, and then shifted out, serially, to the MOSI/SD pin, MSB first. The TXE flag is set after each transfer from the Tx buffer to the shift register and an interrupt is generated if the TXEIE bit in the SPIx CR2 register is set.

For more details about the write operations depending on the I²S standard mode selected, refer to *Section 26.7.3: Supported audio protocols*).

To ensure a continuous audio data transmission, it is mandatory to write the SPIx_DR register with the next data to transmit before the end of the current transmission.

To switch off the I2S, by clearing I2SE, it is mandatory to wait for TXE = 1 and BSY = 0.

Reception sequence

The operating mode is the same as for transmission mode except for the point 3 (refer to the procedure described in Section 26.7.6: I²S master mode), where the configuration should set the master reception mode through the I2SCFG[1:0] bits.

Whatever the data or channel length, the audio data are received by 16-bit packets. This means that each time the Rx buffer is full, the RXNE flag is set and an interrupt is generated if the RXNEIE bit is set in SPIx_CR2 register. Depending on the data and channel length configuration, the audio value received for a right or left channel may result from one or two receptions into the Rx buffer.

Clearing the RXNE bit is performed by reading the SPIx DR register.

CHSIDE is updated after each reception. It is sensitive to the WS signal generated by the I2S cell.

For more details about the read operations depending on the I²S standard mode selected, refer to *Section 26.7.3: Supported audio protocols*.

If data are received while the previously received data have not been read yet, an overrun is generated and the OVR flag is set. If the ERRIE bit is set in the SPIx_CR2 register, an interrupt is generated to indicate the error.



To switch off the I2S, specific actions are required to ensure that the I2S completes the transfer cycle properly without initiating a new data transfer. The sequence depends on the configuration of the data and channel lengths, and on the audio protocol mode selected. In the case of:

- 16-bit data length extended on 32-bit channel length (DATLEN = 00 and CHLEN = 1) using the LSB justified mode (I2SSTD = 10)
 - a) Wait for the second to last RXNE = 1 (n 1)
 - b) Then wait 17 I2S clock cycles (using a software loop)
 - c) Disable the I2S (I2SE = 0)
- 16-bit data length extended on 32-bit channel length (DATLEN = 00 and CHLEN = 1) in MSB justified, I²S or PCM modes (I2SSTD = 00, I2SSTD = 01 or I2SSTD = 11, respectively)
 - a) Wait for the last RXNE
 - b) Then wait 1 I2S clock cycle (using a software loop)
 - c) Disable the I2S (I2SE = 0)
- For all other combinations of DATLEN and CHLEN, whatever the audio mode selected through the I2SSTD bits, carry out the following sequence to switch off the I2S:
 - a) Wait for the second to last RXNE = 1 (n 1)
 - b) Then wait one I2S clock cycle (using a software loop)
 - c) Disable the I2S (I2SE = 0)

Note: The BSY flag is kept low during transfers.

26.7.7 I²S slave mode

For the slave configuration, the I2S can be configured in transmission or reception mode. The operating mode is following mainly the same rules as described for the I²S master configuration. In slave mode, there is no clock to be generated by the I2S interface. The clock and WS signals are input from the external master connected to the I2S interface. There is then no need, for the user, to configure the clock.

The configuration steps to follow are listed below:

- 1. Set the I2SMOD bit in the SPIx_I2SCFGR register to select I²S mode and choose the I²S standard through the I2SSTD[1:0] bits, the data length through the DATLEN[1:0] bits and the number of bits per channel for the frame configuring the CHLEN bit. Select also the mode (transmission or reception) for the slave through the I2SCFG[1:0] bits in SPIx I2SCFGR register.
- If needed, select all the potential interrupt sources and the DMA capabilities by writing the SPIx_CR2 register.
- 3. The I2SE bit in SPIx I2SCFGR register must be set (see note below).

Note: The I2S slave must be enabled after the external master sets the WS line at high level if the I2S protocol is selected, or at low level if the LSB or MSB-justified mode is selected.

Transmission sequence

The transmission sequence begins when the external master device sends the clock and when the NSS_WS signal requests the transfer of data. The slave has to be enabled before the external master starts the communication. The I2S data register has to be loaded before the master initiates the communication.



RM0313 Rev 7 733/913

For the I2S, MSB justified and LSB justified modes, the first data item to be written into the data register corresponds to the data for the left channel. When the communication starts, the data are transferred from the Tx buffer to the shift register. The TXE flag is then set in order to request the right channel data to be written into the I2S data register.

The CHSIDE flag indicates which channel is to be transmitted. Compared to the master transmission mode, in slave mode, CHSIDE is sensitive to the WS signal coming from the external master. This means that the slave needs to be ready to transmit the first data before the clock is generated by the master. WS assertion corresponds to left channel transmitted first.

Note: The I2SE has to be written at least two PCLK cycles before the first clock of the master comes on the CK line.

The data half-word is parallel-loaded into the 16-bit shift register (from the internal bus) during the first bit transmission, and then shifted out serially to the MOSI/SD pin MSB first. The TXE flag is set after each transfer from the Tx buffer to the shift register and an interrupt is generated if the TXEIE bit in the SPIx CR2 register is set.

Note that the TXE flag should be checked to be at 1 before attempting to write the Tx buffer.

For more details about the write operations depending on the I²S standard mode selected, refer to *Section 26.7.3: Supported audio protocols*.

To secure a continuous audio data transmission, it is mandatory to write the SPIx_DR register with the next data to transmit before the end of the current transmission. An underrun flag is set and an interrupt may be generated if the data are not written into the SPIx_DR register before the first clock edge of the next data communication. This indicates to the software that the transferred data are wrong. If the ERRIE bit is set into the SPIx_CR2 register, an interrupt is generated when the UDR flag in the SPIx_SR register goes high. In this case, it is mandatory to switch off the I2S and to restart a data transfer starting from the left channel.

To switch off the I2S, by clearing the I2SE bit, it is mandatory to wait for TXE = 1 and BSY = 0.

Reception sequence

The operating mode is the same as for the transmission mode except for the point 1 (refer to the procedure described in Section 26.7.7: I²S slave mode), where the configuration should set the master reception mode using the I2SCFG[1:0] bits in the SPIx_I2SCFGR register.

Whatever the data length or the channel length, the audio data are received by 16-bit packets. This means that each time the RX buffer is full, the RXNE flag in the SPIx_SR register is set and an interrupt is generated if the RXNEIE bit is set in the SPIx_CR2 register. Depending on the data length and channel length configuration, the audio value received for a right or left channel may result from one or two receptions into the RX buffer.

The CHSIDE flag is updated each time data are received to be read from the SPIx_DR register. It is sensitive to the external WS line managed by the external master component.

Clearing the RXNE bit is performed by reading the SPIx DR register.

For more details about the read operations depending the I²S standard mode selected, refer to Section 26.7.3: Supported audio protocols.

If data are received while the preceding received data have not yet been read, an overrun is generated and the OVR flag is set. If the bit ERRIE is set in the SPIx_CR2 register, an interrupt is generated to indicate the error.



To switch off the I2S in reception mode, I2SE has to be cleared immediately after receiving the last RXNF = 1.

Note:

The external master components should have the capability of sending/receiving data in 16-bit or 32-bit packets via an audio channel.

26.7.8 I2S status flags

Three status flags are provided for the application to fully monitor the state of the I2S bus.

Busy flag (BSY)

The BSY flag is set and cleared by hardware (writing to this flag has no effect). It indicates the state of the communication layer of the I2S.

When BSY is set, it indicates that the I2S is busy communicating. There is one exception in master receive mode (I2SCFG = 11) where the BSY flag is kept low during reception.

The BSY flag is useful to detect the end of a transfer if the software needs to disable the I2S. This avoids corrupting the last transfer. For this, the procedure described below must be strictly respected.

The BSY flag is set when a transfer starts, except when the I2S is in master receiver mode.

The BSY flag is cleared:

- When a transfer completes (except in master transmit mode, in which the communication is supposed to be continuous)
- When the I2S is disabled

When communication is continuous:

- In master transmit mode, the BSY flag is kept high during all the transfers
- In slave mode, the BSY flag goes low for one I2S clock cycle between each transfer

Note:

Do not use the BSY flag to handle each data transmission or reception. It is better to use the TXE and RXNE flags instead.

Tx buffer empty flag (TXE)

When set, this flag indicates that the Tx buffer is empty and the next data to be transmitted can then be loaded into it. The TXE flag is reset when the Tx buffer already contains data to be transmitted. It is also reset when the I2S is disabled (I2SE bit is reset).

RX buffer not empty (RXNE)

When set, this flag indicates that there are valid received data in the RX Buffer. It is reset when SPIx_DR register is read.

Channel Side flag (CHSIDE)

In transmission mode, this flag is refreshed when TXE goes high. It indicates the channel side to which the data to transfer on SD has to belong. In case of an underrun error event in slave transmission mode, this flag is not reliable and I2S needs to be switched off and switched on before resuming the communication.

In reception mode, this flag is refreshed when data are received into SPIx_DR. It indicates from which channel side data have been received. Note that in case of error (like OVR) this



RM0313 Rev 7 735/913

flag becomes meaningless and the I2S should be reset by disabling and then enabling it (with configuration if it needs changing).

This flag has no meaning in the PCM standard (for both Short and Long frame modes).

When the OVR or UDR flag in the SPIx_SR is set and the ERRIE bit in SPIx_CR2 is also set, an interrupt is generated. This interrupt can be cleared by reading the SPIx_SR status register (once the interrupt source has been cleared).

26.7.9 I2S error flags

There are three error flags for the I2S cell.

Underrun flag (UDR)

In slave transmission mode this flag is set when the first clock for data transmission appears while the software has not yet loaded any value into SPIx_DR. It is available when the I2SMOD bit in the SPIx_I2SCFGR register is set. An interrupt may be generated if the ERRIE bit in the SPIx_CR2 register is set.

The UDR bit is cleared by a read operation on the SPIx SR register.

Overrun flag (OVR)

This flag is set when data are received and the previous data have not yet been read from the SPIx_DR register. As a result, the incoming data are lost. An interrupt may be generated if the ERRIE bit is set in the SPIx_CR2 register.

In this case, the receive buffer contents are not updated with the newly received data from the transmitter device. A read operation to the SPIx_DR register returns the previous correctly received data. All other subsequently transmitted half-words are lost.

Clearing the OVR bit is done by a read operation on the SPIx_DR register followed by a read access to the SPIx_SR register.

Frame error flag (FRE)

This flag can be set by hardware only if the I2S is configured in Slave mode. It is set if the external master is changing the WS line while the slave is not expecting this change. If the synchronization is lost, the following steps are required to recover from this state and resynchronize the external master device with the I2S slave device:

- Disable the I2S.
- 2. Enable it again when the correct level is detected on the WS line (WS line is high in I²S mode or low for MSB- or LSB-justified or PCM modes.

Desynchronization between master and slave devices may be due to noisy environment on the CK communication clock or on the WS frame synchronization line. An error interrupt can be generated if the ERRIE bit is set. The desynchronization flag (FRE) is cleared by software when the status register is read.

26.7.10 DMA features

In I²S mode, the DMA works in exactly the same way as it does in SPI mode. There is no difference except that the CRC feature is not available in I²S mode since there is no data transfer protection system.



26.8 I2S interrupts

Table 97 provides the list of I2S interrupts.

Table 97. I2S interrupt requests

Interrupt event	Event flag	Enable control bit
Transmit buffer empty flag	TXE	TXEIE
Receive buffer not empty flag	RXNE	RXNEIE
Overrun error	OVR	
Underrun error	UDR	ERRIE
Frame error flag	FRE	

26.9 SPI and I2S registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit). SPI_DR in addition can be accessed by 8-bit access.

26.9.1 SPI control register 1 (SPIx_CR1)

Address offset: 0x00 Reset value: 0x0000

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DI DE	BIDIOE	CRC EN	CRCN EXT	CRCL	RX ONLY	SSM	SSI	LSB FIRST	SPE		BR[2:0]		MSTR	CPOL	СРНА
r	N	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 15 BIDIMODE: Bidirectional data mode enable.

This bit enables half-duplex communication using common single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is active.

0: 2-line unidirectional data mode selected

1: 1-line bidirectional data mode selected

Note: This bit is not used in I²S mode.

Bit 14 BIDIOE: Output enable in bidirectional mode

This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode.

0: Output disabled (receive-only mode)

1: Output enabled (transmit-only mode)

Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I^2S mode.

Bit 13 CRCEN: Hardware CRC calculation enable

0: CRC calculation disabled

1: CRC calculation enabled

Note: This bit should be written only when SPI is disabled (SPE = '0') for correct operation. This bit is not used in I^2S mode.

Bit 12 CRCNEXT: Transmit CRC next

0: Next transmit value is from Tx buffer.

1: Next transmit value is from Tx CRC register.

Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I^2 S mode.

Bit 11 CRCL: CRC length

This bit is set and cleared by software to select the CRC length.

0: 8-bit CRC length

1: 16-bit CRC length

Note: This bit should be written only when SPI is disabled (SPE = '0') for correct operation. This bit is not used in I^2S mode.

Bit 10 RXONLY: Receive only mode enabled.

This bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active. This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.

- 0: Full-duplex (Transmit and receive)
- 1: Output disabled (Receive-only mode)

Note: This bit is not used in I²S mode.

Bit 9 SSM: Software slave management

When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.

- 0: Software slave management disabled
- 1: Software slave management enabled

Note: This bit is not used in I²S mode and SPI TI mode.

Bit 8 SSI: Internal slave select

This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.

Note: This bit is not used in I²S mode and SPI TI mode.

Bit 7 LSBFIRST: Frame format

- 0: data is transmitted / received with the MSB first
- 1: data is transmitted / received with the LSB first

Note: 1. This bit should not be changed when communication is ongoing.

2. This bit is not used in I²S mode and SPI TI mode.

Bit 6 SPE: SPI enable

- 0: Peripheral disabled
- 1: Peripheral enabled

Note: When disabling the SPI, follow the procedure described in Procedure for disabling the SPI on page 703.

This bit is not used in I^2S mode.

Bits 5:3 BR[2:0]: Baud rate control

000: f_{PCLK}/2

001: f_{PCLK}/4

010: f_{PCLK}/8

011: f_{PCLK}/16

100: f_{PCI K}/32

101: f_{PCLK}/64

110: f_{PCLK}/128

111: f_{PCLK}/256

Note: These bits should not be changed when communication is ongoing.

These bits are not used in I²S mode.

Bit 2 MSTR: Master selection

- 0: Slave configuration
- 1: Master configuration

Note: This bit should not be changed when communication is ongoing.

This bit is not used in I^2S mode.



RM0313 Rev 7 739/913

Bit 1 CPOL: Clock polarity

0: CK to 0 when idle

1: CK to 1 when idle

Note: This bit should not be changed when communication is ongoing.

This bit is not used in I²S mode and SPI TI mode except the case when CRC is applied

at TI mode.

Bit 0 CPHA: Clock phase

0: The first clock transition is the first data capture edge

1: The second clock transition is the first data capture edge

Note: This bit should not be changed when communication is ongoing.

This bit is not used in I²S mode and SPI TI mode except the case when CRC is applied

at TI mode.

26.9.2 SPI control register 2 (SPIx CR2)

Address offset: 0x04 Reset value: 0x0700

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	LDMA _TX	LDMA _RX	FRXT H		DS[[3:0]		TXEIE	RXNEIE	ERRIE	FRF	NSSP	SSOE	TXDMAEN	RXDMAEN
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 15 Reserved, must be kept at reset value.

Bit 14 LDMA TX: Last DMA transfer for transmission

This bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx CR1 register).

- 0: Number of data to transfer is even
- 1: Number of data to transfer is odd

Note: Refer to Procedure for disabling the SPI on page 703 if the CRCEN bit is set.

This bit is not used in I2S mode.

Bit 13 LDMA RX: Last DMA transfer for reception

This bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx CR1 register).

- 0: Number of data to transfer is even
- 1: Number of data to transfer is odd

Note: Refer to Procedure for disabling the SPI on page 703 if the CRCEN bit is set. This bit is not used in I2S mode.

Bit 12 FRXTH: FIFO reception threshold

This bit is used to set the threshold of the RXFIFO that triggers an RXNE event

- 0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit)
- 1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)

Note: This bit is not used in I²S mode.



Bits 11:8 DS[3:0]: Data size

These bits configure the data length for SPI transfers.

0000: Not used

0001: Not used

0010: Not used

0011: 4-bit

0100: 5-bit

0101: 6-bit

0110: 7-bit

0110.7 01

0111: 8-bit

1000: 9-bit

1001: 10-bit

1010: 11-bit

1011: 12-bit

1100: 13-bit

1101: 14-bit

1110: 15-bit

1111: 16-bit

If software attempts to write one of the "Not used" values, they are forced to the value "0111" (8-bit)

Note: These bits are not used in I²S mode.

Bit 7 TXEIE: Tx buffer empty interrupt enable

0: TXE interrupt masked

1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.

Bit 6 RXNEIE: RX buffer not empty interrupt enable

0: RXNE interrupt masked

1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set

Bit 5 ERRIE: Error interrupt enable

This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I²S mode).

0: Error interrupt is masked

1: Error interrupt is enabled

Bit 4 FRF: Frame format

0: SPI Motorola mode

1 SPI TI mode

Note: This bit must be written only when the SPI is disabled (SPE=0).

This bit is not used in I²S mode.

Bit 3 NSSP: NSS pulse management

This bit is used in master mode only. it allows the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer.

It has no meaning if CPHA = '1', or FRF = '1'.

0: No NSS pulse

1: NSS pulse generated

Note: 1. This bit must be written only when the SPI is disabled (SPE=0).

2. This bit is not used in I²S mode and SPI TI mode.



RM0313 Rev 7 741/913

Bit 2 SSOE: SS output enable

0: SS output is disabled in master mode and the SPI interface can work in multimaster configuration

1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment.

Note: This bit is not used in I²S mode and SPI TI mode.

Bit 1 **TXDMAEN:** Tx buffer DMA enable

When this bit is set, a DMA request is generated whenever the TXE flag is set.

0: Tx buffer DMA disabled 1: Tx buffer DMA enabled

Bit 0 RXDMAEN: Rx buffer DMA enable

When this bit is set, a DMA request is generated whenever the RXNE flag is set.

0: Rx buffer DMA disabled1: Rx buffer DMA enabled

26.9.3 SPI status register (SPIx_SR)

Address offset: 0x08 Reset value: 0x0002

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	FTLV	L[1:0]	FRLV	'L[1:0]	FRE	BSY	OVR	MODF	CRCE RR	UDR	CHSIDE	TXE	RXNE
			r	r	r	r	r	r	r	r	rc_w0	r	r	r	r

Bits 15:13 Reserved, must be kept at reset value.

Bits 12:11 FTLVL[1:0]: FIFO transmission level

These bits are set and cleared by hardware.

00: FIFO empty 01: 1/4 FIFO 10: 1/2 FIFO

11: FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)

Note: This bit is not used in I²S mode.

Bits 10:9 FRLVL[1:0]: FIFO reception level

These bits are set and cleared by hardware.

00: FIFO empty 01: 1/4 FIFO 10: 1/2 FIFO 11: FIFO full

Note: These bits are not used in I²S mode and in SPI receive-only mode while CRC calculation is enabled.

Bit 8 FRE: Frame format error

This flag is used for SPI in TI slave mode and I²S slave mode. Refer to Section 26.5.11: SPI error flags and Section 26.7.9: I2S error flags.

This flag is set by hardware and reset when SPIx_SR is read by software.

0: No frame format error

1: A frame format error occurred

Bit 7 BSY: Busy flag

0: SPI (or I2S) not busy

1: SPI (or I2S) is busy in communication or Tx buffer is not empty

This flag is set and cleared by hardware.

Note: The BSY flag must be used with caution: refer to Section 26.5.10: SPI status flags and Procedure for disabling the SPI on page 703.

Bit 6 OVR: Overrun flag

0: No overrun occurred

1: Overrun occurred

This flag is set by hardware and reset by a software sequence. Refer to *I2S error flags on page 736* for the software sequence.

Bit 5 MODF: Mode fault

0: No mode fault occurred

1: Mode fault occurred

This flag is set by hardware and reset by a software sequence. Refer to *Section : Mode fault (MODF) on page 712* for the software sequence.

Note: This bit is not used in I²S mode.

Bit 4 CRCERR: CRC error flag

0: CRC value received matches the SPIx RXCRCR value

1: CRC value received does not match the SPIx RXCRCR value

Note: This flag is set by hardware and cleared by software writing 0.

This bit is not used in I^2S mode.

Bit 3 UDR: Underrun flag

0: No underrun occurred

1: Underrun occurred

This flag is set by hardware and reset by a software sequence. Refer to *I2S error flags on page 736* for the software sequence.

Note: This bit is not used in SPI mode.

Bit 2 CHSIDE: Channel side

0: Channel Left has to be transmitted or has been received

1: Channel Right has to be transmitted or has been received

Note: This bit is not used in SPI mode. It has no significance in PCM mode.

Bit 1 TXE: Transmit buffer empty

0: Tx buffer not empty

1: Tx buffer empty

Bit 0 RXNE: Receive buffer not empty

0: Rx buffer empty

1: Rx buffer not empty



RM0313 Rev 7 743/913

26.9.4 SPI data register (SPIx_DR)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DR[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 DR[15:0]: Data register

Data received or to be transmitted

The data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO (See Section 26.5.9: Data transmission and reception procedures).

Note: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used.

26.9.5 SPI CRC polynomial register (SPIx_CRCPR)

Address offset: 0x10 Reset value: 0x0007

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CRCPO	LY[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 15:0 CRCPOLY[15:0]: CRC polynomial register

This register contains the polynomial for the CRC calculation.

The CRC polynomial (0x0007) is the reset value of this register. Another polynomial can be configured as required.

Note: The polynomial value should be odd only. No even value is supported.

26.9.6 SPI Rx CRC register (SPIx_RXCRCR)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RXCR	C[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 15:0 RXCRC[15:0]: Rx CRC register

When CRC calculation is enabled, the RXCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.

Only the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.

The entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard

Note: A read to this register when the BSY Flag is set could return an incorrect value. These bits are not used in l^2S mode.

26.9.7 SPI Tx CRC register (SPIx TXCRCR)

Address offset: 0x18 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TXCR	C[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 15:0 TXCRC[15:0]: Tx CRC register

When CRC calculation is enabled, the TXCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.

Only the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.

The entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.

Note: A read to this register when the BSY flag is set could return an incorrect value. These bits are not used in I^2S mode.

26.9.8 SPIx_I2S configuration register (SPIx_I2SCFGR)

Address offset: 0x1C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.		I2SMOD	I2SE	I2SCF	G[1:0]	PCMSYNC	Res.	I2SST	D[1:0]	CKPOL	DATLE	EN[1:0]	CHLEN
				rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw

Bits 15: Reserved, must be kept at reset value.

RM0313 Rev 7 745/913

Bit 11 I2SMOD: I2S mode selection

0: SPI mode is selected

1: I2S mode is selected

Note: This bit should be configured when the SPI or I2S is disabled.

Bit 10 I2SE: I2S enable

0: I2S peripheral is disabled

1: I2S peripheral is enabled

Note: This bit is not used in SPI mode.

Bits 9:8 I2SCFG[1:0]: I2S configuration mode

00: Slave - transmit

01: Slave - receive

10: Master - transmit

11: Master - receive

Note: These bits should be configured when the I2S is disabled.

They are not used in SPI mode.

Bit 7 PCMSYNC: PCM frame synchronization

0: Short frame synchronization

1: Long frame synchronization

Note: This bit has a meaning only if I2SSTD = 11 (PCM standard is used).

It is not used in SPI mode.

Bit 6 Reserved, must be kept at reset value.

Bits 5:4 I2SSTD[1:0]: I2S standard selection

00: I²S Philips standard

01: MSB justified standard (left justified)

10: LSB justified standard (right justified)

11: PCM standard

For more details on I²S standards, refer to Section 26.7.3 on page 719

Note: For correct operation, these bits should be configured when the I2S is disabled.

They are not used in SPI mode.

Bit 3 CKPOL: Inactive state clock polarity

0: I2S clock inactive state is low level

1: I2S clock inactive state is high level

Note: For correct operation, this bit should be configured when the I2S is disabled.

It is not used in SPI mode.

The bit CKPOL does not affect the CK edge sensitivity used to receive or transmit the SD and WS signals.

Bits 2:1 DATLEN[1:0]: Data length to be transferred

00: 16-bit data length

01: 24-bit data length

10: 32-bit data length

11: Not allowed

Note: For correct operation, these bits should be configured when the I2S is disabled.

They are not used in SPI mode.



Bit 0 **CHLEN**: Channel length (number of bits per audio channel)

0: 16-bit wide

1: 32-bit wide

The bit write operation has a meaning only if DATLEN = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in.

Note: For correct operation, this bit should be configured when the I2S is disabled.

It is not used in SPI mode.

26.9.9 SPIx_I2S prescaler register (SPIx_I2SPR)

Address offset: 0x20 Reset value: 0x0002

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	MCKOE	ODD				I2SDI	V[7:0]			
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:10 Reserved, must be kept at reset value.

Bit 9 MCKOE: Master clock output enable

0: Master clock output is disabled

1: Master clock output is enabled

Note: This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode.

It is not used in SPI mode.

Bit 8 ODD: Odd factor for the prescaler

0: Real divider value is = I2SDIV *2

1: Real divider value is = (I2SDIV * 2) + 1

Refer to Section 26.7.4 on page 726.

Note: This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode.

It is not used in SPI mode.

Bits 7:0 I2SDIV[7:0]: I2S linear prescaler

I2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values.

Refer to Section 26.7.4 on page 726.

Note: These bits should be configured when the I2S is disabled. They are used only when the I2S is in master mode.

They are not used in SPI mode.



26.9.10 SPI/I2S register map

Table 98 shows the SPI/I2S register map and reset values.

Table 98. SPI/I2S register map and reset values

Offset Register name reset value	Table 30. 31 m23 register map and reset values																	
Reset value	Offset		15	4	13	12	7	10	6	8	7	9	2	4	က	7	-	0
Ox04 SPIx_CR2 SPIx_WQT SPIx_CR2 SP	0x00	SPIx_CR1	BIDIMODE	BIDIOE	CRCEN	CRCNEXT	CRCL	RXONLY SSM SSI		LSBFIRST	SPE	BR [2:0]		MSTR	CPOL	СРНА		
Reset value		Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08 SPIx_SR SPIx_BR S	0x04	SPIx_CR2	Res.	LDMA_TX	LDMA_RX	FRXTH	DS[3:0]			TXEIE	RXNEIE	ERRIE	FRF	NSSP	30SS	TXDMAEN	RXDMAEN	
Reset value		Reset value		0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
Ox0C SPIx_DR DR[15:0]	0x08	SPIx_SR	Res.	Res.	Res.	2.5	F LVL[1:0]	2.27	FREVE[1:0]	FRE	BSY	OVR	MODF	CRCERR	UDR	CHSIDE	TXE	RXNE
0x0C Reset value 0		Reset value				0	0	0	0	0	0	0	0	0	0	0	1	0
Reset value	000	SPIx_DR	DR[15:0]															
0x10 Reset value 0	0x0C	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset value	0::40	SPIx_CRCPR	CRCPOLY[15:0]															
0x14 Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
Reset value		SPIx_RXCRCR	RXCRC[15:0]															
0x1C Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ox1C Reset value 0	0v18	SPIx_TXCRCR							Т	TXCRC[15:0]								
	OXTO	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset value 0 0 0 0 0 0 0 0 0 0 0	0x1C	SPIx_I2SCFGR	Res.	Res.	Res.	Res.	ISSMOD	I2SE	2.		PCMSYNC	Res.	IZSSTD CKPOL		TO-FINE IEVO	DAILEIN[I.U]	CHLEN	
		Reset value					0	0	0	0	0		0	0	0	0	0	0
0x20 SPIx_I2SPR	0x20	SPIx_I2SPR	Res.	Res.	Res.	Res.	Res.	Res.	9 0 0 12SDIV[7:0]									
Reset value 0 0 0 0 0 0 0 1 0		Reset value							0	0	0	0	0	0	0	0	1	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



27 Touch sensing controller (TSC)

27.1 Introduction

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode that is protected from direct touch by a dielectric (for example glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

27.2 TSC main features

The touch sensing controller has the following main features:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 24 capacitive sensing channels
- Up to 8 capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- · Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to 3 capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library

Note:

The number of capacitive sensing channels is dependent on the size of the packages and subject to IO availability.

27.3 **TSC functional description**

27.3.1 TSC block diagram

The block diagram of the touch sensing controller is shown in Figure 260.




Figure 260. TSC block diagram

27.3.2 Surface charge transfer acquisition overview

The surface charge transfer acquisition is a proven, robust and efficient way to measure a capacitance. It uses a minimum number of external components to operate with a single ended electrode type. This acquisition is designed around an analog I/O group composed of up to four GPIOs (see Figure 261). Several analog I/O groups are available to allow the acquisition of several capacitive sensing channels simultaneously and to support a larger number of capacitive sensing channels. Within a same analog I/O group, the acquisition of the capacitive sensing channels is sequential.

One of the GPIOs is dedicated to the sampling capacitor C_S. Only one sampling capacitor I/O per analog I/O group must be enabled at a time.

The remaining GPIOs are dedicated to the electrodes and are commonly called channels. For some specific needs (such as proximity detection), it is possible to simultaneously enable more than one channel per analog I/O group.






Figure 261. Surface charge transfer analog I/O group structure

Note:

Gx_IOy where x is the analog I/O group number and y the GPIO number within the selected group.

The surface charge transfer acquisition principle consists of charging an electrode capacitance (C_X) and transferring a part of the accumulated charge into a sampling capacitor (C_S). This sequence is repeated until the voltage across C_S reaches a given threshold (V_{IH} in our case). The number of charge transfers required to reach the threshold is a direct representation of the size of the electrode capacitance.

Table 99 details the charge transfer acquisition sequence of the capacitive sensing channel 1. States 3 to 7 are repeated until the voltage across C_S reaches the given threshold. The same sequence applies to the acquisition of the other channels. The electrode serial resistor R_S improves the ESD immunity of the solution.



RM0313 Rev 7

Table 99. Acquisition sequence summary

State	Gx_IO1 (channel)	Gx_IO2 (sampling)	Gx_IO3 (channel)	Gx_IO4 (channel)	State description		
#1	Input floating with analog switch closed	Output open- drain low with analog switch closed	Discharge all C_X and C_S				
#2		Input floating					
#3	Output push- pull high	Charge C _{X1}					
#4		Dead time					
#5	Input floating wit	Charge transfer from C_{X1} to C_S					
#6		Dead time					
#7		Measure C _S voltage					

Note:

Gx_IOy where x is the analog I/O group number and y the GPIO number within the selected group.

The voltage variation over the time on the sampling capacitor C_S is detailed below (refer to *Figure 261* for V_{SENSOR} and V_{CS} definition):




Figure 262. Sampling capacitor voltage variation

27.3.3 Reset and clocks

The TSC clock source is the AHB clock (HCLK). Two programmable prescalers are used to generate the pulse generator and the spread spectrum internal clocks:

- The pulse generator clock (PGCLK) is defined using the PGPSC[2:0] bits of the TSC_CR register
- The spread spectrum clock (SSCLK) is defined using the SSPSC bit of the TSC_CR register

The reset and clock controller (RCC) provides dedicated bits to enable the touch sensing controller clock and to reset this peripheral. For more information, refer to Section 7: Reset and clock control (RCC).

27.3.4 Charge transfer acquisition sequence

An example of a charge transfer acquisition sequence is detailed in *Figure 263*.




Figure 263. Charge transfer acquisition sequence

For higher flexibility, the charge transfer frequency is fully configurable. Both the pulse high state (charge of C_X) and the pulse low state (transfer of charge from C_X to C_S) duration can be defined using the CTPH[3:0] and CTPL[3:0] bits in the TSC_CR register. The standard range for the pulse high and low states duration is 500 ns to 2 μ s. To ensure a correct measurement of the electrode capacitance, the pulse high state duration must be set to ensure that C_X is always fully charged.

A dead time where both the sampling capacitor I/O and the channel I/O are in input floating state is inserted between the pulse high and low states to ensure an optimum charge transfer acquisition sequence. This state duration is 2 periods of HCLK.

At the end of the pulse high state and if the spread spectrum feature is enabled, a variable number of periods of the SSCLK clock are added.



RM0313 Rev 7 753/913

The reading of the sampling capacitor I/O, to determine if the voltage across C_S has reached the given threshold, is performed at the end of the pulse low state.

Note: The following TSC control register configurations are forbidden:

- bits PGPSC are set to '000' and bits CTPL are set to '0000'
- bits PGPSC are set to '000' and bits CTPL are set to '0001'
- bits PGPSC are set to '001' and bits CTPL are set to '0000'



27.3.5 Spread spectrum feature

The spread spectrum feature generates a variation of the charge transfer frequency. This is done to improve the robustness of the charge transfer acquisition in noisy environments and also to reduce the induced emission. The maximum frequency variation is in the range of 10% to 50% of the nominal charge transfer period. For instance, for a nominal charge transfer frequency of 250 kHz (4 μ s), the typical spread spectrum deviation is 10% (400 ns) which leads to a minimum charge transfer frequency of ~227 kHz.

In practice, the spread spectrum consists of adding a variable number of SSCLK periods to the pulse high state using the principle shown below:




Figure 264. Spread spectrum variation principle

The table below details the maximum frequency deviation with different HCLK settings:

f _{HCLK}	Spread spectrum step	Maximum spread spectrum deviatio							
24 MHz	41.6 ns	10666.6 ns							
48 MHz	20.8 ns	5333.3 ns							

Table 100. Spread spectrum deviation versus AHB clock frequency

The spread spectrum feature can be disabled/enabled using the SSE bit in the TSC_CR register. The frequency deviation is also configurable to accommodate the device HCLK clock frequency and the selected charge transfer frequency through the SSPSC and SSD[6:0] bits in the TSC_CR register.

27.3.6 Max count error

The max count error prevents long acquisition times resulting from a faulty capacitive sensing channel. It consists of specifying a maximum count value for the analog I/O group counters. This maximum count value is specified using the MCV[2:0] bits in the TSC_CR register. As soon as an acquisition group counter reaches this maximum value, the ongoing acquisition is stopped and the end of acquisition (EOAF bit) and max count error (MCEF bit) flags are both set. An interrupt can also be generated if the corresponding end of acquisition (EOAIE bit) or/and max count error (MCEIE bit) interrupt enable bits are set.



RM0313 Rev 7 755/913

27.3.7 Sampling capacitor I/O and channel I/O mode selection

To allow the GPIOs to be controlled by the touch sensing controller, the corresponding alternate function must be enabled through the standard GPIO registers and the GPIOxAFR registers.

The GPIOs modes controlled by the TSC are defined using the TSC_IOSCR and TSC IOCCR register.

When there is no ongoing acquisition, all the I/Os controlled by the touch sensing controller are in default state. While an acquisition is ongoing, only unused I/Os (neither defined as sampling capacitor I/O nor as channel I/O) are in default state. The IODEF bit in the TSC_CR register defines the configuration of the I/Os which are in default state. The table below summarizes the configuration of the I/O depending on its mode.

Table 1011 I/O state depending on ite mode and 10221 bit value								
IODEF bit	Acquisition status	Unused I/O mode	Channel I/O mode	Sampling capacitor I/O mode				
0 (output push-pull low)	No	Output push-pull low	Output push-pull low	Output push-pull low				
0 (output push-pull low)	Ongoing	Output push-pull low	-	-				
1 (input floating)	No	Input floating	Input floating	Input floating				
1 (input floating)	Ongoing	Input floating	-	-				

Table 101, I/O state depending on its mode and IODEF bit value

Unused I/O mode

An unused I/O corresponds to a GPIO controlled by the TSC peripheral but not defined as an electrode I/O nor as a sampling capacitor I/O.

Sampling capacitor I/O mode

To allow the control of the sampling capacitor I/O by the TSC peripheral, the corresponding GPIO must be first set to alternate output open drain mode and then the corresponding Gx IOy bit in the TSC IOSCR register must be set.

Only one sampling capacitor per analog I/O group must be enabled at a time.

Channel I/O mode

To allow the control of the channel I/O by the TSC peripheral, the corresponding GPIO must be first set to alternate output push-pull mode and the corresponding Gx IOy bit in the TSC_IOCCR register must be set.

For proximity detection where a higher equivalent electrode surface is required or to speedup the acquisition process, it is possible to enable and simultaneously acquire several channels belonging to the same analog I/O group.

Note:

During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC IOSCR or TSC IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller.



27.3.8 Acquisition mode

The touch sensing controller offers two acquisition modes:

- Normal acquisition mode: the acquisition starts as soon as the START bit in the TSC CR register is set.
- Synchronized acquisition mode: the acquisition is enabled by setting the START bit in the TSC_CR register but only starts upon the detection of a falling edge or a rising edge and high level on the SYNC input pin. This mode is useful for synchronizing the capacitive sensing channels acquisition with an external signal without additional CPU load.

The GxE bits in the TSC_IOGCSR registers specify which analog I/O groups are enabled (corresponding counter is counting). The C_S voltage of a disabled analog I/O group is not monitored and this group does not participate in the triggering of the end of acquisition flag. However, if the disabled analog I/O group contains some channels, they are pulsed.

When the C_S voltage of an enabled analog I/O group reaches the given threshold, the corresponding GxS bit of the TSC_IOGCSR register is set. When the acquisition of all enabled analog I/O groups is complete (all GxS bits of all enabled analog I/O groups are set), the EOAF flag in the TSC_ISR register is set. An interrupt request is generated if the EOAIE bit in the TSC_IER register is set.

In the case that a max count error is detected, the ongoing acquisition is stopped and both the EOAF and MCEF flags in the TSC_ISR register are set. Interrupt requests can be generated for both events if the corresponding bits (EOAIE and MCEIE bits of the TSCIER register) are set. Note that when the max count error is detected the remaining GxS bits in the enabled analog I/O groups are not set.

To clear the interrupt flags, the corresponding EOAIC and MCEIC bits in the TSC_ICR register must be set.

The analog I/O group counters are cleared when a new acquisition is started. They are updated with the number of charge transfer cycles generated on the corresponding channel(s) upon the completion of the acquisition.

27.3.9 I/O hysteresis and analog switch control

In order to offer a higher flexibility, the touch sensing controller is able to take the control of the Schmitt trigger hysteresis and analog switch of each Gx_IOy. This control is available whatever the I/O control mode is (controlled by standard GPIO registers or other peripherals) assuming that the touch sensing controller is enabled. This may be useful to perform a different acquisition sequence or for other purposes.

In order to improve the system immunity, the Schmitt trigger hysteresis of the GPIOs controlled by the TSC must be disabled by resetting the corresponding Gx_IOy bit in the TSC_IOHCR register.



RM0313 Rev 7 757/913

27.4 TSC low-power modes

Table 102. Effect of low-power modes on TSC

Mode	Description
Sleep	No effect TSC interrupts cause the device to exit Sleep mode.
Stop	TSC registers are frozen
Standby	The TSC stops its operation until the Stop or Standby mode is exited.

27.5 TSC interrupts

Table 103. Interrupt control bits

Interrupt event	Enable control bit	Event flag	Clear flag bit	Exit the Sleep mode	Exit the Stop mode	Exit the Standby mode
End of acquisition	EOAIE	EOAIF	EOAIC	Yes	No	No
Max count error	MCEIE	MCEIF	MCEIC	Yes	No	No

27.6 TSC registers

Refer to *Section 1.2 on page 36* of the reference manual for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by words (32-bit).

27.6.1 TSC control register (TSC_CR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CTPI	H[3:0]			CTPI	_[3:0]					SSD[6:0]				SSE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSPSC	Р	GPSC[2:	0]	Res.	Res.	Res.	Res.		MCV[2:0]		IODEF	SYNC POL	AM	START	TSCE
rw	rw	rw	rw					rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:28 CTPH[3:0]: Charge transfer pulse high

These bits are set and cleared by software. They define the duration of the high state of the charge transfer pulse (charge of C_X).

0000: 1x t_{PGCLK} 0001: 2x t_{PGCLK} ... 1111: 16x t_{PGCLK}

Note: These bits must not be modified when an acquisition is ongoing.

Bits 27:24 CTPL[3:0]: Charge transfer pulse low

These bits are set and cleared by software. They define the duration of the low state of the charge transfer pulse (transfer of charge from C_X to C_S).

0000: 1x t_{PGCLK} 0001: 2x t_{PGCLK} ... 1111: 16x t_{PGCLK}

Note: These bits must not be modified when an acquisition is ongoing.

Note: Some configurations are forbidden. Refer to the Section 27.3.4: Charge transfer acquisition sequence for details.

Bits 23:17 SSD[6:0]: Spread spectrum deviation

These bits are set and cleared by software. They define the spread spectrum deviation which consists in adding a variable number of periods of the SSCLK clock to the charge transfer pulse high state.

0000000: 1x t_{SSCLK} 0000001: 2x t_{SSCLK} ... 1111111: 128x t_{SSCLK}

Note: These bits must not be modified when an acquisition is ongoing.

Bit 16 SSE: Spread spectrum enable

This bit is set and cleared by software to enable/disable the spread spectrum feature.

0: Spread spectrum disabled

1: Spread spectrum enabled

Note: This bit must not be modified when an acquisition is ongoing.

Bit 15 SSPSC: Spread spectrum prescaler

This bit is set and cleared by software. It selects the AHB clock divider used to generate the spread spectrum clock (SSCLK).

0: f_{HCLK} 1: f_{HCLK} /2

Note: This bit must not be modified when an acquisition is ongoing.



RM0313 Rev 7 759/913

Bits 14:12 PGPSC[2:0]: Pulse generator prescaler

These bits are set and cleared by software. They select the AHB clock divider used to generate the pulse generator clock (PGCLK).

000: f_{HCLK} /2 001: f_{HCLK} /2 010: f_{HCLK} /4 011: f_{HCLK} /8 100: f_{HCLK} /16 101: f_{HCLK} /32 110: f_{HCLK} /64 111: f_{HCLK} /128

Note: These bits must not be modified when an acquisition is ongoing.

Note: Some configurations are forbidden. Refer to the Section 27.3.4: Charge transfer acquisition sequence for details.

Bits 11:8 Reserved, must be kept at reset value.

Bits 7:5 MCV[2:0]: Max count value

These bits are set and cleared by software. They define the maximum number of charge transfer pulses that can be generated before a max count error is generated.

000: 255 001: 511 010: 1023 011: 2047 100: 4095 101: 8191 110: 16383 111: reserved

Note: These bits must not be modified when an acquisition is ongoing.

Bit 4 IODEF: I/O Default mode

This bit is set and cleared by software. It defines the configuration of all the TSC I/Os when there is no ongoing acquisition. When there is an ongoing acquisition, it defines the configuration of all unused I/Os (not defined as sampling capacitor I/O or as channel I/O).

0: I/Os are forced to output push-pull low

1: I/Os are in input floating

Note: This bit must not be modified when an acquisition is ongoing.

Bit 3 SYNCPOL: Synchronization pin polarity

This bit is set and cleared by software to select the polarity of the synchronization input pin.

0: Falling edge only

1: Rising edge and high level

Bit 2 AM: Acquisition mode

This bit is set and cleared by software to select the acquisition mode.

- 0: Normal acquisition mode (acquisition starts as soon as START bit is set)
- 1: Synchronized acquisition mode (acquisition starts if START bit is set and when the selected signal is detected on the SYNC input pin)

Note: This bit must not be modified when an acquisition is ongoing.

Bit 1 START: Start a new acquisition

This bit is set by software to start a new acquisition. It is cleared by hardware as soon as the acquisition is complete or by software to cancel the ongoing acquisition.

- 0: Acquisition not started
- 1: Start a new acquisition

Bit 0 TSCE: Touch sensing controller enable

This bit is set and cleared by software to enable/disable the touch sensing controller.

- 0: Touch sensing controller disabled
- 1: Touch sensing controller enabled

Note: When the touch sensing controller is disabled, TSC registers settings have no effect.

27.6.2 TSC interrupt enable register (TSC_IER)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	0	0	7	6	F	4	2	_		_
13	14	13	12	- 11	10	9	8	,	6	5	4	3	2	1	U
Res.	MCEIE	EOAIE													

Bits 31:2 Reserved, must be kept at reset value.

Bit 1 MCEIE: Max count error interrupt enable

This bit is set and cleared by software to enable/disable the max count error interrupt.

- 0: Max count error interrupt disabled
- 1: Max count error interrupt enabled

Bit 0 **EOAIE**: End of acquisition interrupt enable

This bit is set and cleared by software to enable/disable the end of acquisition interrupt.

- 0: End of acquisition interrupt disabled
- 1: End of acquisition interrupt enabled

27.6.3 TSC interrupt clear register (TSC_ICR)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	Res.	5 Res.	4 Res.	Res.	Res.	1 MCEIC	0 EOAIC

Bits 31:2 Reserved, must be kept at reset value.

Bit 1 MCEIC: Max count error interrupt clear

This bit is set by software to clear the max count error flag and it is cleared by hardware when the flag is reset. Writing a '0' has no effect.

0: No effect

1: Clears the corresponding MCEF of the TSC_ISR register

Bit 0 **EOAIC**: End of acquisition interrupt clear

This bit is set by software to clear the end of acquisition flag and it is cleared by hardware when the flag is reset. Writing a '0' has no effect.

0: No effect

1: Clears the corresponding EOAF of the TSC_ISR register

27.6.4 TSC interrupt status register (TSC_ISR)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 Res.	4 Res.	3 Res.	2 Res.	1 MCEF	0 EOAF

Bits 31:2 Reserved, must be kept at reset value.

Bit 1 MCEF: Max count error flag

This bit is set by hardware as soon as an analog I/O group counter reaches the max count value specified. It is cleared by software writing 1 to the bit MCEIC of the TSC_ICR register.

- 0: No max count error (MCE) detected
- 1: Max count error (MCE) detected

Bit 0 EOAF: End of acquisition flag

This bit is set by hardware when the acquisition of all enabled group is complete (all GxS bits of all enabled analog I/O groups are set or when a max count error is detected). It is cleared by software writing 1 to the bit EOAIC of the TSC_ICR register.

- 0: Acquisition is ongoing or not started
- 1: Acquisition is complete



27.6.5 TSC I/O hysteresis control register (TSC_IOHCR)

Address offset: 0x10

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
G8_IO4	G8_IO3	G8_IO2	G8_IO1	G7_IO4	G7_IO3	G7_IO2	G7_IO1	G6_IO4	G6_IO3	G6_IO2	G6_IO1	G5_IO4	G5_IO3	G5_IO2	G5_IO1
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G4_IO4	G4_IO3	G4_IO2	G4_IO1	G3_IO4	G3_IO3	G3_IO2	G3_IO1	G2_IO4	G2_IO3	G2_IO2	G2_IO1	G1_IO4	G1_IO3	G1_IO2	G1_IO1
rw															

Bits 31:0 Gx_IOy: Gx_IOy Schmitt trigger hysteresis mode

These bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.

- 0: Gx_IOy Schmitt trigger hysteresis disabled
- 1: Gx_IOy Schmitt trigger hysteresis enabled

Note: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers).

27.6.6 TSC I/O analog switch control register (TSC_IOASCR)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
G8_IO4	G8_IO3	G8_IO2	G8_IO1	G7_IO4	G7_IO3	G7_IO2	G7_IO1	G6_IO4	G6_IO3	G6_IO2	G6_IO1	G5_IO4	G5_IO3	G5_IO2	G5_IO1
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G4_IO4	G4_IO3	G4_IO2	G4_IO1	G3_IO4	G3_IO3	G3_IO2	G3_IO1	G2_IO4	G2_IO3	G2_IO2	G2_IO1	G1_IO4	G1_IO3	G1_IO2	G1_IO1
rw															

Bits 31:0 Gx_IOy: Gx_IOy analog switch enable

These bits are set and cleared by software to enable/disable the Gx_IOy analog switch.

- 0: Gx_IOy analog switch disabled (opened)
- 1: Gx_IOy analog switch enabled (closed)

Note: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers).

RM0313 Rev 7 763/913

27.6.7 TSC I/O sampling control register (TSC_IOSCR)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
G8_IO4	G8_IO3	G8_IO2	G8_IO1	G7_IO4	G7_IO3	G7_IO2	G7_IO1	G6_IO4	G6_IO3	G6_IO2	G6_IO1	G5_IO4	G5_IO3	G5_IO2	G5_IO1
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G4_IO4	G4_IO3	G4_IO2	G4_IO1	G3_IO4	G3_IO3	G3_IO2	G3_IO1	G2_IO4	G2_IO3	G2_IO2	G2_IO1	G1_IO4	G1_IO3	G1_IO2	G1_IO1
rw															

Bits 31:0 **Gx_IOy**: Gx_IOy sampling mode

These bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.

0: Gx IOy unused

1: Gx_IOy used as sampling capacitor

Note: These bits must not be modified when an acquisition is ongoing.

During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller.

27.6.8 TSC I/O channel control register (TSC_IOCCR)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
G8_IO4	G8_IO3	G8_IO2	G8_IO1	G7_IO4	G7_IO3	G7_IO2	G7_IO1	G6_IO4	G6_IO3	G6_IO2	G6_IO1	G5_IO4	G5_IO3	G5_IO2	G5_IO1
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	14 G4_IO3							7 G2_IO4	6 G2_IO3	-		3 G1_IO4	2 G1_IO3	1 G1_IO2	0 G1_IO1

Bits 31:0 Gx_IOy: Gx IOy channel mode

These bits are set and cleared by software to configure the Gx_IOy as a channel I/O.

0: Gx IOy unused

1: Gx IOy used as channel

Note: These bits must not be modified when an acquisition is ongoing.

During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller.

27.6.9 TSC I/O group control status register (TSC_IOGCSR)

Address offset: 0x30

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	G8S	G7S	G6S	G5S	G4S	G3S	G2S	G1S
								r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 G8E	6 G7E	5 G6E	4 G5E	3 G4E	2 G3E	1 G2E	0 G1E

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:16 **GxS**: Analog I/O group x status

These bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.

0: Acquisition on analog I/O group x is ongoing or not started

1: Acquisition on analog I/O group x is complete

Note: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set.

Bits 15:8 Reserved, must be kept at reset value.

Bits 7:0 GxE: Analog I/O group x enable

These bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x.

0: Acquisition on analog I/O group x disabled

1: Acquisition on analog I/O group x enabled

27.6.10 TSC I/O group x counter register (TSC_IOGxCR)

x represents the analog I/O group number.

Address offset: 0x30 + 0x04 * x, (x = 1 to 8)

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13	12	11	10	9	8	7 CNT	6 [13:0]	5	4	3	2	1	0

Bits 31:14 Reserved, must be kept at reset value.

Bits 13:0 CNT[13:0]: Counter value

These bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C_S has reached the threshold).

RM0313 Rev 7 765/913

27.6.11 TSC register map

Table 104. TSC register map and reset values

Reset value	G1_101 o EOAF o EOAIC o EOAIE o TSCE n
Reset value	G1_102 o MCEF o MCEIC o MCEIE o
0x0004 TSC_IER Reset value Reset value TSC_ICR Reset value TSC_ICR Reset value TSC_ICR Reset value Reset value TSC_ICR Reset value Reset value Reset value Reset value TSC_ICR Reset value Reset va	G1_102 © MCEF © MCEIC © MCEIE
Reset value	G1_102 o MCEF o MCEIC o G1_101 o EOAF o EOAIC o
Ox00008 TSC_ICR 8 <	G1_102 o MCEF o MCEIC G1_101 o EOAF o EOAIC
0x00008 Reset value TSC_ISR Reset value R	G1_102 o MCEF o
Ox000C TSC_ISR	G1_102
0x0010 Reset value TSC_IOHCR 88 88 88 88 88 88 88 88 88 88 88 88 88	G1_102 o
0x0010 TSC_IOHCR 0x0010 Reset value 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	G1_102 G1_101
Reset value 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	_
0x0014 Reserved	
	1 1
DSC C C C C C C C C C	
	G1_102 G1_101
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
0x001C Reserved	
0x00200 TSC_IOSCR 8 8 9 7 10 1 20 1 20 1 20 1 20 1 20 1 20 1 20	G1_102 G1_101
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
0x0024 Reserved	
OX00028 TSC_IOCCK	G1_102 G1_101
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
0x002C Reserved	
TSC_IOGCSR	G2E G1E
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
TSC_IOG1CR	
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
0x0038 TSC_IOG2CR	
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	

Table 104. TSC register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	ינ	4	•	က	7	-	0
0x003C	TSC_IOG3CR	Res.		•				(CNT	[13	:0]	•																						
	Reset value																			0	0	0	0	0	0	0	0	0	0)	0	0	0	0
0x0040	TSC_IOG4CR	Res.						(CNT	[13	:0]																							
	Reset value																			0	0	0	0	0	0	0	0	0	0)	0	0	0	0
0x0044	TSC_IOG5CR	Res.						(CNT	[13	:0]																							
	Reset value																			0	0	0	0	0	0	0	0	0	0)	0	0	0	0
0x0048	TSC_IOG6CR	Res.						(CNT	[13	:0]																							
	Reset value																			0	0	0	0	0	0	0	0	0	0)	0	0	0	0
0x004C	TSC_IOG7CR	Res.						(CNT	[13	:0]																							
	Reset value																			0	0	0	0	0	0	0	0	0	0)	0	0	0	0
0x0050	TSC_IOG8CR	Res.						(CNT	[13	:0]																							
	Reset value																			0	0	0	0	0	0	0	0	0	0)	0	0	0	0

Refer to Section 2.2 on page 40 for the register boundary addresses.



RM0313 Rev 7 767/913

28 Controller area network (bxCAN)

28.1 Introduction

The **Basic Extended CAN** peripheral, named **bxCAN**, interfaces the CAN network. It supports the CAN protocols version 2.0A and B. It has been designed to manage a high number of incoming messages efficiently with a minimum CPU load. It also meets the priority requirements for transmit messages.

For safety-critical applications, the CAN controller provides all hardware functions for supporting the CAN Time Triggered Communication option.

28.2 bxCAN main features

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s
- Supports the Time Triggered Communication option

Transmission

- Three transmit mailboxes
- Configurable transmit priority
- Time stamp on SOF transmission

Reception

- Two receive FIFOs with three stages
- Scalable filter banks:
 - 14 filter banks for single CAN
- Identifier list feature
- Configurable FIFO overrun
- Time stamp on SOF reception

Time-triggered communication option

- Disable automatic retransmission mode
- 16-bit free running timer
- Time stamp sent in last two data bytes

Management

- Maskable interrupts
- Software-efficient mailbox mapping at a unique address space

28.3 bxCAN general description

In today CAN applications, the number of nodes in a network is increasing and several networks are linked together via gateways. Typically, the number of messages in the system (to be handled by each node) has significantly increased. In addition to the application messages, network management and diagnostic messages have been introduced.

An enhanced filtering mechanism is required to handle each type of message.



Furthermore, application tasks require more CPU time, therefore real-time constraints caused by message reception must be reduced.

A receive FIFO scheme allows the CPU to be dedicated to application tasks for a long time period without losing messages.

The standard HLP (Higher Layer Protocol) based on standard CAN drivers requires an efficient interface to the CAN controller.




Figure 265. CAN network topology

28.3.1 CAN 2.0B active core

The bxCAN module handles the transmission and the reception of CAN messages autonomously. Standard identifiers (11-bit) and extended identifiers (29-bit) are fully supported by hardware.

28.3.2 Control, status, and configuration registers

The application uses these registers to:

- Configure CAN parameters, for example baud rate
- Request transmissions
- Handle receptions
- Manage interrupts
- Get diagnostic information

28.3.3 Tx mailboxes

Three transmit mailboxes are provided to the software for setting up messages. The transmission scheduler decides which mailbox has to be transmitted first.

28.3.4 Acceptance filters

The bxCAN provides up to 14 scalable/configurable identifier filter banks in single CAN configuration, for selecting the incoming messages, that the software needs and discarding the others.

Receive FIFO

Two receive FIFOs are used by hardware to store the incoming messages. Three complete messages can be stored in each FIFO. The FIFOs are managed completely by hardware.




Figure 266. Single-CAN block diagram

28.4 bxCAN operating modes

bxCAN has three main operating modes: **initialization**, **normal**, and **Sleep**. After a hardware reset, bxCAN is in Sleep mode to reduce power consumption, and an internal pull-up is active on CANTX. The software requests bxCAN to enter **initialization** or **Sleep** mode by setting the INRQ or SLEEP bits in the CAN_MCR register. Once the mode has been entered, bxCAN confirms it by setting the INAK or SLAK bits in the CAN_MSR register, and the internal pull-up is disabled. When neither INAK nor SLAK is set, bxCAN is in **normal** mode. Before entering **normal** mode, bxCAN always must **synchronize** on the CAN bus. To synchronize, bxCAN waits until the CAN bus is idle, this means that 11 consecutive recessive bits have been monitored on CANRX.

28.4.1 Initialization mode

The software initialization can be done while the hardware is in Initialization mode. To enter this mode, the software sets the INRQ bit in the CAN_MCR register and waits until the hardware has confirmed the request by setting the INAK bit in the CAN_MSR register.

To leave Initialization mode, the software clears the INQR bit. bxCAN has left Initialization mode once the INAK bit has been cleared by hardware.

While in Initialization mode, all message transfers to and from the CAN bus are stopped and the status of the CAN bus output CANTX is recessive (high).

Entering Initialization mode does not change any of the configuration registers.

To initialize the CAN Controller, software has to set up the Bit timing (CAN_BTR) and CAN options (CAN_MCR) registers.



To initialize the registers associated with the CAN filter banks (mode, scale, FIFO assignment, activation, and filter values), software has to set the FINIT bit (CAN_FMR). Filter initialization also can be done outside the initialization mode.

Note:

When FINIT=1, CAN reception is deactivated.

The filter values also can be modified by deactivating the associated filter activation bits (in the CAN FA1R register).

If a filter bank is not used, it is recommended to leave it non active (leave the corresponding FACT bit cleared).

28.4.2 Normal mode

Once the initialization is complete, the software must request the hardware to enter Normal mode to be able to synchronize on the CAN bus and start reception and transmission.

The request to enter Normal mode is issued by clearing the INRQ bit in the CAN_MCR register. The bxCAN enters Normal mode and is ready to take part in bus activities when it has synchronized with the data transfer on the CAN bus. This is done by waiting for the occurrence of a sequence of 11 consecutive recessive bits (Bus Idle state). The switch to Normal mode is confirmed by the hardware by clearing the INAK bit in the CAN_MSR register.

The initialization of the filter values is independent from Initialization mode but must be done while the filter is not active (corresponding FACTx bit cleared). The filter scale and mode configuration must be configured before entering Normal mode.

28.4.3 Sleep mode (low-power)

To reduce power consumption, bxCAN has a low-power mode called Sleep mode. This mode is entered on software request by setting the SLEEP bit in the CAN_MCR register. In this mode, the bxCAN clock is stopped, however software can still access the bxCAN mailboxes.

If software requests entry to **initialization** mode by setting the INRQ bit while bxCAN is in **Sleep** mode, it must also clear the SLEEP bit.

bxCAN can be woken up (exit Sleep mode) either by software clearing the SLEEP bit or on detection of CAN bus activity.

On CAN bus activity detection, hardware automatically performs the wake-up sequence by clearing the SLEEP bit if the AWUM bit in the CAN_MCR register is set. If the AWUM bit is cleared, software has to clear the SLEEP bit when a wake-up interrupt occurs, in order to exit from Sleep mode.

Note:

If the wake-up interrupt is enabled (WKUIE bit set in CAN_IER register) a wake-up interrupt is generated on detection of CAN bus activity, even if the bxCAN automatically performs the wake-up sequence.

After the SLEEP bit has been cleared, Sleep mode is exited once bxCAN has synchronized with the CAN bus, refer to *Figure 267*. The Sleep mode is exited once the SLAK bit has been cleared by hardware.



RM0313 Rev 7 771/913




Figure 267. bxCAN operating modes

- ACK = The wait state during which hardware confirms a request by setting the INAK or SLAK bits in the CAN_MSR register.
- SYNC = The state during which bxCAN waits until the CAN bus is idle, meaning 11 consecutive recessive bits have been monitored on CANRX.

28.5 **Test mode**

Test mode can be selected by the SILM and LBKM bits in the CAN BTR register. These bits must be configured while bxCAN is in Initialization mode. Once test mode has been selected, the INRQ bit in the CAN MCR register must be reset to enter Normal mode.

28.5.1 Silent mode

The bxCAN can be put in Silent mode by setting the SILM bit in the CAN_BTR register.

In Silent mode, the bxCAN is able to receive valid data frames and valid remote frames, but sends only recessive bits on the CAN bus and cannot start a transmission. If the bxCAN has to send a dominant bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the CAN Core monitors this dominant bit, although the CAN bus may remain in recessive state. Silent mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge bits, Error frames).



bxCAN

Tx Rx

=1

CANTX CANRX

MS30393V2

Figure 268. bxCAN in silent mode

28.5.2 Loop back mode

The bxCAN can be set in Loop back mode by setting the LBKM bit in the CAN_BTR register. In Loop Back mode, the bxCAN treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) in a Receive mailbox.




Figure 269. bxCAN in Loop back mode

This mode is provided for self-test functions. To be independent of external events, the CAN Core ignores acknowledge errors (no dominant bit sampled in the acknowledge slot of a data / remote frame) in Loop back mode. In this mode, the bxCAN performs an internal feedback from its Tx output to its Rx input. The actual value of the CANRX input pin is disregarded by the bxCAN. The transmitted messages can be monitored on the CANTX pin.

28.5.3 Loop back combined with silent mode

It is also possible to combine Loop back mode and Silent mode by setting the LBKM and SILM bits in the CAN_BTR register. This mode can be used for a "Hot Selftest", meaning the bxCAN can be tested like in Loop back mode but without affecting a running CAN system connected to the CANTX and CANRX pins. In this mode, the CANRX pin is disconnected from the bxCAN and the CANTX pin is held recessive.






Figure 270. bxCAN in combined mode

28.6 Behavior in debug mode

When the microcontroller enters the debug mode (Cortex®-M4 with FPU core halted), the bxCAN continues to work normally or stops, depending on:

- the DBG CAN1 STOP bit in the DBG module for the single mode.
- the DBF bit in CAN_MCR. For more details, refer to Section 28.9.2: CAN control and status registers.

28.7 bxCAN functional description

28.7.1 **Transmission handling**

To transmit a message, the application must select one empty transmit mailbox, set up the identifier, the data length code (DLC), and the data before requesting the transmission by setting the corresponding TXRQ bit in the CAN TIxR register. Once the mailbox has left empty state, the software no longer has write access to the mailbox registers. Immediately after the TXRQ bit has been set, the mailbox enters pending state and waits to become the highest priority mailbox, see Transmit Priority. As soon as the mailbox has the highest priority it is scheduled for transmission. The transmission of the message of the scheduled mailbox starts (enter transmit state) when the CAN bus becomes idle. Once the mailbox has been successfully transmitted, it becomes empty again. The hardware indicates a successful transmission by setting the RQCP and TXOK bits in the CAN_TSR register.

If the transmission fails, the cause is indicated by the ALST bit in the CAN TSR register in case of an Arbitration Lost, and/or the TERR bit, in case of transmission error detection.

Transmit priority

By identifier

When more than one transmit mailbox is pending, the transmission order is given by the identifier of the message stored in the mailbox. The message with the lowest identifier value has the highest priority according to the arbitration of the



CAN protocol. If the identifier values are equal, the lower mailbox number is scheduled first.

By transmit request order

The transmit mailboxes can be configured as a transmit FIFO by setting the TXFP bit in the CAN_MCR register. In this mode, the priority order is given by the transmit request order. This mode is very useful for segmented transmission.

Abort

A transmission request can be aborted by the user setting the ABRQ bit in the CAN_TSR register. In **pending** or **scheduled** state, the mailbox is aborted immediately. An abort request while the mailbox is in **transmit** state can have two results. If the mailbox is transmitted successfully the mailbox becomes **empty** with the TXOK bit set in the CAN_TSR register. If the transmission fails, the mailbox becomes **scheduled**, the transmission is aborted and becomes **empty** with TXOK cleared. In all cases, the mailbox becomes **empty** again at least at the end of the current transmission.

Non automatic retransmission mode

This mode has been implemented in order to fulfill the requirement of the Time Triggered Communication option of the CAN standard. To configure the hardware in this mode the NART bit in the CAN MCR register must be set.

In this mode, each transmission is started only once. If the first attempt fails, due to an arbitration loss or an error, the hardware does not automatically restart the message transmission.

At the end of the first transmission attempt, the hardware considers the request as completed and sets the RQCP bit in the CAN_TSR register. The result of the transmission is indicated in the CAN_TSR register by the TXOK, ALST, and TERR bits.




Figure 271. Transmit mailbox states

28.7.2 Time triggered communication mode

In this mode, the internal counter of the CAN hardware is activated and used to generate the time stamp value stored in the CAN RDTxR/CAN TDTxR registers, respectively (for Rx and Tx mailboxes). The internal counter is incremented each CAN bit time (refer to Section 28.7.7). The internal counter is captured on the sample point of the Start Of Frame bit in both reception and transmission.

28.7.3 Reception handling

For the reception of CAN messages, three mailboxes organized as a FIFO are provided. In order to save CPU load, simplify the software and guarantee data consistency, the FIFO is managed completely by hardware. The application accesses the messages stored in the FIFO through the FIFO output mailbox.

Valid message

A received message is considered as valid when it has been received correctly according to the CAN protocol (no error until the last but one bit of the EOF field) and It passed through the identifier filtering successfully, see Section 28.7.4.




Figure 272. Receive FIFO states

FIFO management

Starting from the **empty** state, the first valid message received is stored in the FIFO, which becomes **pending_1**. The hardware signals the event setting the FMP[1:0] bits in the CAN_RFR register to the value 01b. The message is available in the FIFO output mailbox. The software reads out the mailbox content and releases it by setting the RFOM bit in the CAN_RFR register. The FIFO becomes **empty** again. If a new valid message has been received in the meantime, the FIFO stays in **pending_1** state, and the new message is available in the output mailbox.

If the application does not release the mailbox, the next valid message is stored in the FIFO, which enters **pending_2** state (FMP[1:0] = 10b). The storage process is repeated for the next valid message putting the FIFO into **pending_3** state (FMP[1:0] = 11b). At this point, the software must release the output mailbox by setting the RFOM bit, so that a mailbox is free to store the next valid message. Otherwise, the next valid message received causes a loss of message. Refer also to *Section 28.7.5*.

Overrun

Once the FIFO is in **pending_3** state (the three mailboxes are full) the next valid message reception leads to an **overrun**, and a message is lost. The hardware signals the overrun condition by setting the FOVR bit in the CAN_RFR register. Which message is lost depends on the configuration of the FIFO:

- If the FIFO lock function is disabled (RFLM bit in the CAN_MCR register cleared) the last message stored in the FIFO is overwritten by the new incoming message. In this case, the latest messages are always available to the application.
- If the FIFO lock function is enabled (RFLM bit in the CAN_MCR register set) the most recent message is discarded, and the software has the three oldest messages in the FIFO available.

Reception related interrupts

Once a message has been stored in the FIFO, the FMP[1:0] bits are updated, and an interrupt request is generated if the FMPIE bit in the CAN_IER register is set.

When the FIFO becomes full (a third message is stored) the FULL bit in the CAN_RFR register is set, and an interrupt is generated if the FFIE bit in the CAN_IER register is set.

On overrun condition, the FOVR bit is set and an interrupt is generated if the FOVIE bit in the CAN IER register is set.

28.7.4 Identifier filtering

In the CAN protocol the identifier of a message is not associated with the address of a node but related to the content of the message. Consequently, a transmitter broadcasts its message to all receivers. On message reception a receiver node decides - depending on the identifier value - whether the software needs the message or not. If the message is needed, it is copied into the SRAM. If not, the message must be discarded without intervention by the software.

To fulfill this requirement the bxCAN Controller provides 14 configurable and scalable filter banks (13-0) to the application, in order to receive only the messages the software needs.

This hardware filtering saves CPU resources which would be otherwise needed to perform filtering by software. Each filter bank x consists of two 32-bit registers, CAN_FxR0 and CAN_FxR1.



RM0313 Rev 7 777/913

Scalable width

To optimize and adapt the filters to the application needs, each filter bank can be scaled independently. Depending on the filter scale, a filter bank provides:

- One 32-bit filter for the STDID[10:0], EXTID[17:0], IDE, and RTR bits.
- Two 16-bit filters for the STDID[10:0], RTR, IDE, and EXTID[17:15] bits.

Refer to Figure 273.

Furthermore, the filters can be configured in mask mode or in identifier list mode.

Mask mode

In **mask** mode the identifier registers are associated with mask registers specifying which bits of the identifier are handled as "must match" or as "don't care".

Identifier list mode

In **identifier list** mode, the mask registers are used as identifier registers. Thus, instead of defining an identifier and a mask, two identifiers are specified, doubling the number of single identifiers. All bits of the incoming identifier must match the bits specified in the filter registers.

Filter bank scale and mode configuration

The filter banks are configured by means of the corresponding CAN_FMR register. To configure a filter bank, it must be deactivated by clearing the FACT bit in the CAN_FAR register. The filter scale is configured by means of the corresponding FSCx bit in the CAN_FS1R register, refer to *Figure 273*. The **identifier list** or **identifier mask** mode for the corresponding Mask/Identifier registers is configured by means of the FBMx bits in the CAN_FMR register.

To filter a group of identifiers, configure the Mask/Identifier registers in mask mode.

To select single identifiers, configure the Mask/Identifier registers in identifier list mode.

Filters not used by the application should be left deactivated.

Each filter within a filter bank is numbered (called the *Filter number*) from 0 to a maximum dependent on the mode and the scale of each of the filter banks.

Concerning the filter configuration, refer to Figure 273.






Figure 273. Filter bank scale configuration - Register organization

Filter match index

Once a message has been received in the FIFO it is available to the application. Typically, application data is copied into SRAM locations. To copy the data to the right location the application has to identify the data by means of the identifier. To avoid this, and to ease the access to the SRAM locations, the CAN controller provides a filter match index.

This index is stored in the mailbox together with the message according to the filter priority rules. Thus each received message has its associated filter match index.

The filter match index can be used in two ways:

- Compare the filter match index with a list of expected values.
- Use the filter match index as an index on an array to access the data destination location.

For non masked filters, the software no longer has to compare the identifier.

If the filter is masked the software reduces the comparison to the masked bits only.

The index value of the filter number does not take into account the activation state of the filter banks. In addition, two independent numbering schemes are used, one for each FIFO. Refer to *Figure 274* for an example.



RM0313 Rev 7 779/913




Figure 274. Example of filter numbering

Filter priority rules

Depending on the filter combination it may occur that an identifier passes successfully through several filters. In this case the filter match value stored in the receive mailbox is chosen according to the following priority rules:

- A 32-bit filter takes priority over a 16-bit filter.
- For filters of equal scale, priority is given to the Identifier List mode over the Identifier Mask mode
- For filters of equal scale and mode, priority is given by the filter number (the lower the number, the higher the priority).




Figure 275. Filtering mechanism example

The example above shows the filtering principle of the bxCAN. On reception of a message, the identifier is compared first with the filters configured in identifier list mode. If there is a match, the message is stored in the associated FIFO and the index of the matching filter is stored in the filter match index. As shown in the example, the identifier matches with Identifier #2 thus the message content and FMI 2 is stored in the FIFO.

If there is no match, the incoming identifier is then compared with the filters configured in mask mode.

If the identifier does not match any of the identifiers configured in the filters, the message is discarded by hardware without disturbing the software.

28.7.5 Message storage

The interface between the software and the hardware for the CAN messages is implemented by means of mailboxes. A mailbox contains all information related to a message; identifier, data, control, status and time stamp information.

Transmit mailbox

The software sets up the message to be transmitted in an empty transmit mailbox. The status of the transmission is indicated by hardware in the CAN_TSR register.

4

RM0313 Rev 7 781/913

Offset to transmit mailbox base address	Register name
0	CAN_TIxR
4	CAN_TDTxR
8	CAN_TDLxR
12	CAN_TDHxR


Receive mailbox

When a message has been received, it is available to the software in the FIFO output mailbox. Once the software has handled the message (e.g. read it) the software must release the FIFO output mailbox by means of the RFOM bit in the CAN_RFR register to make the next incoming message available. The filter match index is stored in the MFMI field of the CAN_RDTxR register. The 16-bit time stamp value is stored in the TIME[15:0] field of CAN_RDTxR.

Table 106. Receive mailbox mapping

Offset to receive mailbox base address (bytes)	Register name
0	CAN_RIxR
4	CAN_RDTxR
8	CAN_RDLxR
12	CAN_RDHxR

Figure 276. CAN error state diagram



28.7.6 Error management

The error management as described in the CAN protocol is handled entirely by hardware using a Transmit Error Counter (TEC value, in CAN_ESR register) and a Receive Error Counter (REC value, in the CAN_ESR register), which get incremented or decremented according to the error condition. For detailed information about TEC and REC management, refer to the CAN standard.



Both of them may be read by software to determine the stability of the network. Furthermore, the CAN hardware provides detailed information on the current error status in CAN_ESR register. By means of the CAN_IER register (ERRIE bit, etc.), the software can configure the interrupt generation on error detection in a very flexible way.

Bus-Off recovery

The Bus-Off state is reached when TEC is greater than 255, this state is indicated by BOFF bit in CAN_ESR register. In Bus-Off state, the bxCAN is no longer able to transmit and receive messages.

Depending on the ABOM bit in the CAN_MCR register, bxCAN recovers from Bus-Off (become error active again) either automatically or on software request. But in both cases the bxCAN has to wait at least for the recovery sequence specified in the CAN standard (128 occurrences of 11 consecutive recessive bits monitored on CANRX).

If ABOM is set, the bxCAN starts the recovering sequence automatically after it has entered Bus-Off state.

If ABOM is cleared, the software must initiate the recovering sequence, by requesting bxCAN to enter and to leave initialization mode.

Note:

In initialization mode, bxCAN does not monitor the CANRX signal, therefore it cannot complete the recovery sequence. **To recover, bxCAN must be in normal mode**.

28.7.7 Bit timing

The bit timing logic monitors the serial bus-line and performs sampling and adjustment of the sample point by synchronizing on the start-bit edge and resynchronizing on the following edges.

Its operation may be explained simply by splitting nominal bit time into three segments as follows:

- **Synchronization segment (SYNC_SEG)**: a bit change is expected to occur within this time segment. It has a fixed length of one time quantum (1 x t₀).
- Bit segment 1 (BS1): defines the location of the sample point. It includes the PROP_SEG and PHASE_SEG1 of the CAN standard. Its duration is programmable between 1 and 16 time quanta but may be automatically lengthened to compensate for positive phase drifts due to differences in the frequency of the various nodes of the network.
- Bit segment 2 (BS2): defines the location of the transmit point. It represents the PHASE_SEG2 of the CAN standard. Its duration is programmable between 1 and 8 time quanta but may also be automatically shortened to compensate for negative phase drifts.

The resynchronization jump width (SJW) defines an upper bound to the amount of lengthening or shortening of the bit segments. It is programmable between 1 and 4 time quanta.

A valid edge is defined as the first transition in a bit time from dominant to recessive bus level provided the controller itself does not send a recessive bit.

If a valid edge is detected in BS1 instead of SYNC_SEG, BS1 is extended by up to SJW so that the sample point is delayed.

Conversely, if a valid edge is detected in BS2 instead of SYNC_SEG, BS2 is shortened by up to SJW so that the transmit point is moved earlier.




RM0313 Rev 7 783/913

As a safeguard against programming errors, the configuration of the Bit timing register (CAN_BTR) is only possible while the device is in Standby mode.

Note:

For a detailed description of the CAN bit timing and resynchronization mechanism, refer to the ISO 11898 standard.

Figure 277. Bit timing



MS31001V2

Figure 278. CAN frames Inter-frame space Inter-frame space Data frame (standard identifier) or overload frame 44 + 8 *N Ctrl field CRC field ACK field Arbitration field Data field 12 16 ID DLC CRC **EOF** Inter-frame space Inter-frame space Data frame (extended identifier) or overload frame 64 + 8 *N Arbitration field Ctrl field Data field CRC field ACK field 32 8 *N-16 ID DLC CRC **EOF** Inter-frame space Inter-frame space Remote frame (standard identifier) or overload frame ACK field CRC field Arbitration field Ctrl field ID DLC CRC EOF ACK Inter-frame space Inter-frame space Remote frame (extended identifier) or overload frame 64 Ctrl field CRC field ACK field Arbitration field 32 16-ID CRC DLC **EOF** ACK Data frame or Inter-frame space Error frame Legend and notes Remote frame or overload frame 0 ≤ N ≤ 8 Error Flag Error flag echo delimiter SOF: Start of frame 8 • RTR: Remote transmission request • IDE: Identifier extension bit Data frame or • r0: Reserved bit Any frame Inter-frame space Remote frame DLC: Data length code Suspend CRC: Cyclic redundancy code transmission Intermission Bus idle 3 • Error flag: 6 dominant bits if node is error active, else 6 recessive bits Suspend transmission: applies to End of frame or error passive nodes only Error delimiter or Inter-frame space EOF: End of frame Overload delimiter or Error frame Overload frame ACK: Acknowledge bit Overload Overload Overload flag delimiter echo Ctrl: Control



RM0313 Rev 7 785/913

28.8 bxCAN interrupts

Four interrupt vectors are dedicated to bxCAN. Each interrupt source can be independently enabled or disabled by means of the CAN interrupt enable register (CAN_IER).




Figure 279. Event flags and interrupt generation



- The **transmit interrupt** can be generated by the following events:
 - Transmit mailbox 0 becomes empty, RQCP0 bit in the CAN_TSR register set.
 - Transmit mailbox 1 becomes empty, RQCP1 bit in the CAN_TSR register set.
 - Transmit mailbox 2 becomes empty, RQCP2 bit in the CAN_TSR register set.
- The **FIFO 0 interrupt** can be generated by the following events:
 - Reception of a new message, FMP0 bits in the CAN RF0R register are not '00'.
 - FIFO0 full condition, FULL0 bit in the CAN RF0R register set.
 - FIFO0 overrun condition, FOVR0 bit in the CAN_RF0R register set.
- The **FIFO 1 interrupt** can be generated by the following events:
 - Reception of a new message, FMP1 bits in the CAN RF1R register are not '00'.
 - FIFO1 full condition, FULL1 bit in the CAN RF1R register set.
 - FIFO1 overrun condition, FOVR1 bit in the CAN RF1R register set.
- The error and status change interrupt can be generated by the following events:
 - Error condition, for more details on error conditions refer to the CAN Error Status register (CAN ESR).
 - Wake-up condition, SOF monitored on the CAN Rx signal.
 - Entry into Sleep mode.

28.9 CAN registers

The peripheral registers must be accessed by words (32 bits).

28.9.1 Register access protection

Erroneous access to certain configuration registers can cause the hardware to temporarily disturb the whole CAN network. Therefore, the CAN_BTR register can be modified by software only while the CAN hardware is in initialization mode.

Although the transmission of incorrect data does not cause problems at the CAN network level, it can severely disturb the application. A transmit mailbox can be only modified by software while it is in empty state, refer to *Figure 271: Transmit mailbox states*.

The filter values can be modified either deactivating the associated filter banks or by setting the FINIT bit. Moreover, the modification of the filter configuration (scale, mode, and FIFO assignment) in CAN_FMxR, CAN_FSxR and CAN_FFAR registers can only be done when the filter initialization mode is set (FINIT=1) in the CAN_FMR register.

28.9.2 CAN control and status registers

Refer to Section 1.2 for a list of abbreviations used in register descriptions.

CAN master control register (CAN_MCR)

Address offset: 0x00

Reset value: 0x0001 0002



RM0313 Rev 7 787/913

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DBF
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 RESET	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 TTCM	6 ABOM	5 AWUM	4 NART	3 RFLM	2 TXFP	1 SLEEP	0 INRQ

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 DBF: Debug freeze

- 0: CAN working during debug
- 1: CAN reception/transmission frozen during debug. Reception FIFOs can still be accessed/controlled normally.

Bit 15 RESET: bxCAN software master reset

- 0: Normal operation.
- 1: Force a master reset of the bxCAN -> Sleep mode activated after reset (FMP bits and CAN MCR register are initialized to the reset values). This bit is automatically reset to 0.
- Bits 14:8 Reserved, must be kept at reset value.

Bit 7 TTCM: Time triggered communication mode

- 0: Time Triggered Communication mode disabled.
- 1: Time Triggered Communication mode enabled

Note: For more information on Time Triggered Communication mode, refer to Section 28.7.2: Time triggered communication mode.

Bit 6 ABOM: Automatic bus-off management

This bit controls the behavior of the CAN hardware on leaving the Bus-Off state.

- 0: The Bus-Off state is left on software request, once 128 occurrences of 11 recessive bits have been monitored and the software has first set and cleared the INRQ bit of the CAN MCR register.
- 1: The Bus-Off state is left automatically by hardware once 128 occurrences of 11 recessive bits have been monitored.

For detailed information on the Bus-Off state refer to Section 28.7.6: Error management.

Bit 5 AWUM: Automatic wake-up mode

This bit controls the behavior of the CAN hardware on message reception during Sleep mode.

- 0: The Sleep mode is left on software request by clearing the SLEEP bit of the CAN_MCR register.
- 1: The Sleep mode is left automatically by hardware on CAN message detection.

The SLEEP bit of the CAN_MCR register and the SLAK bit of the CAN_MSR register are cleared by hardware.

Bit 4 NART: No automatic retransmission

- 0: The CAN hardware automatically retransmits the message until it has been successfully transmitted according to the CAN standard.
- 1: A message is transmitted only once, independently of the transmission result (successful, error or arbitration lost).



Bit 3 RFLM: Receive FIFO locked mode

- 0: Receive FIFO not locked on overrun. Once a receive FIFO is full the next incoming message overwrites the previous one.
- 1: Receive FIFO locked against overrun. Once a receive FIFO is full the next incoming message is discarded.

Bit 2 TXFP: Transmit FIFO priority

This bit controls the transmission order when several mailboxes are pending at the same time

- 0: Priority driven by the identifier of the message
- 1: Priority driven by the request order (chronologically)

Bit 1 SLEEP: Sleep mode request

This bit is set by software to request the CAN hardware to enter the Sleep mode. Sleep mode is entered as soon as the current CAN activity (transmission or reception of a CAN frame) has been completed.

This bit is cleared by software to exit Sleep mode.

This bit is cleared by hardware when the AWUM bit is set and a SOF bit is detected on the CAN Rx signal.

This bit is set after reset - CAN starts in Sleep mode.

Bit 0 INRQ: Initialization request

The software clears this bit to switch the hardware into normal mode. Once 11 consecutive recessive bits have been monitored on the Rx signal the CAN hardware is synchronized and ready for transmission and reception. Hardware signals this event by clearing the INAK bit in the CAN_MSR register.

Software sets this bit to request the CAN hardware to enter initialization mode. Once software has set the INRQ bit, the CAN hardware waits until the current CAN activity (transmission or reception) is completed before entering the initialization mode. Hardware signals this event by setting the INAK bit in the CAN_MSR register.

CAN master status register (CAN MSR)

Address offset: 0x04

Reset value: 0x0000 0C02

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 RX	10 SAMP	9 RXM	8 TXM	7 Res.	6 Res.	5 Res.	4 SLAKI	3 WKUI	2 ERRI	1 SLAK	0 INAK

Bits 31:12 Reserved, must be kept at reset value.

Bit 11 RX: CAN Rx signal

Monitors the actual value of the CAN_RX Pin.

Bit 10 SAMP: Last sample point

The value of RX on the last sample point (current received bit value).

57

RM0313 Rev 7 789/913

Bit 9 RXM: Receive mode

The CAN hardware is currently receiver.

Bit 8 TXM: Transmit mode

The CAN hardware is currently transmitter.

Bits 7:5 Reserved, must be kept at reset value.

Bit 4 SLAKI: Sleep acknowledge interrupt

When SLKIE=1, this bit is set by hardware to signal that the bxCAN has entered Sleep mode. When set, this bit generates a status change interrupt if the SLKIE bit in the CAN IER register is set.

This bit is cleared by software or by hardware, when SLAK is cleared.

Note: When SLKIE=0, no polling on SLAKI is possible. In this case the SLAK bit can be polled.

Bit 3 WKUI: Wake-up interrupt

This bit is set by hardware to signal that a SOF bit has been detected while the CAN hardware was in Sleep mode. Setting this bit generates a status change interrupt if the WKUIE bit in the CAN IER register is set.

This bit is cleared by software.

Bit 2 ERRI: Error interrupt

This bit is set by hardware when a bit of the CAN_ESR has been set on error detection and the corresponding interrupt in the CAN_IER is enabled. Setting this bit generates a status change interrupt if the ERRIE bit in the CAN_IER register is set.

This bit is cleared by software.

Bit 1 SLAK: Sleep acknowledge

This bit is set by hardware and indicates to the software that the CAN hardware is now in Sleep mode. This bit acknowledges the Sleep mode request from the software (set SLEEP bit in CAN MCR register).

This bit is cleared by hardware when the CAN hardware has left Sleep mode (to be synchronized on the CAN bus). To be synchronized the hardware has to monitor a sequence of 11 consecutive recessive bits on the CAN RX signal.

Note: The process of leaving Sleep mode is triggered when the SLEEP bit in the CAN_MCR register is cleared. Refer to the AWUM bit of the CAN_MCR register description for detailed information for clearing SLEEP bit

Bit 0 INAK: Initialization acknowledge

This bit is set by hardware and indicates to the software that the CAN hardware is now in initialization mode. This bit acknowledges the initialization request from the software (set INRQ bit in CAN_MCR register).

This bit is cleared by hardware when the CAN hardware has left the initialization mode (to be synchronized on the CAN bus). To be synchronized the hardware has to monitor a sequence of 11 consecutive recessive bits on the CAN RX signal.

CAN transmit status register (CAN_TSR)

Address offset: 0x08

Reset value: 0x1C00 0000



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LOW2	LOW1	LOW0	TME2	TME1	TME0	COD	E[1:0]	ABRQ2	Res.	Res.	Res.	TERR2	ALST2	TXOK2	RQCP2
r	r	r	r	r	r	r	r	rs				rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 ABRQ1	14 Res.	13 Res.	12 Res.	11 TERR1	10 ALST1	9 TXOK1		7 ABRQ0	_	5 Res.	· ·	3 TERR0	2 ALST0	1 TXOK0	0 RQCP0

Bit 31 LOW2: Lowest priority flag for mailbox 2

This bit is set by hardware when more than one mailbox are pending for transmission and mailbox 2 has the lowest priority.

Bit 30 LOW1: Lowest priority flag for mailbox 1

This bit is set by hardware when more than one mailbox are pending for transmission and mailbox 1 has the lowest priority.

Bit 29 LOW0: Lowest priority flag for mailbox 0

This bit is set by hardware when more than one mailbox are pending for transmission and mailbox 0 has the lowest priority.

Note: The LOW[2:0] bits are set to 0 when only one mailbox is pending.

Bit 28 TME2: Transmit mailbox 2 empty

This bit is set by hardware when no transmit request is pending for mailbox 2.

Bit 27 TME1: Transmit mailbox 1 empty

This bit is set by hardware when no transmit request is pending for mailbox 1.

Bit 26 TME0: Transmit mailbox 0 empty

This bit is set by hardware when no transmit request is pending for mailbox 0.

Bits 25:24 CODE[1:0]: Mailbox code

In case at least one transmit mailbox is free, the code value is equal to the number of the next transmit mailbox free.

In case all transmit mailboxes are pending, the code value is equal to the number of the transmit mailbox with the lowest priority.

Bit 23 ABRQ2: Abort request for mailbox 2

Set by software to abort the transmission request for the corresponding mailbox.

Cleared by hardware when the mailbox becomes empty.

Setting this bit has no effect when the mailbox is not pending for transmission.

Bits 22:20 Reserved, must be kept at reset value.

Bit 19 TERR2: Transmission error of mailbox 2

This bit is set when the previous TX failed due to an error.

Bit 18 ALST2: Arbitration lost for mailbox 2

This bit is set when the previous TX failed due to an arbitration lost.

Bit 17 TXOK2: Transmission OK of mailbox 2

The hardware updates this bit after each transmission attempt.

0: The previous transmission failed

1: The previous transmission was successful

This bit is set by hardware when the transmission request on mailbox 2 has been completed successfully. Refer to *Figure 271*.



RM0313 Rev 7 791/913

Bit 16 RQCP2: Request completed mailbox2

Set by hardware when the last request (transmit or abort) has been performed.

Cleared by software writing a "1" or by hardware on transmission request (TXRQ2 set in CAN_TMID2R register).

Clearing this bit clears all the status bits (TXOK2, ALST2 and TERR2) for Mailbox 2.

Bit 15 ABRQ1: Abort request for mailbox 1

Set by software to abort the transmission request for the corresponding mailbox.

Cleared by hardware when the mailbox becomes empty.

Setting this bit has no effect when the mailbox is not pending for transmission.

Bits 14:12 Reserved, must be kept at reset value.

Bit 11 TERR1: Transmission error of mailbox1

This bit is set when the previous TX failed due to an error.

Bit 10 ALST1: Arbitration lost for mailbox1

This bit is set when the previous TX failed due to an arbitration lost.

Bit 9 TXOK1: Transmission OK of mailbox1

The hardware updates this bit after each transmission attempt.

0: The previous transmission failed

1: The previous transmission was successful

This bit is set by hardware when the transmission request on mailbox 1 has been completed successfully. Refer to *Figure 271*.

Bit 8 RQCP1: Request completed mailbox1

Set by hardware when the last request (transmit or abort) has been performed.

Cleared by software writing a "1" or by hardware on transmission request (TXRQ1 set in CAN TI1R register).

Clearing this bit clears all the status bits (TXOK1, ALST1 and TERR1) for Mailbox 1.

Bit 7 ABRQ0: Abort request for mailbox0

Set by software to abort the transmission request for the corresponding mailbox.

Cleared by hardware when the mailbox becomes empty.

Setting this bit has no effect when the mailbox is not pending for transmission.

Bits 6:4 Reserved, must be kept at reset value.

Bit 3 TERR0: Transmission error of mailbox0

This bit is set when the previous TX failed due to an error.

Bit 2 ALST0: Arbitration lost for mailbox0

This bit is set when the previous TX failed due to an arbitration lost.

Bit 1 TXOK0: Transmission OK of mailbox0

The hardware updates this bit after each transmission attempt.

- 0: The previous transmission failed
- 1: The previous transmission was successful

This bit is set by hardware when the transmission request on mailbox 1 has been completed successfully. Refer to *Figure 271*.

Bit 0 RQCP0: Request completed mailbox0

Set by hardware when the last request (transmit or abort) has been performed.

Cleared by software writing a "1" or by hardware on transmission request (TXRQ0 set in CAN_TIOR register).

Clearing this bit clears all the status bits (TXOK0, ALST0 and TERR0) for Mailbox 0.



CAN receive FIFO 0 register (CAN_RF0R)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Λ
		13	12	11	10	9	O	,	O	3	-	3	2	'	U
Res.	RFOM0		-	Res.	FMP	0[1:0]									

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 RFOM0: Release FIFO 0 output mailbox

Set by software to release the output mailbox of the FIFO. The output mailbox can only be released when at least one message is pending in the FIFO. Setting this bit when the FIFO is empty has no effect. If at least two messages are pending in the FIFO, the software has to release the output mailbox to access the next message.

Cleared by hardware when the output mailbox has been released.

Bit 4 FOVR0: FIFO 0 overrun

This bit is set by hardware when a new message has been received and passed the filter while the FIFO was full.

This bit is cleared by software.

Bit 3 FULLO: FIFO 0 full

Set by hardware when three messages are stored in the FIFO.

This bit is cleared by software.

Bit 2 Reserved, must be kept at reset value.

Bits 1:0 FMP0[1:0]: FIFO 0 message pending

These bits indicate how many messages are pending in the receive FIFO. FMP is increased each time the hardware stores a new message in to the FIFO. FMP is decreased each time the software releases the output mailbox by setting the RFOM0 bit.

CAN receive FIFO 1 register (CAN_RF1R)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 RFOM1	•	-	2 Res.	1 FMP	0 1[1:0]



Bits 31:6 Reserved, must be kept at reset value.

Bit 5 RFOM1: Release FIFO 1 output mailbox

Set by software to release the output mailbox of the FIFO. The output mailbox can only be released when at least one message is pending in the FIFO. Setting this bit when the FIFO is empty has no effect. If at least two messages are pending in the FIFO, the software has to release the output mailbox to access the next message.

Cleared by hardware when the output mailbox has been released.

Bit 4 FOVR1: FIFO 1 overrun

This bit is set by hardware when a new message has been received and passed the filter while the FIFO was full.

This bit is cleared by software.

Bit 3 FULL1: FIFO 1 full

Set by hardware when three messages are stored in the FIFO.

This bit is cleared by software.

Bit 2 Reserved, must be kept at reset value.

Bits 1:0 FMP1[1:0]: FIFO 1 message pending

These bits indicate how many messages are pending in the receive FIFO1.

FMP1 is increased each time the hardware stores a new message in to the FIFO1. FMP is decreased each time the software releases the output mailbox by setting the RFOM1 bit.

CAN interrupt enable register (CAN_IER)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SLKIE	WKUIE
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERRIE	Res.	Res.	Res.	LEC IE	BOF IE	EPV IE	EWG IE	Res.	FOV IE1	FF IE1	FMP IE1	FOV IE0	FF IE0	FMP IE0	TME IE
rw				rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw

Bits 31:18 Reserved, must be kept at reset value.

Bit 17 **SLKIE**: Sleep interrupt enable

0: No interrupt when SLAKI bit is set.

1: Interrupt generated when SLAKI bit is set.

Bit 16 **WKUIE**: Wake-up interrupt enable

0: No interrupt when WKUI is set.

1: Interrupt generated when WKUI bit is set.

Bit 15 ERRIE: Error interrupt enable

0: No interrupt is generated when an error condition is pending in the CAN ESR.

1: An interrupt is generation when an error condition is pending in the CAN_ESR.

Bits 14:12 Reserved, must be kept at reset value.



- Bit 11 LECIE: Last error code interrupt enable
 - 0: ERRI bit is not set when the error code in LEC[2:0] is set by hardware on error detection.
 - 1: ERRI bit is set when the error code in LEC[2:0] is set by hardware on error detection.
- Bit 10 BOFIE: Bus-off interrupt enable
 - 0: ERRI bit is not set when BOFF is set.
 - 1: ERRI bit is set when BOFF is set.
- Bit 9 EPVIE: Error passive interrupt enable
 - 0: ERRI bit is not set when EPVF is set.
 - 1: ERRI bit is set when EPVF is set.
- Bit 8 EWGIE: Error warning interrupt enable
 - 0: ERRI bit is not set when EWGF is set.
 - 1: ERRI bit is set when EWGF is set.
- Bit 7 Reserved, must be kept at reset value.
- Bit 6 FOVIE1: FIFO overrun interrupt enable
 - 0: No interrupt when FOVR is set.
 - 1: Interrupt generation when FOVR is set.
- Bit 5 FFIE1: FIFO full interrupt enable
 - 0: No interrupt when FULL bit is set.
 - 1: Interrupt generated when FULL bit is set.
- Bit 4 FMPIE1: FIFO message pending interrupt enable
 - 0: No interrupt generated when state of FMP[1:0] bits are not 00b.
 - 1: Interrupt generated when state of FMP[1:0] bits are not 00b.
- Bit 3 FOVIE0: FIFO overrun interrupt enable
 - 0: No interrupt when FOVR bit is set.
 - 1: Interrupt generated when FOVR bit is set.
- Bit 2 FFIE0: FIFO full interrupt enable
 - 0: No interrupt when FULL bit is set.
 - 1: Interrupt generated when FULL bit is set.
- Bit 1 FMPIE0: FIFO message pending interrupt enable
 - 0: No interrupt generated when state of FMP[1:0] bits are not 00b.
 - 1: Interrupt generated when state of FMP[1:0] bits are not 00b.
- Bit 0 TMEIE: Transmit mailbox empty interrupt enable
 - 0: No interrupt when RQCPx bit is set.
 - 1: Interrupt generated when RQCPx bit is set.

Note: Refer to Section 28.8: bxCAN interrupts.



RM0313 Rev 7 795/913

CAN error status register (CAN_ESR)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			REC	[7:0]							TEC	[7:0]			
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		LEC[2:0]		Res.	BOFF	EPVF	EWGF
									rw	rw	rw		r	r	r

Bits 31:24 REC[7:0]: Receive error counter

The implementing part of the fault confinement mechanism of the CAN protocol. In case of an error during reception, this counter is incremented by 1 or by 8 depending on the error condition as defined by the CAN standard. After every successful reception the counter is decremented by 1 or reset to 120 if its value was higher than 128. When the counter value exceeds 127, the CAN controller enters the error passive state.

Bits 23:16 **TEC[7:0]**: Least significant byte of the 9-bit transmit error counter

The implementing part of the fault confinement mechanism of the CAN protocol.

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:4 LEC[2:0]: Last error code

This field is set by hardware and holds a code which indicates the error condition of the last error detected on the CAN bus. If a message has been transferred (reception or transmission) without error, this field is cleared to 0.

The LEC[2:0] bits can be set to value 0b111 by software. They are updated by hardware to indicate the current communication status.

000: No error 001: Stuff error 010: Form error

011: Acknowledgment error 100: Bit recessive error

101: Bit dominant error

110: CRC error 111: Set by software

Bit 3 Reserved, must be kept at reset value.

Bit 2 BOFF: Bus-off flag

This bit is set by hardware when it enters the bus-off state. The bus-off state is entered on TEC overflow, greater than 255, refer to Section 28.7.6: Error management.

Bit 1 EPVF: Error passive flag

This bit is set by hardware when the Error passive limit has been reached (Receive Error Counter or Transmit Error Counter > 127).

Bit 0 EWGF: Error warning flag

This bit is set by hardware when the warning limit has been reached (Receive Error Counter or Transmit Error Counter ≥ 96).



CAN bit timing register (CAN_BTR)

Address offset: 0x1C

Reset value: 0x0123 0000

This register can only be accessed by the software when the CAN hardware is in

initialization mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SILM	LBKM	Res.	Res.	Res.	Res.	SJW	/[1:0]	Res.		TS2[2:0]			TS1	[3:0]	
rw	rw					rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.										
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31 SILM: Silent mode (debug)

0: Normal operation

1: Silent mode

Bit 30 LBKM: Loop back mode (debug)

0: Loop back mode disabled

1: Loop back mode enabled

Bits 29:26 Reserved, must be kept at reset value.

Bits 25:24 SJW[1:0]: Resynchronization jump width

These bits define the maximum number of time quanta the CAN hardware is allowed to lengthen or shorten a bit to perform the resynchronization.

 $t_{RJW} = t_q x (SJW[1:0] + 1)$

Bit 23 Reserved, must be kept at reset value.

Bits 22:20 TS2[2:0]: Time segment 2

These bits define the number of time quanta in Time Segment 2.

 $t_{BS2} = t_q x (TS2[2:0] + 1)$

Bits 19:16 TS1[3:0]: Time segment 1

These bits define the number of time quanta in Time Segment 1

 $t_{BS1} = t_a x (TS1[3:0] + 1)$

For more information on bit timing, refer to Section 28.7.7: Bit timing.

Bits 15:10 Reserved, must be kept at reset value.

Bits 9:0 BRP[9:0]: Baud rate prescaler

These bits define the length of a time quanta.

 $t_q = (BRP[9:0]+1) \times t_{PCLK}$



797/913

28.9.3 CAN mailbox registers

This chapter describes the registers of the transmit and receives mailboxes. Refer to Section 28.7.5: Message storage for detailed register mapping.


Transmit and receive mailboxes have the same registers except:

- The FMI field in the CAN_RDTxR register.
- A receive mailbox is always write protected.
- A transmit mailbox is write-enabled only while empty, corresponding TME bit in the CAN_TSR register set.

There are three TX mailboxes and two RX mailboxes. Each RX Mailbox allows access to a 3-level depth FIFO, the access being offered only to the oldest received message in the FIFO.

Each mailbox consist of four registers.

Figure 280. CAN mailbox registers



CAN TX mailbox identifier register (CAN_TIxR) (x = 0..2)

Address offsets: 0x180, 0x190, 0x1A0

Reset value: 0xXXXX XXXX (except bit 0, TXRQ = 0)

All TX registers are write protected when the mailbox is pending transmission (TMEx reset).

This register also implements the TX request control (bit 0) - reset value 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				STID[1	0:0]/EXIC	[28:18]						Е	XID[17:1:	3]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					E	EXID[12:0]						IDE	RTR	TXRQ
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:21 STID[10:0]/EXID[28:18]: Standard identifier or extended identifier

The standard identifier or the MSBs of the extended identifier (depending on the IDE bit value).

Bit 20:3 EXID[17:0]: Extended identifier

The LSBs of the extended identifier.

Bit 2 IDE: Identifier extension

This bit defines the identifier type of message in the mailbox.

0: Standard identifier.1: Extended identifier.

Bit 1 RTR: Remote transmission request

0: Data frame1: Remote frame

Bit 0 TXRQ: Transmit mailbox request

Set by software to request the transmission for the corresponding mailbox.

Cleared by hardware when the mailbox becomes empty.

CAN mailbox data length control and time stamp register (CAN_TDTxR) (x = 0...2)

All bits of this register are write protected when the mailbox is not in empty state.

Address offsets: 0x184, 0x194, 0x1A4

Reset value: 0xXXXX XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TIME	[15:0]				_			
rw	rw	rw	rw	rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		DLC	[3:0]									
												rw	rw	rw	rw

Bits 31:16 TIME[15:0]: Message time stamp

This field contains the 16-bit timer value captured at the SOF transmission.

Bits 15:9 Reserved, must be kept at reset value.

Bit 8 TGT: Transmit global time

This bit is active only when the hardware is in the Time Trigger Communication mode, TTCM bit of the CAN_MCR register is set.

0: Time stamp TIME[15:0] is not sent.

1: Time stamp TIME[15:0] value is sent in the last two data bytes of the 8-byte message: TIME[7:0] in data byte 7 and TIME[15:8] in data byte 6, replacing the data written in CAN_TDHxR[31:16] register (DATA6[7:0] and DATA7[7:0]). DLC must be programmed as 8 in order these two bytes to be sent over the CAN bus.

Bits 7:4 Reserved, must be kept at reset value.

Bits 3:0 DLC[3:0]: Data length code

This field defines the number of data bytes a data frame contains or a remote frame request. A message can contain from 0 to 8 data bytes, depending on the value in the DLC field.

CAN mailbox data low register (CAN_TDLxR) (x = 0..2)

All bits of this register are write protected when the mailbox is not in empty state.

Address offsets: 0x188, 0x198, 0x1A8



RM0313 Rev 7 799/913

Reset value: 0xXXXX XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DATA	3[7:0]							DATA	2[7:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DATA	1[7:0]							DATA	.0[7:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:24 DATA3[7:0]: Data byte 3

Data byte 3 of the message.

Bits 23:16 DATA2[7:0]: Data byte 2

Data byte 2 of the message.

Bits 15:8 DATA1[7:0]: Data byte 1

Data byte 1 of the message.

Bits 7:0 **DATA0[7:0]**: Data byte 0

Data byte 0 of the message.

A message can contain from 0 to 8 data bytes and starts with byte 0.

CAN mailbox data high register (CAN_TDHxR) (x = 0..2)

All bits of this register are write protected when the mailbox is not in empty state.

Address offsets: 0x18C, 0x19C, 0x1AC

Reset value: 0xXXXX XXXX

rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
	DATA5[7:0]										DATA	4[7:0]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
			DATA	7[7:0]							DATA	.6[7:0]			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Bits 31:24 DATA7[7:0]: Data byte 7

Data byte 7 of the message.

Note: If TGT of this message and TTCM are active, DATA7 and DATA6 are replaced by the TIME stamp value.

Bits 23:16 DATA6[7:0]: Data byte 6

Data byte 6 of the message.

Bits 15:8 DATA5[7:0]: Data byte 5

Data byte 5 of the message.

Bits 7:0 DATA4[7:0]: Data byte 4

Data byte 4 of the message.

CAN receive FIFO mailbox identifier register (CAN_RIxR) (x = 0..1)

Address offsets: 0x1B0, 0x1C0 Reset value: 0xXXXX XXXX

All RX registers are write protected.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				STID[1	0:0]/EXID	[28:18]						Е	XID[17:10	3]	
ŗ	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXID[12:0]											IDE	RTR	Res	
ŗ	r	r	r	r	r	r	r	r	r	r	r	r	r	r	

Bits 31:21 STID[10:0]/EXID[28:18]: Standard identifier or extended identifier

The standard identifier or the MSBs of the extended identifier (depending on the IDE bit value).

Bits 20:3 EXID[17:0]: Extended identifier

The LSBs of the extended identifier.

Bit 2 IDE: Identifier extension

This bit defines the identifier type of message in the mailbox.

0: Standard identifier.1: Extended identifier.

Bit 1 RTR: Remote transmission request

0: Data frame1: Remote frame

Bit 0 Reserved, must be kept at reset value.

CAN receive FIFO mailbox data length control and time stamp register (CAN_RDTxR) (x = 0..1)

Address offsets: 0x1B4, 0x1C4 Reset value: 0xXXXX XXXX

All RX registers are write protected.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TIME	[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			FMI	[7:0]				Res.	Res.	Res.	Res.		DLC	[3:0]	
r	r	r	r	r	r	r	r					r	r	r	r

RM0313 Rev 7 801/913

Bits 31:16 TIME[15:0]: Message time stamp

This field contains the 16-bit timer value captured at the SOF detection.

Bits 15:8 FMI[7:0]: Filter match index

This register contains the index of the filter the message stored in the mailbox passed through. For more details on identifier filtering, refer to Section 28.7.4: Identifier filtering.

Bits 7:4 Reserved, must be kept at reset value.

Bits 3:0 DLC[3:0]: Data length code

This field defines the number of data bytes a data frame contains (0 to 8). It is 0 in the case of a remote frame request.

CAN receive FIFO mailbox data low register (CAN_RDLxR) (x = 0..1)

All bits of this register are write protected when the mailbox is not in empty state.

Address offsets: 0x1B8, 0x1C8 Reset value: 0xXXXX XXXX

All RX registers are write protected.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DATA	3[7:0]							DATA	2[7:0]			
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DATA	1[7:0]							DATA	.0[7:0]			
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:24 DATA3[7:0]: Data byte 3

Data byte 3 of the message.

Bits 23:16 **DATA2[7:0]**: Data byte 2

Data byte 2 of the message.

Bits 15:8 DATA1[7:0]: Data byte 1

Data byte 2 of the message.

Bits 7:0 DATA0[7:0]: Data byte 0

Data byte 0 of the message.

A message can contain from 0 to 8 data bytes and starts with byte 0.

CAN receive FIFO mailbox data high register (CAN_RDHxR) (x = 0..1)

Address offsets: 0x1BC, 0x1CC Reset value: 0xXXXX XXXX

All RX registers are write protected.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DATA	7[7:0]							DATA	6[7:0]			
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DATA	5[7:0]							DATA	4[7:0]			
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:24 DATA7[7:0]: Data byte 7

Data byte 3 of the message.

Bits 23:16 DATA6[7:0]: Data byte 6

Data byte 2 of the message.

Bits 15:8 **DATA5[7:0]**: Data byte 5

Data byte 1 of the message.

Bits 7:0 DATA4[7:0]: Data byte 4

Data byte 0 of the message.

28.9.4 CAN filter registers

CAN filter master register (CAN_FMR)

Address offset: 0x200

Reset value: 0x2A1C 0E01

All bits of this register are set and cleared by software.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 Res.	4 Res.	Res.	2 Res.	1 Res.	0 FINIT

Bits 31:1 Reserved, must be kept at reset value.

Bit 0 FINIT: Filter initialization mode

Initialization mode for filter banks

0: Active filters mode.

1: Initialization mode for the filters.

CAN filter mode register (CAN_FM1R)

Address offset: 0x204

Reset value: 0x0000 0000

This register can be written only when the filter initialization mode is set (FINIT=1) in the

CAN_FMR register.

57

RM0313 Rev 7 803/913

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 FBM13	12 FBM12	11 FBM11	10 FBM10	9 FBM9	8 FBM8	7 FBM7	6 FBM6	5 FBM5	4 FBM4	3 FBM3	2 FBM2	1 FBM1	0 FBM0

Note: Refer to Figure 273: Filter bank scale configuration - Register organization.

Bits 31:14 Reserved, must be kept at reset value.

Bits 13:0 FBMx: Filter mode

Mode of the registers of Filter x.

0: Two 32-bit registers of filter bank x are in Identifier Mask mode.1: Two 32-bit registers of filter bank x are in Identifier List mode.

CAN filter scale register (CAN_FS1R)

Address offset: 0x20C

Reset value: 0x0000 0000

This register can be written only when the filter initialization mode is set (FINIT=1) in the

CAN FMR register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	FSC13	FSC12	FSC11	FSC10	FSC9	FSC8	FSC7	FSC6	FSC5	FSC4	FSC3	FSC2	FSC1	FSC0
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:14 Reserved, must be kept at reset value.

Bits 13:0 FSCx: Filter scale configuration

These bits define the scale configuration of Filters 13-0.

0: Dual 16-bit scale configuration1: Single 32-bit scale configuration

Note: Refer to Figure 273: Filter bank scale configuration - Register organization.

CAN filter FIFO assignment register (CAN_FFA1R)

Address offset: 0x214

Reset value: 0x0000 0000

This register can be written only when the filter initialization mode is set (FINIT=1) in the

CAN_FMR register.



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.		12 FFA12	1		9 FFA9	8 FFA8	7 FFA7	6 FFA6	5 FFA5	4 FFA4	3 FFA3	2 FFA2	1 FFA1	0 FFA0

Bits 31:14 Reserved, must be kept at reset value.

Bits 13:0 FFAx: Filter FIFO assignment for filter x

The message passing through this filter is stored in the specified FIFO.

0: Filter assigned to FIFO 01: Filter assigned to FIFO 1

CAN filter activation register (CAN_FA1R)

Address offset: 0x21C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	FACT1	FACT1 2	FACT1 1	FACT1 0	FACT9	FACT8	FACT7	FACT6	FACT5	FACT4	FACT3	FACT2	FACT1	FACT0
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:14 Reserved, must be kept at reset value.

Bits 13:0 FACTx: Filter active

The software sets this bit to activate Filter x. To modify the Filter x registers (CAN_FxR[0:7]), the FACTx bit must be cleared or the FINIT bit of the CAN_FMR register must be set.

0: Filter x is not active1: Filter x is active

4

RM0313 Rev 7 805/913

Filter bank i register x (CAN_FiRx) (i = 0..13, x = 1, 2)

Address offsets: 0x240 to 0x2AC Reset value: 0xXXXX XXXX

There are 14 filter banks, i= 0 to 13. Each filter bank i is composed of two 32-bit registers,

CAN_FiR[2:1].

This register can only be modified when the FACTx bit of the CAN_FAxR register is cleared or when the FINIT bit of the CAN_FMR register is set.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FB31	FB30	FB29	FB28	FB27	FB26	FB25	FB24	FB23	FB22	FB21	FB20	FB19	FB18	FB17	FB16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 FB15	14 FB14	13 FB13	12 FB12	11 FB11	10 FB10	9 FB9	8 FB8	7 FB7	6 FB6	5 FB5	4 FB4	3 FB3	2 FB2	1 FB1	0 FB0

In all configurations:

Bits 31:0 FB[31:0]: Filter bits

Identifier

Each bit of the register specifies the level of the corresponding bit of the expected identifier.

- 0: Dominant bit is expected
- 1: Recessive bit is expected

Mask

Each bit of the register specifies whether the bit of the associated identifier register must match with the corresponding bit of the expected identifier or not.

- 0: Do not care, the bit is not used for the comparison
- 1: Must match, the bit of the incoming identifier must have the same level has specified in the corresponding identifier register of the filter.

Note:

Depending on the scale and mode configuration of the filter, the function of each register can differ. For the filter mapping, functions description and mask registers association, refer to Section 28.7.4: Identifier filtering.

A Mask/Identifier register in **mask mode** has the same bit mapping as in **identifier list** mode.

For the register mapping/addresses of the filter banks refer to Table 107.



28.9.5 bxCAN register map

Refer to Section 2.2 on page 40 for the register boundary addresses.

Table 107. bxCAN register map and reset values

Ox000 CAN_MCR SERIOR SERIOR<	T SLEEP 1
Reset value	1 0
CAN_MSR CAN_MSR <t< td=""><td></td></t<>	
Reset value 1 1 1 0 0 0 0 0	λ×
	SLAK
	1 0
NOW	TXOK0 RQCP0
Reset value 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	0 0
0x00C CAN_RFOR	FMP0[1:0]
Reset value 0 0 0 0	0 0
0x010 CAN_RF1R & & & & & & & & & & & & & & & & & & &	FMP1[1:0]
Reset value 0 0 0 0	0 0
CAN_IEC POVIE POVI	FMPIE0
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Ox018 CAN_ESR REC[7:0] TEC[7:0] TEC[7:0] REC[7:0] TEC[7:0] REC[7:0] TEC[7:0] TEC[7:0] <th< td=""><td>EWGF</td></th<>	EWGF
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
0x01C CAN_BTR WH WH WH WH WH WH WH W	
Reset value 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0	0 0
0x020- 0x17F -	Res.
CAN_TIOR STID[10:0]/EXID[28:18] EXID[17:0]	TXRQ



Table 107. bxCAN register map and reset values (continued)

	•	ıa	אוע	<i>7</i> I	01		<u> </u>	Αľ	116	yı	ວແ	31	IIIc	ıp	an	u i	62	eι	٧a	iue	;5 (CC	/I I L	1111	ıec	<i>')</i>							
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	ဇ	2	-	0
0x184	CAN_TDT0R				ı			TI	ME	[15:	0]						ı	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TGT	Res.	Res.	Res.	Res.	I	DLC	[3:0]	
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х								х					х	х	х	х
0x188	CAN_TDL0R			D	ATA	3[7:	0]					D	ATA	\2[7	:0]					D	ATA	.1[7:	0]					D.	ATA	.0[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	Х	х
0x18C	CAN_TDH0R			D	ATA	7[7:	0]					D	ATA	A6[7	:0]					D	ATA	.5[7:	0]					D.	ATA	4[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x190	CAN_TI1R			Sī	ΓID[10:0)]/E	KID[28:1	[8]										Е	XID	[17:	0]								IDE	RTR	TXRQ
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	0
0x194	CAN_TDT1R							TI	ME	[15:	0]							Res.	Res.	Res.	Res.	Res.	Res.	Res.	TGT	Res.	Res.	Res.	Res.	ſ	DLC	[3:0]	
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х								х					х	x	х	x
0x198	CAN_TDL1R			D	ATA	3[7:	0]					D	ATA	12[7	:0]					D	ATA	.1[7:	0]					D.	ATA	.0[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x19C	CAN_TDH1R			D	ATA	7[7:	0]					D	ATA	A6[7	:0]					D	ATA	.5[7:	:0]					D.	ATA	4[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	X	х	х	х	х
0x1A0	CAN_TI2R			S	ΓID[10:0)]/E	KID[28:1	[8]										Е	XID	[17:	0]								IDE	RTR	TXRQ
	Reset value	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	х	Х	х	Х	Х	Х	х	х	Х	х	х	Х	х	Х	Х	х	Х	х	х	х	0
0x1A4	CAN_TDT2R							ТІ	ME	[15:	0]		1					Res.	Res.	Res.	Res.	Res.	Res.	Res.	TGT	Res.	Res.	Res.	Res.	I	DLC	[3:0]	
	Reset value	Х	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	х	Х	х	Х	Х								Х					Х	х	х	х
0x1A8	CAN_TDL2R			D	ATA	3[7:	0]					D	ATA	\2[7	:0]					D	ATA	.1[7:	0]					D.	ATA	.0[7:	:0]		
	Reset value	х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	Х	х	х	х	х	х	х	х	х	х	х	х	х
0x1AC	CAN_TDH2R			D	ATA	7[7:	0]					D	ATA	A6[7	:0]					D	ATA	5[7:	0]					D.	ATA	4[7:	:0]		
	Reset value	Х	Х	х	х	х	х	Х	Х	Х	Х	х	х	Х	х	х	х	х	х	х	Х	х	Х	Х	Х	Х	х	Х	X	х	х	Х	х
0x1B0	CAN_RIOR			S	ΓID[10:0)]/E	KID[28:1	[8]		ı		ı		ı				Е	XID	[17:	0]					ı		ı	IDE	RTR	Res.
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x	х	х	х	-



Table 107. bxCAN register map and reset values (continued)

		ıa	DIE) T	U/	. D	ХC	Ar	N C	egi	St	er i	ma	ıp i	an	a r	es	eτ	va	iue	! S ((CC	nt	ıπι	Jec	<i>(</i> د							
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	5	4	က	2	-	0
0x1B4	CAN_RDT0R							Т	IME	[15:	0]										FMI	[7:0]			Res.	Res.	Res.	Res.		DLC	[3:0]
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х					х	х	х	х
0x1B8	CAN_RDL0R			D	ATA	3[7	:0]					D	ATA	2[7	:0]					D	ATA	.1[7:	:0]					D	ATA	.0[7	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1BC	CAN_RDH0R			D	ATA	7[7	:0]					D	ATA	6[7:	:0]					D	ATA	5[7:	:0]					D	ATA	4[7	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1C0	CAN_RI1R			SI	ΓID[10:0)]/E	XID	28:	18]										Е	XID	[17:	0]								DE	RTR	Res.
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	-
0x1C4	CAN_RDT1R							Т	IME	[15:	0]										FMI	[7:0]			Res.	Res.	Res.	Res.		DLC	[3:0]
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х					х	х	х	х
0x1C8	CAN_RDL1R			D	ATA	3[7:	:0]					D	ATA	2[7	:0]					D	ATA	.1[7:	:0]					D	ATA	.0[7	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1CC	CAN_RDH1R			D	ATA	7[7:	:0]					D	ATA	6[7:	:0]					D	ATA	5[7:	:0]					D	ATA	4[7	.0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1D0- 0x1FF	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.																			
0x200	CAN_FMR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FINIT																			
	Reset value																																1
0x204	CAN_FM1R	Res.			1		ı	F	ВМ	[13:	0]	1		_	ı																		
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x208	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.																			
	-																																
0x20C	CAN_FS1R	Res.		•		•		F	SC	[13:	0]																						
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x210	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.																			



RM0313 Rev 7 809/913

Table 107. bxCAN register map and reset values (continued)

			~	<u> </u>	•	. ~			`	9.	•	,, ,		י קי	u	u .	62	••	· u	-	,	(00				~,							
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	2	4	က	2	-	0
0x214	CAN_FFA1R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		l	<u> </u>			F	FA	[13:0	0]					
0.00.2.14	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x218	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x21C	CAN_FA1R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.						F	ACT	[13	:0]					
OXETO	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x220	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x224- 0x23F	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0,240	CAN_F0R1																FB[3	31:0]														
0x240	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x244	CAN_F0R2																FB[3	31:0]														
UXZ44	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x248	CAN_F1R1															I	FB[3	31:0]														
	Reset value	х	х	х	х	х	х	х	Х	Х	х	х	х	х	х	х	х	х	х	х	х	х	Х	х	х	х	х	х	х	х	х	х	х
0x24C	CAN_F1R2															ı	FB[3	31:0]														
	Reset value	х	Х	х	х	х	Х	Х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
· · ·																		- - -															
0x2A8	CAN_F13R1															_	FB[3	31:0]														
	Reset value	х	х	х	х	х	х	х	х	х	x	x	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x2AC	CAN_F13R2																FB[3	31:0]														
	Reset value	х	х	х	х	х	х	х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

Refer to Section 2.2 on page 40 for the register boundary addresses.



29 Universal serial bus full-speed device interface (USB)

29.1 Introduction

The USB peripheral implements an interface between a full-speed USB 2.0 bus and the APB1 bus.

USB suspend/resume are supported, which allows to stop the device clocks for low-power consumption.

29.2 USB main features

- USB specification version 2.0 full-speed compliant
- Configurable number of endpoints from 1 to 8
- 512 bytes of dedicated packet buffer memory SRAM
- Cyclic redundancy check (CRC) generation/checking, Non-return-to-zero Inverted (NRZI) encoding/decoding and bit-stuffing
- Isochronous transfers support
- Double-buffered bulk/isochronous endpoint support
- USB Suspend/Resume operations
- Frame locked clock pulse generation

29.3 USB implementation

Table 108 describes the USB implementation in the devices.

Table 108. STM32F37xxx USB implementation

USB features ⁽¹⁾	
Number of endpoints	8
Size of dedicated packet buffer memory SRAM	512 bytes
Dedicated packet buffer memory SRAM access scheme	2 x 16 bits / word
USB 2.0 Link Power Management (LPM) support	-

1. X = supported

29.4 **USB** functional description

Figure 281 shows the block diagram of the USB peripheral.




Figure 281. USB peripheral block diagram

The USB peripheral provides an USB-compliant connection between the host PC and the function implemented by the microcontroller. Data transfer between the host PC and the system memory occurs through a dedicated packet buffer memory accessed directly by the USB peripheral. This dedicated memory size is 512 bytes, and up to 16 mono-directional or 8 bidirectional endpoints can be used. The USB peripheral interfaces with the USB host, detecting token packets, handling data transmission/reception, and processing handshake packets as required by the USB standard. Transaction formatting is performed by the hardware, including CRC generation and checking.

Each endpoint is associated with a buffer description block indicating where the endpoint-related memory area is located, how large it is or how many bytes must be transmitted. When a token for a valid function/endpoint pair is recognized by the USB peripheral, the related data transfer (if required and if the endpoint is configured) takes



place. The data buffered by the USB peripheral is loaded in an internal 16-bit register and memory access to the dedicated buffer is performed. When all the data has been transferred, if needed, the proper handshake packet over the USB is generated or expected according to the direction of the transfer.

At the end of the transaction, an endpoint-specific interrupt is generated, reading status registers and/or using different interrupt response routines. The microcontroller can determine:

- which endpoint has to be served,
- which type of transaction took place, if errors occurred (bit stuffing, format, CRC, protocol, missing ACK, over/underrun, etc.).

Special support is offered to isochronous transfers and high throughput bulk transfers, implementing a double buffer usage, which allows to always have an available buffer for the USB peripheral while the microcontroller uses the other one.

The unit can be placed in low-power mode (SUSPEND mode), by writing in the control register, whenever required. At this time, all static power dissipation is avoided, and the USB clock can be slowed down or stopped. The detection of activity at the USB inputs, while in low-power mode, wakes the device up asynchronously. A special interrupt source can be connected directly to a wake-up line to allow the system to immediately restart the normal clock generation and/or support direct clock start/stop.

29.4.1 Description of USB blocks

The USB peripheral implements all the features related to USB interfacing, which include the following blocks:

- Serial Interface Engine (SIE): The functions of this block include: synchronization
 pattern recognition, bit-stuffing, CRC generation and checking, PID
 verification/generation, and handshake evaluation. It must interface with the USB
 transceivers and uses the virtual buffers provided by the packet buffer interface for
 local data storage. This unit also generates signals according to USB peripheral
 events, such as Start of Frame (SOF), USB_Reset, Data errors etc. and to Endpoint
 related events like end of transmission or correct reception of a packet; these signals
 are then used to generate interrupts.
- Timer: This block generates a start-of-frame locked clock pulse and detects a global suspend (from the host) when no traffic has been received for 3 ms.
- Packet Buffer Interface: This block manages the local memory implementing a set of buffers in a flexible way, both for transmission and reception. It can choose the proper buffer according to requests coming from the SIE and locate them in the memory addresses pointed by the Endpoint registers. It increments the address after each exchanged byte until the end of packet, keeping track of the number of exchanged bytes and preventing the buffer to overrun the maximum capacity.



- Endpoint-Related Registers: Each endpoint has an associated register containing the
 endpoint type and its current status. For mono-directional/single-buffer endpoints, a
 single register can be used to implement two distinct endpoints. The number of
 registers is 8, allowing up to 16 mono-directional/single-buffer or up to 7 double-buffer
 endpoints in any combination. For example the USB peripheral can be programmed to
 have 4 double buffer endpoints and 8 single-buffer/mono-directional endpoints.
- Control Registers: These are the registers containing information about the status of the whole USB peripheral and used to force some USB events, such as resume and power-down.
- Interrupt Registers: These contain the Interrupt masks and a record of the events. They
 can be used to inquire an interrupt reason, the interrupt status or to clear the status of a
 pending interrupt.

Note: * Endpoint 0 is always used for control transfer in single-buffer mode.

The USB peripheral is connected to the APB1 bus through an APB1 interface, containing the following blocks:

- Packet Memory: This is the local memory that physically contains the Packet Buffers. It
 can be used by the Packet Buffer interface, which creates the data structure and can
 be accessed directly by the application software. The size of the Packet Memory is
 512 bytes, structured as 256 half-words of 16 bits.
- Arbiter: This block accepts memory requests coming from the APB1 bus and from the USB interface. It resolves the conflicts by giving priority to APB1 accesses, while always reserving half of the memory bandwidth to complete all USB transfers. This time-duplex scheme implements a virtual dual-port SRAM that allows memory access, while an USB transaction is happening. Multiword APB1 transfers of any length are also allowed by this scheme.
- Register Mapper: This block collects the various byte-wide and bit-wide registers of the USB peripheral in a structured 16-bit wide half-word set addressed by the APB1.
- APB1 Wrapper: This provides an interface to the APB1 for the memory and register. It also maps the whole USB peripheral in the APB1 address space.
- Interrupt Mapper: This block is used to select how the possible USB events can generate interrupts and map them to three different lines of the NVIC:
 - USB low-priority interrupt (Channel 20): Triggered by all USB events (Correct transfer, USB reset, etc.). The firmware has to check the interrupt source before serving the interrupt.
 - USB high-priority interrupt (Channel 19): Triggered only by a correct transfer event for isochronous and double-buffer bulk transfer to reach the highest possible transfer rate.
 - USB wakeup interrupt (Channel 42): Triggered by the wakeup event from the USB Suspend mode.

29.5 Programming considerations

In the following sections, the expected interactions between the USB peripheral and the application program are described, in order to ease application software development.



29.5.1 Generic USB device programming

This part describes the main tasks required of the application software in order to obtain USB compliant behavior. The actions related to the most general USB events are taken into account and paragraphs are dedicated to the special cases of double-buffered endpoints and Isochronous transfers. Apart from system reset, action is always initiated by the USB peripheral, driven by one of the USB events described below.

29.5.2 System and power-on reset

Upon system and power-on reset, the first operation the application software should perform is to provide all required clock signals to the USB peripheral and subsequently de-assert its reset signal so to be able to access its registers. The whole initialization sequence is hereafter described.

As a first step application software needs to activate register macrocell clock and de-assert macrocell specific reset signal using related control bits provided by device clock management logic.

After that, the analog part of the device related to the USB transceiver must be switched on using the PDWN bit in CNTR register, which requires a special handling. This bit is intended to switch on the internal voltage references that supply the port transceiver. This circuit has a defined startup time ($t_{STARTUP}$ specified in the datasheet) during which the behavior of the USB transceiver is not defined. It is thus necessary to wait this time, after setting the PDWN bit in the CNTR register, before removing the reset condition on the USB part (by clearing the FRES bit in the CNTR register). Clearing the ISTR register then removes any spurious pending interrupt before any other macrocell operation is enabled.

At system reset, the microcontroller must initialize all required registers and the packet buffer description table, to make the USB peripheral able to properly generate interrupts and data transfers. All registers not specific to any endpoint must be initialized according to the needs of application software (choice of enabled interrupts, chosen address of packet buffers, etc.). Then the process continues as for the USB reset case (see further paragraph).

USB reset (RESET interrupt)

When this event occurs, the USB peripheral is put in the same conditions it is left by the system reset after the initialization described in the previous paragraph: communication is disabled in all endpoint registers (the USB peripheral will not respond to any packet). As a response to the USB reset event, the USB function must be enabled, having as USB address 0, implementing only the default control endpoint (endpoint address is 0 too). This is accomplished by setting the Enable Function (EF) bit of the USB_DADDR register and initializing the EP0R register and its related packet buffers accordingly. During USB enumeration process, the host assigns a unique address to this device, which must be written in the ADD[6:0] bits of the USB_DADDR register, and configures any other necessary endpoint.

When a RESET interrupt is received, the application software is responsible to enable again the default endpoint of USB function 0 within 10 ms from the end of reset sequence which triggered the interrupt.

Structure and usage of packet buffers

Each bidirectional endpoint may receive or transmit data from/to the host. The received data is stored in a dedicated memory buffer reserved for that endpoint, while another memory



RM0313 Rev 7 815/913

buffer contains the data to be transmitted by the endpoint. Access to this memory is performed by the packet buffer interface block, which delivers a memory access request and waits for its acknowledgment. Since the packet buffer memory has to be accessed by the microcontroller also, an arbitration logic takes care of the access conflicts, using half APB1 cycle for microcontroller access and the remaining half for the USB peripheral access. In this way, both the agents can operate as if the packet memory is a dual-port SRAM, without being aware of any conflict even when the microcontroller is performing back-to-back accesses. The USB peripheral logic uses a dedicated clock. The frequency of this dedicated clock is fixed by the requirements of the USB standard at 48 MHz, and this can be different from the clock used for the interface to the APB1 bus. Different clock configurations are possible where the APB1 clock frequency can be higher or lower than the USB peripheral one.

Note: Due to USB data rate and packet memory interface requirements, the APB1 clock must have a minimum frequency of 10 MHz to avoid data overrun/underrun problems.

Each endpoint is associated with two packet buffers (usually one for transmission and the other one for reception). Buffers can be placed anywhere inside the packet memory because their location and size is specified in a buffer description table, which is also located in the packet memory at the address indicated by the USB_BTABLE register. Each table entry is associated to an endpoint register and it is composed of four 16-bit half-words so that table start address must always be aligned to an 8-byte boundary (the lowest three bits of USB_BTABLE register are always "000"). Buffer descriptor table entries are described in the Section 29.6.2: Buffer descriptor table. If an endpoint is unidirectional and it is neither an Isochronous nor a double-buffered bulk, only one packet buffer is required (the one related to the supported transfer direction). Other table locations related to unsupported transfer directions or unused endpoints, are available to the user. Isochronous and double-buffered bulk endpoints have special handling of packet buffers (Refer to Section 29.5.4: Isochronous transfers and Section 29.5.3: Double-buffered endpoints respectively). The relationship between buffer description table entries and packet buffer areas is depicted in Figure 282.




Figure 282. Packet buffer areas with examples of buffer description table locations

Each packet buffer is used either during reception or transmission starting from the bottom. The USB peripheral will never change the contents of memory locations adjacent to the allocated memory buffers; if a packet bigger than the allocated buffer length is received (buffer overrun condition) the data are copied to the memory only up to the last available location.

Endpoint initialization

The first step to initialize an endpoint is to write appropriate values to the ADDRn_TX/ADDRn_RX registers so that the USB peripheral finds the data to be transmitted already available and the data to be received can be buffered. The EP_TYPE bits in the USB_EPnR register must be set according to the endpoint type, eventually using the EP_KIND bit to enable any special required feature. On the transmit side, the endpoint must be enabled using the STAT_TX bits in the USB_EPnR register and COUNTn_TX must be initialized. For reception, STAT_RX bits must be set to enable reception and COUNTn_RX must be written with the allocated buffer size using the BL_SIZE and NUM_BLOCK fields. Unidirectional endpoints, except Isochronous and double-buffered bulk endpoints, need to initialize only bits and registers related to the supported direction. Once the transmission and/or reception are enabled, register USB_EPnR and locations ADDRn_TX/ADDRn_RX, COUNTn_TX/COUNTn_RX (respectively), should not be modified by the application software, as the hardware can change their value on the fly. When the data transfer operation is completed, notified by a CTR interrupt event, they can be accessed again to re-enable a new operation.



RM0313 Rev 7 817/913

IN packets (data transmission)

When receiving an IN token packet, if the received address matches a configured and valid endpoint, the USB peripheral accesses the contents of ADDRn_TX and COUNTn_TX locations inside the buffer descriptor table entry related to the addressed endpoint. The content of these locations is stored in its internal 16 bit registers ADDR and COUNT (not accessible by software). The packet memory is accessed again to read the first byte to be transmitted (Refer to *Structure and usage of packet buffers on page 815*) and starts sending a DATA0 or DATA1 PID according to USB_EPnR bit DTOG_TX. When the PID is completed, the first byte, read from buffer memory, is loaded into the output shift register to be transmitted on the USB bus. After the last data byte is transmitted, the computed CRC is sent. If the addressed endpoint is not valid, a NAK or STALL handshake packet is sent instead of the data packet, according to STAT_TX bits in the USB_EPnR register.

The ADDR internal register is used as a pointer to the current buffer memory location while COUNT is used to count the number of remaining bytes to be transmitted. Each half-word read from the packet buffer memory is transmitted over the USB bus starting from the least significant byte. Transmission buffer memory is read starting from the address pointed by ADDRn_TX for COUNTn_TX/2 half-words. If a transmitted packet is composed of an odd number of bytes, only the lower half of the last half-word accessed is used.

On receiving the ACK receipt by the host, the USB_EPnR register is updated in the following way: DTOG_TX bit is toggled, the endpoint is made invalid by setting STAT_TX=10 (NAK) and bit CTR_TX is set. The application software must first identify the endpoint, which is requesting microcontroller attention by examining the EP_ID and DIR bits in the USB_ISTR register. Servicing of the CTR_TX event starts clearing the interrupt bit; the application software then prepares another buffer full of data to be sent, updates the COUNTn_TX table location with the number of byte to be transmitted during the next transfer, and finally sets STAT_TX to '11 (VALID) to re-enable transmissions. While the STAT_TX bits are equal to '10 (NAK), any IN request addressed to that endpoint is NAKed, indicating a flow control condition: the USB host will retry the transaction until it succeeds. It is mandatory to execute the sequence of operations in the above mentioned order to avoid losing the notification of a second IN transaction addressed to the same endpoint immediately following the one which triggered the CTR interrupt.

OUT and SETUP packets (data reception)

These two tokens are handled by the USB peripheral more or less in the same way; the differences in the handling of SETUP packets are detailed in the following paragraph about control transfers. When receiving an OUT/SETUP PID, if the address matches a valid endpoint, the USB peripheral accesses the contents of the ADDRn RX and COUNTn RX locations inside the buffer descriptor table entry related to the addressed endpoint. The content of the ADDRn RX is stored directly in its internal register ADDR. While COUNT is now reset and the values of BL_SIZE and NUM_BLOCK bit fields, which are read within COUNTn_RX content are used to initialize BUF_COUNT, an internal 16 bit counter, which is used to check the buffer overrun condition (all these internal registers are not accessible by software). Data bytes subsequently received by the USB peripheral are packed in halfwords (the first byte received is stored as least significant byte) and then transferred to the packet buffer starting from the address contained in the internal ADDR register while BUF_COUNT is decremented and COUNT is incremented at each byte transfer. When the end of DATA packet is detected, the correctness of the received CRC is tested and only if no errors occurred during the reception, an ACK handshake packet is sent back to the transmitting host.



In case of wrong CRC or other kinds of errors (bit-stuff violations, frame errors, etc.), data bytes are still copied in the packet memory buffer, at least until the error detection point, but ACK packet is not sent and the ERR bit in USB_ISTR register is set. However, there is usually no software action required in this case: the USB peripheral recovers from reception errors and remains ready for the next transaction to come. If the addressed endpoint is not valid, a NAK or STALL handshake packet is sent instead of the ACK, according to bits STAT_RX in the USB_EPnR register and no data is written in the reception memory buffers.

Reception memory buffer locations are written starting from the address contained in the ADDRn_RX for a number of bytes corresponding to the received data packet length, CRC included (i.e. data payload length + 2), or up to the last allocated memory location, as defined by BL_SIZE and NUM_BLOCK, whichever comes first. In this way, the USB peripheral never writes beyond the end of the allocated reception memory buffer area. If the length of the data packet payload (actual number of bytes used by the application) is greater than the allocated buffer, the USB peripheral detects a buffer overrun condition. in this case, a STALL handshake is sent instead of the usual ACK to notify the problem to the host, no interrupt is generated and the transaction is considered failed.

When the transaction is completed correctly, by sending the ACK handshake packet, the internal COUNT register is copied back in the COUNTn RX location inside the buffer description table entry, leaving unaffected BL SIZE and NUM BLOCK fields, which normally do not require to be re-written, and the USB EPnR register is updated in the following way: DTOG RX bit is toggled, the endpoint is made invalid by setting STAT RX = '10 (NAK) and bit CTR RX is set. If the transaction has failed due to errors or buffer overrun condition, none of the previously listed actions take place. The application software must first identify the endpoint, which is requesting microcontroller attention by examining the EP ID and DIR bits in the USB ISTR register. The CTR RX event is serviced by first determining the transaction type (SETUP bit in the USB_EPnR register); the application software must clear the interrupt flag bit and get the number of received bytes reading the COUNTn RX location inside the buffer description table entry related to the endpoint being processed. After the received data is processed, the application software should set the STAT RX bits to '11 (Valid) in the USB EPnR, enabling further transactions. While the STAT RX bits are equal to '10 (NAK), any OUT request addressed to that endpoint is NAKed, indicating a flow control condition: the USB host will retry the transaction until it succeeds. It is mandatory to execute the sequence of operations in the above mentioned order to avoid losing the notification of a second OUT transaction addressed to the same endpoint following immediately the one which triggered the CTR interrupt.

Control transfers

Control transfers are made of a SETUP transaction, followed by zero or more data stages, all of the same direction, followed by a status stage (a zero-byte transfer in the opposite direction). SETUP transactions are handled by control endpoints only and are very similar to OUT ones (data reception) except that the values of DTOG_TX and DTOG_RX bits of the addressed endpoint registers are set to 1 and 0 respectively, to initialize the control transfer, and both STAT_TX and STAT_RX are set to '10 (NAK) to let software decide if subsequent transactions must be IN or OUT depending on the SETUP contents. A control endpoint must check SETUP bit in the USB_EPnR register at each CTR_RX event to distinguish normal OUT transactions from SETUP ones. A USB device can determine the number and direction of data stages by interpreting the data transferred in the SETUP stage, and is required to STALL the transaction in the case of errors. To do so, at all data stages before the last, the unused direction should be set to STALL, so that, if the host reverses the transfer direction too soon, it gets a STALL as a status stage.



RM0313 Rev 7 819/913

While enabling the last data stage, the opposite direction should be set to NAK, so that, if the host reverses the transfer direction (to perform the status stage) immediately, it is kept waiting for the completion of the control operation. If the control operation completes successfully, the software will change NAK to VALID, otherwise to STALL. At the same time, if the status stage is an OUT, the STATUS_OUT (EP_KIND in the USB_EPnR register) bit should be set, so that an error is generated if a status transaction is performed with not-zero data. When the status transaction is serviced, the application clears the STATUS_OUT bit and sets STAT_RX to VALID (to accept a new command) and STAT_TX to NAK (to delay a possible status stage immediately following the next setup).

Since the USB specification states that a SETUP packet cannot be answered with a handshake different from ACK, eventually aborting a previously issued command to start the new one, the USB logic doesn't allow a control endpoint to answer with a NAK or STALL packet to a SETUP token received from the host.

When the STAT_RX bits are set to '01 (STALL) or '10 (NAK) and a SETUP token is received, the USB accepts the data, performing the required data transfers and sends back an ACK handshake. If that endpoint has a previously issued CTR_RX request not yet acknowledged by the application (i.e. CTR_RX bit is still set from a previously completed reception), the USB discards the SETUP transaction and does not answer with any handshake packet regardless of its state, simulating a reception error and forcing the host to send the SETUP token again. This is done to avoid losing the notification of a SETUP transaction addressed to the same endpoint immediately following the transaction, which triggered the CTR_RX interrupt.

29.5.3 Double-buffered endpoints

All different endpoint types defined by the USB standard represent different traffic models, and describe the typical requirements of different kind of data transfer operations. When large portions of data are to be transferred between the host PC and the USB function, the bulk endpoint type is the most suited model. This is because the host schedules bulk transactions so as to fill all the available bandwidth in the frame, maximizing the actual transfer rate as long as the USB function is ready to handle a bulk transaction addressed to it. If the USB function is still busy with the previous transaction when the next one arrives, it will answer with a NAK handshake and the host PC will issue the same transaction again until the USB function is ready to handle it, reducing the actual transfer rate due to the bandwidth occupied by re-transmissions. For this reason, a dedicated feature called 'double-buffering' can be used with bulk endpoints.

When 'double-buffering' is activated, data toggle sequencing is used to select, which buffer is to be used by the USB peripheral to perform the required data transfers, using both 'transmission' and 'reception' packet memory areas to manage buffer swapping on each successful transaction in order to always have a complete buffer to be used by the application, while the USB peripheral fills the other one. For example, during an OUT transaction directed to a 'reception' double-buffered bulk endpoint, while one buffer is being filled with new data coming from the USB host, the other one is available for the microcontroller software usage (the same would happen with a 'transmission' double-buffered bulk endpoint and an IN transaction).

Since the swapped buffer management requires the usage of all 4 buffer description table locations hosting the address pointer and the length of the allocated memory buffers, the USB_EPnR registers used to implement double-buffered bulk endpoints are forced to be used as unidirectional ones. Therefore, only one STAT bit pair must be set at a value different from '00 (Disabled): STAT RX if the double-buffered bulk endpoint is enabled for



reception, STAT_TX if the double-buffered bulk endpoint is enabled for transmission. In case it is required to have double-buffered bulk endpoints enabled both for reception and transmission, two USB_EPnR registers must be used.

To exploit the double-buffering feature and reach the highest possible transfer rate, the endpoint flow control structure, described in previous chapters, has to be modified, in order to switch the endpoint status to NAK only when a buffer conflict occurs between the USB peripheral and application software, instead of doing it at the end of each successful transaction. The memory buffer which is currently being used by the USB peripheral is defined by the DTOG bit related to the endpoint direction: DTOG_RX (bit 14 of USB_EPnR register) for 'reception' double-buffered bulk endpoints or DTOG_TX (bit 6 of USB_EPnR register) for 'transmission' double-buffered bulk endpoints. To implement the new flow control scheme, the USB peripheral should know which packet buffer is currently in use by the application software, so to be aware of any conflict. Since in the USB EPnR register, there are two DTOG bits but only one is used by USB peripheral for data and buffer sequencing (due to the unidirectional constraint required by double-buffering feature) the other one can be used by the application software to show which buffer it is currently using. This new buffer flag is called SW BUF. In the following table the correspondence between USB EPnR register bits and DTOG/SW BUF definition is explained, for the cases of 'transmission' and 'reception' double-buffered bulk endpoints.

Table 109. Double-buffering buffer flag definition

Buffer flag	'Transmission' endpoint	'Reception' endpoint
DTOG	DTOG_TX (USB_EPnR bit 6)	DTOG_RX (USB_EPnR bit 14)
SW_BUF	USB_EPnR bit 14	USB_EPnR bit 6

The memory buffer which is currently being used by the USB peripheral is defined by DTOG buffer flag, while the buffer currently in use by application software is identified by SW_BUF buffer flag. The relationship between the buffer flag value and the used packet buffer is the same in both cases, and it is listed in the following table.

Table 110. Bulk double-buffering memory buffers usage

Endpoint type	DTOG	SW_BUF	Packet buffer used by USB peripheral	Packet buffer used by Application Software				
	0	1	ADDRn_TX_0 / COUNTn_TX_0 Buffer description table locations.	ADDRn_TX_1 / COUNTn_TX_1 Buffer description table locations.				
IN	1	0	ADDRn_TX_1 / COUNTn_TX_1 Buffer description table locations	ADDRn_TX_0 / COUNTn_TX_0 Buffer description table locations.				
IIV	0	0	None ⁽¹⁾	ADDRn_TX_0 / COUNTn_TX_0 Buffer description table locations.				
	1	1	None ⁽¹⁾	ADDRn_TX_1 / COUNTn_TX_1 Buffer description table locations.				



RM0313 Rev 7 821/913

Endpoint type	DTOG	SW_BUF	Packet buffer used by USB peripheral	Packet buffer used by Application Software
	0	1	ADDRn_RX_0 / COUNTn_RX_0 Buffer description table locations.	ADDRn_RX_1 / COUNTn_RX_1 Buffer description table locations.
OUT	0	0	ADDRn_RX_1 / COUNTn_RX_1 Buffer description table locations.	ADDRn_RX_0 / COUNTn_RX_0 Buffer description table locations.
001		0	None ⁽¹⁾	ADDRn_RX_0 / COUNTn_RX_0 Buffer description table locations.
	1	1	None ⁽¹⁾	ADDRn_RX_1 / COUNTn_RX_1 Buffer description table locations.

Table 110. Bulk double-buffering memory buffers usage (continued)

1. Endpoint in NAK Status.

Double-buffering feature for a bulk endpoint is activated by:

- Writing EP_TYPE bit field at '00 in its USB_EPnR register, to define the endpoint as a bulk, and
- Setting EP KIND bit at '1 (DBL BUF), in the same register.

The application software is responsible for DTOG and SW BUF bits initialization according to the first buffer to be used; this has to be done considering the special toggle-only property that these two bits have. The end of the first transaction occurring after having set DBL BUF, triggers the special flow control of double-buffered bulk endpoints, which is used for all other transactions addressed to this endpoint until DBL BUF remain set. At the end of each transaction the CTR RX or CTR TX bit of the addressed endpoint USB EPnR register is set, depending on the enabled direction. At the same time, the affected DTOG bit in the USB EPnR register is hardware toggled making the USB peripheral buffer swapping completely software independent. Unlike common transactions, and the first one after DBL BUF setting, STAT bit pair is not affected by the transaction termination and its value remains '11 (Valid). However, as the token packet of a new transaction is received, the actual endpoint status is masked as '10 (NAK) when a buffer conflict between the USB peripheral and the application software is detected (this condition is identified by DTOG and SW BUF having the same value, see Table 110 on page 821). The application software responds to the CTR event notification by clearing the interrupt flag and starting any required handling of the completed transaction. When the application packet buffer usage is over, the software toggles the SW BUF bit, writing '1 to it, to notify the USB peripheral about the availability of that buffer. In this way, the number of NAKed transactions is limited only by the application elaboration time of a transaction data: if the elaboration time is shorter than the time required to complete a transaction on the USB bus, no re-transmissions due to flow control will take place and the actual transfer rate is limited only by the host PC.

The application software can always override the special flow control implemented for double-buffered bulk endpoints, writing an explicit status different from '11 (Valid) into the STAT bit pair of the related USB_EPnR register. In this case, the USB peripheral will always use the programmed endpoint status, regardless of the buffer usage condition.

29.5.4 Isochronous transfers

The USB standard supports full speed peripherals requiring a fixed and accurate data production/consume frequency, defining this kind of traffic as 'Isochronous'. Typical



examples of this data are: audio samples, compressed video streams, and in general any sort of sampled data having strict requirements for the accuracy of delivered frequency. When an endpoint is defined to be 'isochronous' during the enumeration phase, the host allocates in the frame the required bandwidth and delivers exactly one IN or OUT packet each frame, depending on endpoint direction. To limit the bandwidth requirements, no retransmission of failed transactions is possible for Isochronous traffic; this leads to the fact that an isochronous transaction does not have a handshake phase and no ACK packet is expected or sent after the data packet. For the same reason, Isochronous transfers do not support data toggle sequencing and always use DATAO PID to start any data packet.

The Isochronous behavior for an endpoint is selected by setting the EP_TYPE bits at '10 in its USB_EPnR register; since there is no handshake phase the only legal values for the STAT_RX/STAT_TX bit pairs are '00 (Disabled) and '11 (Valid), any other value will produce results not compliant to USB standard. Isochronous endpoints implement double-buffering to ease application software development, using both 'transmission' and 'reception' packet memory areas to manage buffer swapping on each successful transaction in order to have always a complete buffer to be used by the application, while the USB peripheral fills the other.

The memory buffer which is currently used by the USB peripheral is defined by the DTOG bit related to the endpoint direction (DTOG_RX for 'reception' isochronous endpoints, DTOG_TX for 'transmission' isochronous endpoints, both in the related USB_EPnR register) according to *Table 111*.

Endpoint Type	DTOG bit value	Packet buffer used by the USB peripheral	Packet buffer used by the application software				
IN	0	ADDRn_TX_0 / COUNTn_TX_0 buffer description table locations.	ADDRn_TX_1 / COUNTn_TX_1 buffer description table locations.				
IIV	1	ADDRn_TX_1 / COUNTn_TX_1 buffer description table locations.	ADDRn_TX_0 / COUNTn_TX_0 buffer description table locations.				
OUT	0	ADDRn_RX_0 / COUNTn_RX_0 buffer description table locations.	ADDRn_RX_1 / COUNTn_RX_1 buffer description table locations.				
001	1	ADDRn_RX_1 / COUNTn_RX_1 buffer description table locations.	ADDRn_RX_0 / COUNTn_RX_0 buffer description table locations.				

Table 111. Isochronous memory buffers usage

As it happens with double-buffered bulk endpoints, the USB_EPnR registers used to implement Isochronous endpoints are forced to be used as unidirectional ones. In case it is required to have Isochronous endpoints enabled both for reception and transmission, two USB_EPnR registers must be used.

The application software is responsible for the DTOG bit initialization according to the first buffer to be used; this has to be done considering the special toggle-only property that these two bits have. At the end of each transaction, the CTR_RX or CTR_TX bit of the addressed endpoint USB_EPnR register is set, depending on the enabled direction. At the same time, the affected DTOG bit in the USB_EPnR register is hardware toggled making buffer swapping completely software independent. STAT bit pair is not affected by transaction completion; since no flow control is possible for Isochronous transfers due to the lack of



RM0313 Rev 7 823/913

handshake phase, the endpoint remains always '11 (Valid). CRC errors or buffer-overrun conditions occurring during Isochronous OUT transfers are anyway considered as correct transactions and they always trigger an CTR_RX event. However, CRC errors will anyway set the ERR bit in the USB_ISTR register to notify the software of the possible data corruption.

29.5.5 Suspend/Resume events

The USB standard defines a special peripheral state, called SUSPEND, in which the average current drawn from the USB bus must not be greater than 2.5 mA. This requirement is of fundamental importance for bus-powered devices, while self-powered devices are not required to comply to this strict power consumption constraint. In suspend mode, the host PC sends the notification by not sending any traffic on the USB bus for more than 3 ms: since a SOF packet must be sent every 1 ms during normal operations, the USB peripheral detects the lack of 3 consecutive SOF packets as a suspend request from the host PC and set the SUSP bit to '1 in USB_ISTR register, causing an interrupt if enabled. Once the device is suspended, its normal operation can be restored by a so called RESUME sequence, which can be started from the host PC or directly from the peripheral itself, but it is always terminated by the host PC. The suspended USB peripheral must be anyway able to detect a RESET sequence, reacting to this event as a normal USB reset event.

The actual procedure used to suspend the USB peripheral is device dependent since according to the device composition, different actions may be required to reduce the total consumption.

A brief description of a typical suspend procedure is provided below, focused on the USB-related aspects of the application software routine responding to the SUSP notification of the USB peripheral:

- Set the FSUSP bit in the USB_CNTR register to 1. This action activates the suspend mode within the USB peripheral. As soon as the suspend mode is activated, the check on SOF reception is disabled to avoid any further SUSP interrupts being issued while the USB is suspended.
- 2. Remove or reduce any static power consumption in blocks different from the USB peripheral.
- 3. Set LP_MODE bit in USB_CNTR register to 1 to remove static power consumption in the analog USB transceivers but keeping them able to detect resume activity.
- 4. Optionally turn off external oscillator and device PLL to stop any activity inside the device.

When an USB event occurs while the device is in SUSPEND mode, the RESUME procedure must be invoked to restore nominal clocks and regain normal USB behavior. Particular care must be taken to insure that this process does not take more than 10 ms when the wakening event is an USB reset sequence (See "Universal Serial Bus Specification" for more details). The start of a resume or reset sequence, while the USB peripheral is suspended, clears the LP_MODE bit in USB_CNTR register asynchronously. Even if this event can trigger an WKUP interrupt if enabled, the use of an interrupt response routine must be carefully evaluated because of the long latency due to system clock restart; to have the shorter latency before re-activating the nominal clock it is suggested to put the resume procedure just after the end of the suspend one, so its code is immediately executed as soon as the system clock restarts. To prevent ESD discharges or any other kind of noise from waking-up the system (the exit from suspend mode is an asynchronous



event), a suitable analog filter on data line status is activated during suspend; the filter width is about 70 ns.

The following is a list of actions a resume procedure should address:

- Optionally turn on external oscillator and/or device PLL.
- Clear FSUSP bit of USB_CNTR register. 2.
- If the resume triggering event has to be identified, bits RXDP and RXDM in the USB FNR register can be used according to *Table 112*, which also lists the intended software action in all the cases. If required, the end of resume or reset sequence can be detected monitoring the status of the above mentioned bits by checking when they reach the "10" configuration, which represent the Idle bus state; moreover at the end of a reset sequence the RESET bit in USB ISTR register is set to 1, issuing an interrupt if enabled, which should be handled as usual.

[RXDP,RXDM] status	Wake-up event	Required resume software action				
"00"	Root reset	None				
"10"	None (noise on bus)	Go back in Suspend mode				
"01"	Root resume	None				
"11"	Not allowed (noise on bus)	Go back in Suspend mode				

Table 112. Resume event detection

A device may require to exit from suspend mode as an answer to particular events not directly related to the USB protocol (e.g. a mouse movement wakes up the whole system). In this case, the resume sequence can be started by setting the RESUME bit in the USB CNTR register to '1 and resetting it to 0 after an interval between 1 ms and 15 ms (this interval can be timed using ESOF interrupts, occurring with a 1 ms period when the system clock is running at nominal frequency). Once the RESUME bit is clear, the resume sequence is completed by the host PC and its end can be monitored again using the RXDP and RXDM bits in the USB FNR register.

Note: The RESUME bit must be anyway used only after the USB peripheral has been put in suspend mode, setting the FSUSP bit in USB_CNTR register to 1.



RM0313 Rev 7

29.6 USB and USB SRAM registers

The USB peripheral registers can be divided into the following groups:

- Common Registers: Interrupt and Control registers
- Endpoint Registers: Endpoint configuration and status

The USB SRAM registers cover:

 Buffer Descriptor Table: Location of packet memory used to locate data buffers (see Section 2.2: Memory organization to find USB SRAM base address).

All register addresses are expressed as offsets with respect to the USB peripheral registers base address, except the buffer descriptor table locations, which starts at the USB SRAM base address offset by the value specified in the USB_BTABLE register. All register addresses are aligned to 32-bit word boundaries although they are 16-bit wide. The same address alignment is used to access packet buffer memory locations, which are located in the USB SRAM area.

Refer to Section 1.2 on page 36 for a list of abbreviations used in register descriptions.

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

29.6.1 Common registers

These registers affect the general behavior of the USB peripheral defining operating mode, interrupt handling, device address and giving access to the current frame number updated by the host PC.

USB control register (USB_CNTR)

Address offset: 0x40 Reset value: 0x0003

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTR M	PMAOVR M	ERR M	WKUP M	SUSP M	RESET M	SOF M	ESOF M	Res.	Res	Res.	RE SUME	F SUSP	LP_ MODE	PDW N	F RES
rw	rw	rw	rw	rw	rw	rw	rw				rw	rw	rw	rw	rw

Bit 15 CTRM: Correct transfer interrupt mask

- 0: Correct Transfer (CTR) Interrupt disabled.
- 1: CTR Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.
- Bit 14 PMAOVRM: Packet memory area over / underrun interrupt mask
 - 0: PMAOVR Interrupt disabled.
 - 1: PMAOVR Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.
- Bit 13 ERRM: Error interrupt mask
 - 0: ERR Interrupt disabled.
 - 1: ERR Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.

Bit 12 WKUPM: Wake-up interrupt mask

- 0: WKUP Interrupt disabled.
- 1: WKUP Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.

Bit 11 SUSPM: Suspend mode interrupt mask

- 0: Suspend Mode Request (SUSP) Interrupt disabled.
- 1: SUSP Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.

Bit 10 RESETM: USB reset interrupt mask

- 0: RESET Interrupt disabled.
- 1: RESET Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set.

Bit 9 SOFM: Start of frame interrupt mask

- 0: SOF Interrupt disabled.
- 1: SOF Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB ISTR register is set.

Bit 8 ESOFM: Expected start of frame interrupt mask

- 0: Expected Start of Frame (ESOF) Interrupt disabled.
- 1: ESOF Interrupt enabled, an interrupt request is generated when the corresponding bit in the USB ISTR register is set.

Bits 7:5 Reserved, must be kept at reset value.

Bit 4 RESUME: Resume request

The microcontroller can set this bit to send a Resume signal to the host. It must be activated, according to USB specifications, for no less than 1 ms and no more than 15 ms after which the Host PC is ready to drive the resume sequence up to its end.

Bit 3 FSUSP: Force suspend

Software must set this bit when the SUSP interrupt is received, which is issued when no traffic is received by the USB peripheral for $3\ ms$.

- 0: No effect
- 1: Enter suspend mode. Clocks and static power dissipation in the analog transceiver are left unaffected. If suspend power consumption is a requirement (bus-powered device), the application software should set the LP MODE bit after FSUSP as explained below.

Bit 2 LP_MODE: Low-power mode

This mode is used when the suspend-mode power constraints require that all static power dissipation is avoided, except the one required to supply the external pull-up resistor. This condition should be entered when the application is ready to stop all system clocks, or reduce their frequency in order to meet the power consumption requirements of the USB suspend condition. The USB activity during the suspend mode (WKUP event) asynchronously resets this bit (it can also be reset by software).

- 0: No Low-power mode.
- 1: Enter Low-power mode.



RM0313 Rev 7 827/913

Bit 1 PDWN: Power down

This bit is used to completely switch off all USB-related analog parts if it is required to completely disable the USB peripheral for any reason. When this bit is set, the USB peripheral is disconnected from the transceivers and it cannot be used.

0: Exit Power Down.

1: Enter Power down mode.

Bit 0 FRES: Force USB Reset

0: Clear USB reset.

1: Force a reset of the USB peripheral, exactly like a RESET signaling on the USB. The USB peripheral is held in RESET state until software clears this bit. A "USB-RESET" interrupt is generated, if enabled.

USB interrupt status register (USB_ISTR)

Address offset: 0x44

Reset value: 0x0000 0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	CTR	PMA OVR	ERR	WKUP	SUSP	RESET	SOF	ESOF	Res.	Res.	Res.	DIR		EP_II	D[3:0]	
	r	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0				r	r	r	r	r

This register contains the status of all the interrupt sources allowing application software to determine, which events caused an interrupt request.

The upper part of this register contains single bits, each of them representing a specific event. These bits are set by the hardware when the related event occurs; if the corresponding bit in the USB_CNTR register is set, a generic interrupt request is generated. The interrupt routine, examining each bit, will perform all necessary actions, and finally it will clear the serviced bits. If any of them is not cleared, the interrupt is considered to be still pending, and the interrupt line is kept high again. If several bits are set simultaneously, only a single interrupt is generated.

Endpoint transaction completion can be handled in a different way to reduce interrupt response latency. The CTR bit is set by the hardware as soon as an endpoint successfully completes a transaction, generating a generic interrupt request if the corresponding bit in USB_CNTR is set. An endpoint dedicated interrupt condition is activated independently from the CTRM bit in the USB_CNTR register. Both interrupt conditions remain active until software clears the pending bit in the corresponding USB_EPnR register (the CTR bit is actually a read only bit). For endpoint-related interrupts, the software can use the Direction of Transaction (DIR) and EP_ID read-only bits to identify, which endpoint made the last interrupt request and called the corresponding interrupt service routine.

The user can choose the relative priority of simultaneously pending USB_ISTR events by specifying the order in which software checks USB_ISTR bits in an interrupt service routine. Only the bits related to events, which are serviced, are cleared. At the end of the service routine, another interrupt is requested, to service the remaining conditions.

To avoid spurious clearing of some bits, it is recommended to clear them with a load instruction where all bits which must not be altered are written with 1, and all bits to be cleared are written with '0 (these bits can only be cleared by software). Read-modify-write cycles should be avoided because between the read and the write operations another bit



could be set by the hardware and the next write will clear it before the microprocessor has the time to serve the event.

The following describes each bit in detail:

Bit 15 CTR: Correct transfer

This bit is set by the hardware to indicate that an endpoint has successfully completed a transaction; using DIR and EP_ID bits software can determine which endpoint requested the interrupt. This bit is read-only.

Bit 14 PMAOVR: Packet memory area over / underrun

This bit is set if the microcontroller has not been able to respond in time to an USB memory request. The USB peripheral handles this event in the following way: During reception an ACK handshake packet is not sent, during transmission a bit-stuff error is forced on the transmitted stream; in both cases the host will retry the transaction. The PMAOVR interrupt should never occur during normal operations. Since the failed transaction is retried by the host, the application software has the chance to speed-up device operations during this interrupt handling, to be ready for the next transaction retry; however this does not happen during Isochronous transfers (no isochronous transaction is anyway retried) leading to a loss of data in this case. This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 13 ERR: Error

This flag is set whenever one of the errors listed below has occurred:

NANS: No ANSwer. The timeout for a host response has expired.

CRC: Cyclic Redundancy Check error. One of the received CRCs, either in the token or in the data, was wrong.

BST: Bit Stuffing error. A bit stuffing error was detected anywhere in the PID, data, and/or CRC.

FVIO: Framing format Violation. A non-standard frame was received (EOP not in the right place, wrong token sequence, etc.).

The USB software can usually ignore errors, since the USB peripheral and the PC host manage retransmission in case of errors in a fully transparent way. This interrupt can be useful during the software development phase, or to monitor the quality of transmission over the USB bus, to flag possible problems to the user (e.g. loose connector, too noisy environment, broken conductor in the USB cable and so on). This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 12 WKUP: Wake-up

This bit is set to 1 by the hardware when, during suspend mode, activity is detected that wakes up the USB peripheral. This event asynchronously clears the LP_MODE bit in the CTLR register and activates the USB_WAKEUP line, which can be used to notify the rest of the device (e.g. wake-up unit) about the start of the resume process. This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 11 SUSP: Suspend mode request

This bit is set by the hardware when no traffic has been received for 3 ms, indicating a suspend mode request from the USB bus. The suspend condition check is enabled immediately after any USB reset and it is disabled by the hardware when the suspend mode is active (FSUSP=1) until the end of resume sequence. This bit is read/write but only '0 can be written and writing '1 has no effect.



RM0313 Rev 7 829/913

Bit 10 RESET: USB reset request

Set when the USB peripheral detects an active USB RESET signal at its inputs. The USB peripheral, in response to a RESET, just resets its internal protocol state machine, generating an interrupt if RESETM enable bit in the USB_CNTR register is set. Reception and transmission are disabled until the RESET bit is cleared. All configuration registers do not reset: the microcontroller must explicitly clear these registers (this is to ensure that the RESET interrupt can be safely delivered, and any transaction immediately followed by a RESET can be completed). The function address and endpoint registers are reset by an USB reset event.

This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 9 SOF: Start of frame

This bit signals the beginning of a new USB frame and it is set when a SOF packet arrives through the USB bus. The interrupt service routine may monitor the SOF events to have a 1 ms synchronization event to the USB host and to safely read the USB FNR register which is updated at the SOF packet reception (this could be useful for isochronous applications). This bit is read/write but only '0 can be written and writing '1 has no effect.

Bit 8 **ESOF**: Expected start of frame

This bit is set by the hardware when an SOF packet is expected but not received. The host sends an SOF packet each 1 ms, but if the device does not receive it properly, the Suspend Timer issues this interrupt. If three consecutive ESOF interrupts are generated (i.e. three SOF packets are lost) without any traffic occurring in between, a SUSP interrupt is generated. This bit is set even when the missing SOF packets occur while the Suspend Timer is not yet locked. This bit is read/write but only '0 can be written and writing '1 has no effect.

Bits 7:5 Reserved, must be kept at reset value.

Bit 4 **DIR:** Direction of transaction

This bit is written by the hardware according to the direction of the successful transaction, which generated the interrupt request.

If DIR bit=0, CTR TX bit is set in the USB EPnR register related to the interrupting endpoint. The interrupting transaction is of IN type (data transmitted by the USB peripheral to the host

If DIR bit=1, CTR RX bit or both CTR TX/CTR RX are set in the USB EPnR register related to the interrupting endpoint. The interrupting transaction is of OUT type (data received by the USB peripheral from the host PC) or two pending transactions are waiting to be processed.

This information can be used by the application software to access the USB EPnR bits related to the triggering transaction since it represents the direction having the interrupt pending. This bit is read-only.

Bits 3:0 EP_ID[3:0]: Endpoint Identifier

These bits are written by the hardware according to the endpoint number, which generated the interrupt request. If several endpoint transactions are pending, the hardware writes the endpoint identifier related to the endpoint having the highest priority defined in the following way: Two endpoint sets are defined, in order of priority: Isochronous and double-buffered bulk endpoints are considered first and then the other endpoints are examined. If more than one endpoint from the same set is requesting an interrupt, the EP_ID bits in USB_ISTR register are assigned according to the lowest requesting endpoint register, EP0R having the highest priority followed by EP1R and so on. The application software can assign a register to each endpoint according to this priority scheme, so as to order the concurring endpoint requests in a suitable way. These bits are read only.



USB frame number register (USB_FNR)

Address offset: 0x48

Reset value: 0x0XXX where X is undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDP	RXDM	LCK	LSO	F[1:0]						FN[10:0)]				
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bit 15 RXDP: Receive data + line status

This bit can be used to observe the status of received data plus upstream port data line. It can be used during end-of-suspend routines to help determining the wake-up event.

Bit 14 RXDM: Receive data - line status

This bit can be used to observe the status of received data minus upstream port data line. It can be used during end-of-suspend routines to help determining the wake-up event.

Bit 13 LCK: Locked

This bit is set by the hardware when at least two consecutive SOF packets have been received after the end of an USB reset condition or after the end of an USB resume sequence. Once locked, the frame timer remains in this state until an USB reset or USB suspend event occurs.

Bits 12:11 LSOF[1:0]: Lost SOF

These bits are written by the hardware when an ESOF interrupt is generated, counting the number of consecutive SOF packets lost. At the reception of an SOF packet, these bits are cleared.

Bits 10:0 FN[10:0]: Frame number

This bit field contains the 11-bits frame number contained in the last received SOF packet. The frame number is incremented for every frame sent by the host and it is useful for Isochronous transfers. This bit field is updated on the generation of an SOF interrupt.

USB device address (USB_DADDR)

Address offset: 0x4C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	EF	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0							
								rw	rw	rw	rw	rw	rw	rw	rw



Bits 15:8 Reserved

Bit 7 EF: Enable function

This bit is set by the software to enable the USB device. The address of this device is contained in the following ADD[6:0] bits. If this bit is at '0 no transactions are handled, irrespective of the settings of USB EPnR registers.

Bits 6:0 ADD[6:0]: Device address

These bits contain the USB function address assigned by the host PC during the enumeration process. Both this field and the Endpoint Address (EA) field in the associated USB_EPnR register must match with the information contained in a USB token in order to handle a transaction to the required endpoint.

Buffer table address (USB_BTABLE)

Address offset: 0x50 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	. 1	0
					ВТ	TABLE[15	:3]						Res.	Res.	Res.
rw	rw	rw	rw	rw	rw	rw									

Bits 15:3 BTABLE[15:3]: Buffer table

These bits contain the start address of the buffer allocation table inside the dedicated packet memory. This table describes each endpoint buffer location and size and it must be aligned to an 8 byte boundary (the 3 least significant bits are always '0). At the beginning of every transaction addressed to this device, the USB peripheral reads the element of this table related to the addressed endpoint, to get its buffer start location and the buffer size (Refer to *Structure and usage of packet buffers on page 815*).

Bits 2:0 Reserved, forced by hardware to 0.

Endpoint-specific registers

The number of these registers varies according to the number of endpoints that the USB peripheral is designed to handle. The USB peripheral supports up to 8 bidirectional endpoints. Each USB device must support a control endpoint whose address (EA bits) must be set to 0. The USB peripheral behaves in an undefined way if multiple endpoints are enabled having the same endpoint number value. For each endpoint, an USB_EPnR register is available to store the endpoint specific information.

USB endpoint n register (USB EPnR), n=[0..7]

Address offset: 0x00 to 0x1C

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTR_ RX	DTOG _RX	STAT_	RX[1:0]	SETUP		:P E[1:0]	EP_ KIND	CTR_ TX	DTOG_ TX	STAT_	TX[1:0]		EA[3:0]	
rc_w0	t	t	t	r	rw	rw	rw	rc_w0	t	t	t	rw	rw	rw	rw



They are also reset when an USB reset is received from the USB bus or forced through bit FRES in the CTLR register, except the CTR_RX and CTR_TX bits, which are kept unchanged to avoid missing a correct packet notification immediately followed by an USB reset event. Each endpoint has its USB EPnR register where *n* is the endpoint identifier.

Read-modify-write cycles on these registers should be avoided because between the read and the write operations some bits could be set by the hardware and the next write would modify them before the CPU has the time to detect the change. For this purpose, all bits affected by this problem have an 'invariant' value that must be used whenever their modification is not required. It is recommended to modify these registers with a load instruction where all the bits, which can be modified only by the hardware, are written with their 'invariant' value.

Bit 15 CTR_RX: Correct transfer for reception

This bit is set by the hardware when an OUT/SETUP transaction is successfully completed on this endpoint; the software can only clear this bit. If the CTRM bit in USB_CNTR register is set accordingly, a generic interrupt condition is generated together with the endpoint related interrupt condition, which is always activated. The type of occurred transaction, OUT or SETUP, can be determined from the SETUP bit described below.

A transaction ended with a NAK or STALL handshake does not set this bit, since no data is actually transferred, as in the case of protocol errors or data toggle mismatches.

This bit is read/write but only '0 can be written, writing 1 has no effect.

Bit 14 DTOG_RX: Data toggle, for reception transfers

If the endpoint is not Isochronous, this bit contains the expected value of the data toggle bit (0=DATA0, 1=DATA1) for the next data packet to be received. Hardware toggles this bit, when the ACK handshake is sent to the USB host, following a data packet reception having a matching data PID value; if the endpoint is defined as a control one, hardware clears this bit at the reception of a SETUP PID addressed to this endpoint.

If the endpoint is using the double-buffering feature this bit is used to support packet buffer swapping too (Refer to Section 29.5.3: Double-buffered endpoints).

If the endpoint is Isochronous, this bit is used only to support packet buffer swapping since no data toggling is used for this sort of endpoints and only DATA0 packet are transmitted (Refer to Section 29.5.4: Isochronous transfers). Hardware toggles this bit just after the end of data packet reception, since no handshake is used for isochronous transfers.

This bit can also be toggled by the software to initialize its value (mandatory when the endpoint is not a control one) or to force specific data toggle/packet buffer usage. When the application software writes '0, the value of DTOG_RX remains unchanged, while writing '1 makes the bit value toggle. This bit is read/write but it can be only toggled by writing 1.

Bits 13:12 STAT RX [1:0]: Status bits, for reception transfers

These bits contain information about the endpoint status, which are listed in *Table 113:* Reception status encoding on page 835. These bits can be toggled by software to initialize their value. When the application software writes '0, the value remains unchanged, while writing '1 makes the bit value toggle. Hardware sets the STAT_RX bits to NAK when a correct transfer has occurred (CTR_RX=1) corresponding to a OUT or SETUP (control only) transaction addressed to this endpoint, so the software has the time to elaborate the received data before it acknowledge a new transaction

Double-buffered bulk endpoints implement a special transaction flow control, which control the status based upon buffer availability condition (Refer to *Section 29.5.3: Double-buffered endpoints*).

If the endpoint is defined as Isochronous, its status can be only "VALID" or "DISABLED", so that the hardware cannot change the status of the endpoint after a successful transaction. If the software sets the STAT_RX bits to 'STALL' or 'NAK' for an Isochronous endpoint, the USB peripheral behavior is not defined. These bits are read/write but they can be only toggled by writing '1.



RM0313 Rev 7 833/913

Bit 11 SETUP: Setup transaction completed

This bit is read-only and it is set by the hardware when the last completed transaction is a SETUP. This bit changes its value only for control endpoints. It must be examined, in the case of a successful receive transaction (CTR_RX event), to determine the type of transaction occurred. To protect the interrupt service routine from the changes in SETUP bits due to next incoming tokens, this bit is kept frozen while CTR_RX bit is at 1; its state changes when CTR_RX is at 0. This bit is read-only.

Bits 10:9 EP_TYPE[1:0]: Endpoint type

These bits configure the behavior of this endpoint as described in *Table 114: Endpoint type encoding on page 835.* Endpoint 0 must always be a control endpoint and each USB function must have at least one control endpoint which has address 0, but there may be other control endpoints if required. Only control endpoints handle SETUP transactions, which are ignored by endpoints of other kinds. SETUP transactions cannot be answered with NAK or STALL. If a control endpoint is defined as NAK, the USB peripheral will not answer, simulating a receive error, in the receive direction when a SETUP transaction is received. If the control endpoint is defined as STALL in the receive direction, then the SETUP packet is accepted anyway, transferring data and issuing the CTR interrupt. The reception of OUT transactions is handled in the normal way, even if the endpoint is a control one.

Bulk and interrupt endpoints have very similar behavior and they differ only in the special feature available using the EP KIND configuration bit.

The usage of Isochronous endpoints is explained in Section 29.5.4: Isochronous transfers

Bit 8 EP KIND: Endpoint kind

The meaning of this bit depends on the endpoint type configured by the EP_TYPE bits. *Table 115* summarizes the different meanings.

DBL_BUF: This bit is set by the software to enable the double-buffering feature for this bulk endpoint. The usage of double-buffered bulk endpoints is explained in *Section 29.5.3*: Double-buffered endpoints.

STATUS_OUT: This bit is set by the software to indicate that a status out transaction is expected: in this case all OUT transactions containing more than zero data bytes are answered 'STALL' instead of 'ACK'. This bit may be used to improve the robustness of the application to protocol errors during control transfers and its usage is intended for control endpoints only. When STATUS_OUT is reset, OUT transactions can have any number of bytes, as required.

Bit 7 CTR_TX: Correct Transfer for transmission

This bit is set by the hardware when an IN transaction is successfully completed on this endpoint; the software can only clear this bit. If the CTRM bit in the USB_CNTR register is set accordingly, a generic interrupt condition is generated together with the endpoint related interrupt condition, which is always activated.

A transaction ended with a NAK or STALL handshake does not set this bit, since no data is actually transferred, as in the case of protocol errors or data toggle mismatches. This bit is read/write but only '0 can be written.



Bit 6 DTOG_TX: Data Toggle, for transmission transfers

If the endpoint is non-isochronous, this bit contains the required value of the data toggle bit (0=DATA0, 1=DATA1) for the next data packet to be transmitted. Hardware toggles this bit when the ACK handshake is received from the USB host, following a data packet transmission. If the endpoint is defined as a control one, hardware sets this bit to 1 at the reception of a SETUP PID addressed to this endpoint.

If the endpoint is using the double buffer feature, this bit is used to support packet buffer swapping too (Refer to Section 29.5.3: Double-buffered endpoints)

If the endpoint is Isochronous, this bit is used to support packet buffer swapping since no data toggling is used for this sort of endpoints and only DATA0 packet are transmitted (Refer to *Section 29.5.4: Isochronous transfers*). Hardware toggles this bit just after the end of data packet transmission, since no handshake is used for Isochronous transfers.

This bit can also be toggled by the software to initialize its value (mandatory when the endpoint is not a control one) or to force a specific data toggle/packet buffer usage. When the application software writes '0, the value of DTOG_TX remains unchanged, while writing '1 makes the bit value toggle. This bit is read/write but it can only be toggled by writing 1.

Bits 5:4 STAT_TX [1:0]: Status bits, for transmission transfers

These bits contain the information about the endpoint status, listed in *Table 116*. These bits can be toggled by the software to initialize their value. When the application software writes '0, the value remains unchanged, while writing '1 makes the bit value toggle. Hardware sets the STAT_TX bits to NAK, when a correct transfer has occurred (CTR_TX=1) corresponding to a IN or SETUP (control only) transaction addressed to this endpoint. It then waits for the software to prepare the next set of data to be transmitted.

Double-buffered bulk endpoints implement a special transaction flow control, which controls the status based on buffer availability condition (Refer to Section 29.5.3: Double-buffered endpoints).

If the endpoint is defined as Isochronous, its status can only be "VALID" or "DISABLED". Therefore, the hardware cannot change the status of the endpoint after a successful transaction. If the software sets the STAT_TX bits to 'STALL' or 'NAK' for an Isochronous endpoint, the USB peripheral behavior is not defined. These bits are read/write but they can be only toggled by writing '1.

Bits 3:0 EA[3:0]: Endpoint address

Software must write in this field the 4-bit address used to identify the transactions directed to this endpoint. A value must be written before enabling the corresponding endpoint.

STAT_RX[1:0] Meaning

00 DISABLED: all reception requests addressed to this endpoint are ignored.

01 STALL: the endpoint is stalled and all reception requests result in a STALL handshake.

10 NAK: the endpoint is naked and all reception requests result in a NAK handshake.

11 VALID: this endpoint is enabled for reception.

Table 113. Reception status encoding

Table 114. Endpoint type encoding

EP_TYPE[1:0]	Meaning
00	BULK
01	CONTROL



Table 114. Endpoint type encoding (continued)

EP_TYPE[1:0]	Meaning
10	ISO
11	INTERRUPT

Table 115. Endpoint kind meaning

EP_T	YPE[1:0]	EP_KIND meaning
00	BULK	DBL_BUF
01	CONTROL	STATUS_OUT
10	ISO	Not used
11	INTERRUPT	Not used

Table 116. Transmission status encoding

STAT_TX[1:0]	Meaning
00	DISABLED: all transmission requests addressed to this endpoint are ignored.
01	STALL: the endpoint is stalled and all transmission requests result in a STALL handshake.
10	NAK : the endpoint is naked and all transmission requests result in a NAK handshake.
11	VALID: this endpoint is enabled for transmission.

29.6.2 Buffer descriptor table

Note:

The buffer descriptor table is located inside the packet buffer memory in the separate "USB SRAM" address space.

Although the buffer descriptor table is located inside the packet buffer memory ("USB SRAM" area), its entries can be considered as additional registers used to configure the location and size of the packet buffers used to exchange data between the USB macro cell and the device.

All packet memory locations are accessed by the APB using 32-bit aligned addresses, instead of the actual memory location addresses utilized by the USB peripheral for the USB BTABLE register and buffer description table locations.

In the following pages two location addresses are reported: the one to be used by application software while accessing the packet memory, and the local one relative to USB Peripheral access. To obtain the correct memory address value to be used in the application software while accessing the packet memory, the actual memory location address must be multiplied by two. The first packet memory location is located at USB SRAM base address. The buffer descriptor table entry associated with the USB_EPnR registers is described below.

A thorough explanation of packet buffers and the buffer descriptor table usage can be found in *Structure and usage of packet buffers on page 815*.

Transmission buffer address n (USB_ADDRn_TX)

Address offset: [USB_BTABLE] + n*16
USB local address: [USB_BTABLE] + n*8

Note:

In case of double-buffered or isochronous endpoints in the IN direction, this address location is referred to as USB_ADDRn_TX_0.

In case of double-buffered or isochronous endpoints in the OUT direction, this address location is used for USB_ADDRn_RX_0.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRn_TX[15:1]													-		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	-

Bits 15:1 ADDRn_TX[15:1]: Transmission buffer address

These bits point to the starting address of the packet buffer containing data to be transmitted by the endpoint associated with the USB_EPnR register at the next IN token addressed to it.

Bit 0 Must always be written as '0 since packet memory is half-word wide and all packet buffers must be half-word aligned.

Transmission byte count n (USB_COUNTn_TX)

Address offset: [USB_BTABLE] + n*16 + 4 USB local Address: [USB_BTABLE] + n*8 + 2



RM0313 Rev 7 837/913

Note:

In case of double-buffered or isochronous endpoints in the IN direction, this address location is referred to as USB_COUNTn_TX_0.

In case of double-buffered or isochronous endpoints in the OUT direction, this address location is used for USB_COUNTn_RX_0.

15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.					COUNT	Γn_TX[9:0	0]			
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:10 These bits are not used since packet size is limited by USB specifications to 1023 bytes. Their value is not considered by the USB peripheral.

Bits 9:0 COUNTn_TX[9:0]: Transmission byte count

These bits contain the number of bytes to be transmitted by the endpoint associated with the USB EPnR register at the next IN token addressed to it.

Reception buffer address n (USB_ADDRn_RX)

Address offset: [USB_BTABLE] + n*16 + 8

USB local Address: [USB_BTABLE] + n*8 + 4

Note:

In case of double-buffered or isochronous endpoints in the OUT direction, this address location is referred to as USB_ADDRn_RX_1.

In case of double-buffered or isochronous endpoints in the IN direction, this address location is used for USB ADDRn TX 1.

15	14	13	12	11	10	9	8	7	б	5	4	3	2	1	0
						ADE)Rn_RX[1	15:1]							-
rw	rw	rw	rw	rw	rw	rw	rw	rw	-						

Bits 15:1 ADDRn_RX[15:1]: Reception buffer address

These bits point to the starting address of the packet buffer, which will contain the data received by the endpoint associated with the USB_EPnR register at the next OUT/SETUP token addressed to it.

Bit 0 This bit must always be written as '0 since packet memory is half-word wide and all packet buffers must be half-word aligned.

Reception byte count n (USB_COUNTn_RX)

Address offset: [USB_BTABLE] + n*16 + 12

USB local Address: [USB_BTABLE] + n*8 + 6

Note:

In case of double-buffered or isochronous endpoints in the OUT direction, this address location is referred to as USB_COUNTn_RX_1.

In case of double-buffered or isochronous endpoints in the IN direction, this address location is used for USB_COUNTn_TX_1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLSIZE		NUN	/_BLOC	<[4:0]						COUNT	n_RX[9:0	0]			
rw	rw	rw	rw	rw	rw	r	r	r	r	r	r	r	r	r	ŗ

This table location is used to store two different values, both required during packet reception. The most significant bits contains the definition of allocated buffer size, to allow buffer overflow detection, while the least significant part of this location is written back by the USB peripheral at the end of reception to give the actual number of received bytes. Due to the restrictions on the number of available bits, buffer size is represented using the number of allocated memory blocks, where block size can be selected to choose the trade-off between fine-granularity/small-buffer and coarse-granularity/large-buffer. The size of allocated buffer is a part of the endpoint descriptor and it is normally defined during the enumeration process according to its maxPacketSize parameter value (See "Universal Serial Bus Specification").

Bit 15 BL SIZE: Block size

This bit selects the size of memory block used to define the allocated buffer area.

- If BL_SIZE=0, the memory block is 2-byte large, which is the minimum block allowed in a half-word wide memory. With this block size the allocated buffer size ranges from 2 to 62 bytes.
- If BL_SIZE=1, the memory block is 32-byte large, which allows to reach the
 maximum packet length defined by USB specifications. With this block size the
 allocated buffer size theoretically ranges from 32 to 1024 bytes, which is the longest
 packet size allowed by USB standard specifications. However, the applicable size is
 limited by the available buffer memory.

Bits 14:10 NUM_BLOCK[4:0]: Number of blocks

These bits define the number of memory blocks allocated to this packet buffer. The actual amount of allocated memory depends on the BL_SIZE value as illustrated in *Table 117*.

Bits 9:0 COUNTn_RX[9:0]: Reception byte count

These bits contain the number of bytes received by the endpoint associated with the USB EPnR register during the last OUT/SETUP transaction addressed to it.

Table 117. Definition of allocated buffer memory

Value of Memory allocated Mer

Value of NUM_BLOCK[4:0]	Memory allocated when BL_SIZE=0	Memory allocated when BL_SIZE=1
0 (,00000)	Not allowed	32 bytes
1 ('00001)	2 bytes	64 bytes
2 ('00010)	4 bytes	96 bytes
3 ('00011)	6 bytes	128 bytes
14 ('01110)	28 bytes	480 bytes
15 ('01111)	30 bytes	N/A
16 ('10000)	32 bytes	N/A



RM0313 Rev 7 839/913

Table 117. Definition of allocated buffer memory (continued)

Value of NUM_BLOCK[4:0]	Memory allocated when BL_SIZE=0	Memory allocated when BL_SIZE=1
29 ('11101)	58 bytes	N/A
30 ('11110)	60 bytes	N/A
31 ('11111)	62 bytes	N/A

29.6.3 USB register map

The table below provides the USB register map and reset values.

Table 118. USB register map and reset values

Offset	Register	31	30	6	28	7	9	2	24	ဗ		9.	20	19	18	17	16	15	14	13	12	1	10		7	9	2	4	3	2	_	0
Onset	register	က	က	2	7	27	2	2	7	2	2	2	2	_	_	7	_	7	Ļ	1	7	7	- 0.				۷,	7	(,,	``	`	
	USB_EP0R	es.	CTR_RX	G_RX	ST/	XT_ X	SETUP	EP TYPE	EP_KIND	Ϋ́	G_TX	ST/ T	AT_ X		EA[3	3:01																
0x00	_	2	œ.	œ	œ	œ	œ.	œ	X	œ.	œ.	œ	Y.	ď		A	œ		_pota	[1:	0]	SE	[1:0]			DTOG_	[1	:0]				
	Reset value																	0	0 X	0	0	0	0 0	+	+	0 ×	0 0T	0	0	0	0	0
0x04	USB_EP1R	Res.	CTR_RX	DTOG_RX	ST/ R [1:	XI_ O]	SETUP	EP TYPE [1:0]	EP_KIND	CTR_TX	DTOG_TX		ΑΙ_ X :0]		EA[3	3:0]																
	Reset value																	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
0x08	USB_EP2R	Res.	CTR_RX	DTOG_RX	STA R [1:	ΛΤ_ Χ 0]	SETUP	EP TYPE [1:0]	EP_KIND	CTR_TX	DTOG_TX		AT_ X :0]		EA[3	3:0]																
	Reset value																	0	0	0	0	0	0 0	+-	+	0	0	0	0	0	0	0
0x0C	USB_EP3R	Res.	CTR_RX	DTOG_RX	STA R [1:	ΛΤ_ Χ 0]	SETUP	EP TYPE [1:0]	EP_KIND	CTR_TX	DTOG_TX		AT_ X :0]		EA[3	3:0]																
	Reset value																	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
0x10	USB_EP4R	Res.	CTR_RX	DTOG_RX	STA R [1:	ΛΤ_ X 0]	SETUP	EP TYPE [1:0]	EP_KIND	CTR_TX	DTOG_TX		AT_ X :0]		EA[3	3:0]																
	Reset value																	0	0	0	0	0	0 0	+	+-	0	0	0	0	0	0	0
0x14	USB_EP5R	Res.	CTR_RX	DTOG_RX	STA R [1:	XT_ X 0]	SETUP	EP TYPE [1:0]	EP_KIND	CTR_TX	DTOG_TX		AT_ 'X :0]		EA[3	3:0]																
	Reset value																	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
0x18	USB_EP6R	Res.	CTR_RX	DTOG_RX	STA R [1:	ΛΤ_ Χ 0]	SETUP	EP TYPE [1:0]	EP_KIND	CTR_TX	DTOG_TX		AT_ X :0]		EA[3	3:0]																
	Reset value																	0	0	0	0	0	0 0	+	+	0	0	0	0	0	0	0
0x1C	USB_EP7R	Res.	CTR_RX	DTOG_RX	ST/ R [1:	AT_ X 0]	SETUP	EP TYPE [1:0]	EP_KIND	CTR_TX	DTOG_TX		AT_ X :0]		EA[3	3:0]																
0x20-	Reset value																	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
0x20- 0x3F														Re	serv	red																
0x40	USB_CNTR	Res.	CTRM	PMAOVRM	ERRM	WKUPM	SUSPM	RESETM	ESOFM	Res.	Res.	Res.	RESUME	FSUSP	LP_MODE	PDWN	FRES															
	Reset value																	0	0	0	0	0	0 0	0				0		0	1	1
0x44	USB_ISTR	Res.	CTR	PMAOVR	ERR	WKUP	SUSP	SOF	ESOF	Res.	Res.	Res.	DIR	EI	P_IC	0:8]]															
	Reset value																	0	0	0	0	_	0 0	0				0	0	0	0	0
0x48	USB_FNR	Res.	RXDP	RXDM	LCK	LS([1:					FN	N[10	:0]																			
	Reset value																	0	0	0	0	0	ХХ	Х	Х	Х	Х	Х	Х	Х	Х	х
0x4C	USB_DADDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	EF)D[6																			
	Reset value																								0	0	0	0	0	0	0	0



Table 118. USB register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
0x50	USB_BTABLE	Res.					В	TAE	BLE[15:	3]					Res.	Res.	Res.															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0			

Refer to Section 2.2 on page 40 for the register boundary addresses.



30 HDMI-CEC controller (CEC)

30.1 HDMI-CEC introduction

Consumer electronics control (CEC) is part of HDMI (high-definition multimedia interface) standard. It contains a protocol that provides high-level control functions between various audiovisual products. CEC operates at low speeds, with minimum processing and memory overhead.

The HDMI-CEC controller provides hardware support for this protocol.

30.2 HDMI-CEC controller main features

- Complies with HDMI-CEC v1.4 specification
- 32 kHz CEC kernel with 2 clock source options
 - HSI RC oscillator with fixed prescaler (HSI/244)
 - LSE oscillator
- Works in Stop mode for ultra-low-power applications
- Configurable signal-free time before start of transmission
 - Automatic by hardware, according to CEC state and transmission history
 - Fixed by software (7 timing options)
- Configurable peripheral address (OAR)
- Supports Listen mode
 - Enables reception of CEC messages sent to destination address different from OAR without interfering with the CEC line
- Configurable Rx-tolerance margin
 - Standard tolerance
 - Extended tolerance
- Receive-error detection
 - Bit rising error (BRE), with optional stop of reception (BRESTP)
 - Short bit period error (SBPE)
 - Long bit period error (LBPE)
- Configurable error-bit generation
 - on BRE detection (BREGEN)
 - on LBPE detection (LBPEGEN)
 - always generated on SBPE detection
- Transmission error detection (TXERR)
- Arbitration lost detection (ARBLST)
 - with automatic transmission retry
- Transmission underrun detection (TXUDR)
- Reception overrun detection (RXOVR)

30.3 HDMI-CEC functional description

30.3.1 HDMI-CEC pin

The CEC bus consists of a single bidirectional line that is used to transfer data in and out of the device. It is connected to a +3.3 V supply voltage via a 27 k Ω pull-up resistor. The output stage of the device must have an open-drain or open-collector to allow a wired-AND connection.

The HDMI-CEC controller manages the CEC bidirectional line as an alternate function of a standard GPIO, assuming that it is configured as alternate function open drain. The 27 k Ω pull-up must be added externally to the microcontroller.

To not interfere with the CEC bus when the application power is removed, it is mandatory to isolate the CEC pin from the bus in such conditions. This can be done by using a MOS transistor, as shown on *Figure 283*.

 Name
 Signal type
 Remarks

 CEC
 Bidirectional
 Two states:

 1 = high impedance
 0 = low impedance
 A 27 kΩ resistor must be added externally.

Table 119. HDMI pin

30.3.2 HDMI-CEC block diagram




Figure 283. HDMI-CEC block diagram

30.3.3 Message description

All transactions on the CEC line consist of an initiator and one or more followers. The initiator is responsible for sending the message structure and the data. The follower is the recipient of any data and is responsible for setting any acknowledgment bits.

A message is conveyed in a single frame that consists of a start bit followed by a header block and optionally an opcode and a variable number of operand blocks.



All these blocks are made of a 8-bit payload - most significant bit is transmitted first - followed by an end of message (EOM) bit and an acknowledge (ACK) bit.

The EOM bit is set in the last block of a message and kept reset in all others. In case a message contains additional blocks after an EOM is indicated, those additional blocks must be ignored. The EOM bit may be set in the header block to 'ping' other devices, to make sure they are active.

The acknowledge bit is always set to high impedance by the initiator so that it can be driven low either by the follower that has read its own address in the header, or by the follower that needs to reject a broadcast message.

The header consists of the source logical address field, and the destination logical address field. Note that the special address 0xF is used for broadcast messages.

Figure 284. Message structure





Figure 285. Blocks



30.3.4 Bit timing

The format of the start bit is unique and identifies the start of a message. It must be validated by its low duration and its total duration.

All remaining data bits in the message, after the start bit, have consistent timing. The high-to-low transition at the end of the data bit is the start of the next data bit except for the final bit where the CEC line remains high.





Figure 286. Bit timings

30.4 Arbitration

All devices transmitting - or retransmitting - a message onto the CEC line must ensure that it has been inactive for a number of bit periods. This signal-free time is defined as the time starting from the final bit of the previous frame and depends on the initiating device and the current status as shown in the figure below.

Figure 287. Signal free time



Since only one initiator is allowed at any one time, an arbitration mechanism is provided to avoid conflict when more than one initiator begins transmitting at the same time.

CEC line arbitration starts with the leading edge of the start bit and continues until the end of the initiator address bits within the header block. During this period, the initiator must monitor the CEC line, if whilst driving the line to high impedance it reads it back to 0. Assuming then it has lost arbitration, it stops transmitting and becomes a follower.

Figure 288. Arbitration phase





Figure 289 shows an example for a SFT of three nominal bit periods.

Figure 289. SFT of three nominal bit periods



A configurable time window is counted before starting the transmission.

In the SFT = 0 configuration, HDMI-CEC performs automatic SFT calculation ensuring compliance with the HDMI-CEC standard:

- 2.5 data bit periods if the CEC is the last bus initiator with unsuccessful transmission
- 4 data bit periods if the CEC is the new bus initiator
- 6 data bit periods if the CEC is the last bus initiator with successful transmission

This is done to guarantee the maximum priority to a failed transmission and the lowest one to the last initiator that completed successfully its transmission.

Otherwise there is the possibility to configure the SFT bits to count a fixed timing value. Possible values are 0.5, 1.5, 2.5, 3.5, 4.5, 5.5, 6.5 data bit periods.

30.4.1 SFT option bit

In case of SFTOPT = 0 configuration, SFT starts being counted when the start-of-transmission command is set by software (TXSOM = 1).

In case of SFTOPT = 1, SFT starts automatically being counted by the HDMI-CEC device when a bus-idle or line error condition is detected. If the SFT timer is completed at the time TXSOM command is set then transmission starts immediately without latency. If the SFT timer is still running instead, the system waits until the timer elapses before transmission can start.



RM0313 Rev 7 847/913

In case of SFTOPT = 1 a bus-event condition starting the SFT timer is detected in the following cases:

- In case of a regular end of transmission/reception, when TXEND/RXEND bits are set at the minimum nominal data bit duration of the last bit in the message (ACK bit).
- In case of a transmission error detection, SFT timer starts when the TXERR transmission error is detected (TXERR = 1).
- In case of a missing acknowledge from the CEC follower, the SFT timer starts when the TXACKE bit is set, that is at the nominal sampling time of the ACK bit.
- In case of a transmission underrun error, the SFT timer starts when the TXUDR bit is set at the end of the ACK bit.
- In case of a receive error detection implying reception abort, the SFT timer starts at the same time the error is detected. If an error bit is generated, then SFT starts being counted at the end of the error bit.
- In case of a wrong start bit or of any uncodified low impedance bus state from idle, the SFT timer is restarted as soon as the bus comes back to hi-impedance idleness.

30.5 Error handling

30.5.1 Bit error

If a data bit - excluding the start bit - is considered invalid, the follower is expected to notify such error by generating a low bit period on the CEC line of 1.4 to 1.6 times the nominal data bit period (3.6 ms nominally).

ERROR BIT

high impedance low impedance

MS31010V1

Figure 290. Error bit timing

30.5.2 Message error

A message is considered lost and therefore may be retransmitted under the following conditions:

- a message is not acknowledged in a directly addressed message
- a message is negatively acknowledged in a broadcast message
- a low impedance is detected on the CEC line while it is not expected (line error)

Three kinds of error flag can be detected when the CEC interface is receiving a data bit:

30.5.3 Bit rising error (BRE)

BRE (bit rising error) is set when a bit rising edge is detected outside the windows where it is expected (see *Figure 291*). BRE flag also generates a CEC interrupt if the BREIE = 1.

In the case of a BRE detection, the message reception can be stopped according to the BRESTP bit value and an error bit can be generated if BREGEN bit is set.

When BRE is detected in a broadcast message with BRESTP = 1 an error bit is generated even if BREGEN = 0 to enforce initiator's retry of the failed transmission. Error bit generation can be disabled by configuring BREGEN = 0, BRDNOGEN = 1.

30.5.4 Short bit period error (SBPE)

SBPE is set when a bit falling edge is detected earlier than expected (see Figure 291). SBPE flag also generates a CEC interrupt if the SBPEIE = 1.

An error bit is always generated on the line in case of a SBPE error detection. An error bit is not generated upon SBPE detection only when Listen mode is set (LSTN = 1) and the following conditions are met:

- A directly addressed message is received containing SBPE
- A broadcast message is received containing SBPE AND BRDNOGEN = 1


30.5.5 Long bit period error (LBPE)

LBPE is set when a bit falling edge is not detected in a valid window (see Figure 291). LBPE flag also generates a CEC interrupt if the LBPEIE = 1.

LBPE always stops the reception, an error bit is generated on the line when LBPEGEN bit is set.

When LBPE is detected in a broadcast message an error bit is generated even if LBPEGEN = 0 to enforce initiator's retry of the failed transmission. Error bit generation can be disabled by configuring LBPEGEN = 0, BRDNOGEN = 1.

The BREGEN = 1, BRESTP = 0 configuration must be avoided.



Note:

Figure 291. Error handling

Time **RXTOL Description** ms T_s 0 Bit start event. Х 1 0.3 The earliest time for a low - high transition when T_1 indicating a logical 1. 0 0.4 The nominal time for a low - high transition when T_{n1} Х 0.6 indicating a logical 1. 0 8.0 The latest time for a low - high transition when T_2 indicating a logical 1. 1 0.9 Tns Х 1.05 Nominal sampling time. 1 1.2 The earliest time a device is permitted return to a high T_3 impedance state (logical 0). 0 1.3 The nominal time a device is permitted return to a 1.5 T_{n0} Х high impedance state (logical 0). 0 1.7 The latest time a device is permitted return to a high T_4 impedance state (logical 0). 1 1.8 1.85 1 The earliest time for the start of a following bit. T_5 0 2.05 2.4 The nominal data bit period. T_{nf} Х 0 2.75 The latest time for the start of a following bit. T_6

Table 120. Error handling timing parameters

30.5.6 Transmission error detection (TXERR)

1

The CEC initiator sets the TXERR flag if detecting low impedance on the CEC line when it is transmitting high impedance and is not expecting a follower asserted bit. TXERR flag also generates a CEC interrupt if the TXERRIE = 1.

TXERR assertion stops the message transmission. Application is in charge to retry the failed transmission up to five times.

2.95

TXERR checks are performed differently depending on the different states of the CEC line and on the RX tolerance configuration.



Legend: TXERR Checking Window Tolerance margins CEC initiator bit-timing Tx acknowledge ← Tx arbitration bit-1 ← → Tx data bit-1 ← T_1 T_{n1} T_2 T₃ T₅ T_{nf} T₆ T_{ns} T_{n0} Tx arbitration bit-0 ← Tx data bit-0 ← MS31012V1

Figure 292. TXERR detection

Table 121. TXERR timing parameters

Time	RXTOL	ms	Description
Ts	х	0	Bit start event.
т	1	0.3	The earliest time for a low - high transition when
T ₁	0	0.4	indicating a logical 1.
T _{n1}	x	0.6	The nominal time for a low - high transition when indicating a logical 1.
T ₂	0	0.8	The latest time for a low - high transition when
12	1	0.9	indicating a logical 1.
T _{ns}	x	1.05	Nominal sampling time.
T ₃	1	1.2	The earliest time a device is permitted return to a
13	0	1.3	high impedance state (logical 0).
T _{n0}	x	1.5	The nominal time a device is permitted return to a high impedance state (logical 0).
T ₄	0	1.7	The latest time a device is permitted return to a high
14	1	1.8	impedance state (logical 0).
т	1	1.85	The earliest time for the start of a following bit
T ₅	0	2.05	The earliest time for the start of a following bit.
T _{nf}	х	2.4	The nominal data bit period.

Table 121. TXERR timing parameters (continued)

Time	RXTOL	ms	Description
т	0	2.75	The latest time for the start of a following bit.
16	1	2.95	The latest time for the start of a following bit.

30.6 HDMI-CEC interrupts

An interrupt can be produced:

- during reception if a receive block transfer is finished or if a receive error occurs.
- during transmission if a transmit block transfer is finished or if a transmit error occurs.

Table 122. HDMI-CEC interrupts

Interrupt event	Event flag	Enable control bit
Rx-byte received	RXBR	RXBRIE
End of reception	RXEND	RXENDIE
Rx-overrun	RXOVR	RXOVRIE
Rxbit rising error	BRE	BREIE
Rx-short bit period error	SBPE	SBPEIE
Rx-long bit period error	LBPE	LBPEIE
Rx-missing acknowledge error	RXACKE	RXACKEIE
Arbitration lost	ARBLST	ARBLSTIE
Tx-byte request	TXBR	TXBRIE
End of transmission	TXEND	TXENDIE
Tx-buffer underrun	TXUDR	TXUDRIE
Tx-error	TXERR	TXERRIE
Tx-missing acknowledge error	TXACKE	TXACKEIE

30.7 HDMI-CEC registers

Refer to Section 1.2 for a list of abbreviations used in register descriptions. The registers have to be accessed by words (32 bits).

30.7.1 CEC control register (CEC_CR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TXEO M	TXSO M	CECEN												
													rs	rs	rw

Bits 31:3 Reserved, must be kept at reset value.

Bit 2 TXEOM: Tx end of message

The TXEOM bit is set by software to command transmission of the last byte of a CEC message. TXEOM is cleared by hardware at the same time and under the same conditions as for TXSOM.

0: TXDR data byte is transmitted with EOM = 0.

1: TXDR data byte is transmitted with EOM = 1.

Note: TXEOM must be set when CECEN = 1.

TXEOM must be set before writing transmission data to TXDR.

If TXEOM is set when TXSOM = 0, transmitted message consists of 1 byte (HEADER) only (PING message).

Bit 1 TXSOM: Tx start of message

TXSOM is set by software to command transmission of the first byte of a CEC message. If the CEC message consists of only one byte, TXEOM must be set before of TXSOM.

Start-bit is effectively started on the CEC line after SFT is counted. If TXSOM is set while a message reception is ongoing, transmission starts after the end of reception.

TXSOM is cleared by hardware after the last byte of the message is sent with a positive acknowledge (TXEND = 1), in case of transmission underrun (TXUDR = 1), negative acknowledge (TXACKE = 1), and transmission error (TXERR = 1). It is also cleared by CECEN = 0. It is not cleared and transmission is automatically retried in case of arbitration lost (ARBLST = 1).

TXSOM can be also used as a status bit informing application whether any transmission request is pending or under execution. The application can abort a transmission request at any time by clearing the CECEN bit.

0: No CEC transmission is on-going.

1: CEC transmission command

Note: TXSOM must be set when CECEN = 1.

TXSOM must be set when transmission data is available into TXDR.

HEADER first four bits containing own peripheral address are taken from TXDR[7:4], not from CEC_CFGR.OAR that is used only for reception.



RM0313 Rev 7 853/913

Bit 0 CECEN: CEC enable

The CECEN bit is set and cleared by software. CECEN = 1 starts message reception and enables the TXSOM control. CECEN = 0 disables the CEC peripheral, clears all bits of CEC_CR register and aborts any on-going reception or transmission.

0: CEC peripheral is off.

1: CEC peripheral is on.

30.7.2 CEC configuration register (CEC_CFGR)

This register is used to configure the HDMI-CEC controller.

Address offset: 0x04

Reset value: 0x0000 0000

Caution: It is mandatory to write CEC_CFGR only when CECEN = 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LSTN							(DAR[14:0]						
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SFTOP	BRDN OGEN	LBPEG EN	BREGE N	BREST P	RXTOL		SFT[2:0]							
							rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31 LSTN: Listen mode

LSTN bit is set and cleared by software.

- 0: CEC peripheral receives only message addressed to its own address (OAR). Messages addressed to different destination are ignored. Broadcast messages are always received.
- 1: CEC peripheral receives messages addressed to its own address (OAR) with positive acknowledge. Messages addressed to different destination are received, but without interfering with the CEC bus: no acknowledge sent.

Bits 30:16 OAR[14:0]: Own addresses configuration

The OAR bits are set by software to select which destination logical addresses has to be considered in receive mode. Each bit, when set, enables the CEC logical address identified by the given bit position.

At the end of HEADER reception, the received destination address is compared with the enabled addresses. In case of matching address, the incoming message is acknowledged and received. In case of non-matching address, the incoming message is received only in listen mode (LSTN = 1), but without acknowledge sent. Broadcast messages are always received.

Example:

OAR = 0b000 0000 0010 0001 means that CEC acknowledges addresses 0x0 and 0x5. Consequently, each message directed to one of these addresses is received.

Bits 15:9 Reserved, must be kept at reset value.

Bit 8 SFTOP: SFT option bit

The SFTOPT bit is set and cleared by software.

0: SFT timer starts when TXSOM is set by software.

1: SFT timer starts automatically at the end of message transmission/reception.

Bit 7 BRDNOGEN: Avoid error-bit generation in broadcast

The BRDNOGEN bit is set and cleared by software.

0: BRE detection with BRESTP = 1 and BREGEN = 0 on a broadcast message generates an error-bit on the CEC line. LBPE detection with LBPEGEN = 0 on a broadcast message generates an error-bit on the CEC line.

1: Error-bit is not generated in the same condition as above. An error-bit is not generated even in case of an SBPE detection in a broadcast message if listen mode is set.

Bit 6 LBPEGEN: Generate error-bit on long bit period error

The LBPEGEN bit is set and cleared by software.

0: LBPE detection does not generate an error-bit on the CEC line.

1: LBPE detection generates an error-bit on the CEC line.

Note: If BRDNOGEN = 0, an error-bit is generated upon LBPE detection in broadcast even if LBPEGEN = 0.

Bit 5 BREGEN: Generate error-bit on bit rising error

The BREGEN bit is set and cleared by software.

0: BRE detection does not generate an error-bit on the CEC line.

1: BRE detection generates an error-bit on the CEC line (if BRESTP is set).

Note: If BRDNOGEN = 0, an error-bit is generated upon BRE detection with BRESTP = 1 in broadcast even if BREGEN = 0.

Bit 4 BRESTP: Rx-stop on bit rising error

The BRESTP bit is set and cleared by software.

0: BRE detection does not stop reception of the CEC message. Data bit is sampled at 1.05 ms.

1: BRE detection stops message reception.

Bit 3 RXTOL: Rx-tolerance

The RXTOL bit is set and cleared by software.

0: Standard tolerance margin:

- Start-bit, +/- 200 μs rise, +/- 200 μs fall
- Data-bit: +/- 200 µs rise. +/- 350 µs fall

1: Extended tolerance

- Start-bit: +/- 400 μs rise, +/- 400 μs fall
- Data-bit: +/-300 μs rise, +/- 500 μs fall

Bits 2:0 SFT[2:0]: Signal free time

SFT bits are set by software. In the SFT = 0x0 configuration, the number of nominal data bit periods waited before transmission is ruled by hardware according to the transmission history. In all the other configurations the SFT number is determined by software.

0x0

- 2.5 data-bit periods if CEC is the last bus initiator with unsuccessful transmission (ARBLST = 1, TXERR = 1, TXUDR = 1 or TXACKE = 1)
- 4 data-bit periods if CEC is the new bus initiator
- 6 data-bit periods if CEC is the last bus initiator with successful transmission (TXEOM = 1)

0x1: 0.5 nominal data bit periods

0x2: 1.5 nominal data bit periods

0x3: 2.5 nominal data bit periods

0x4: 3.5 nominal data bit periods

0x5: 4.5 nominal data bit periods

0x6: 5.5 nominal data bit periods

0x7: 6.5 nominal data bit periods



RM0313 Rev 7 855/913

30.7.3 CEC Tx data register (CEC_TXDR)

Address offset: 0x8

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				TXD	[7:0]										

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 TXD[7:0]: Tx data

TXD is a write-only register containing the data byte to be transmitted.

30.7.4 CEC Rx data register (CEC_RXDR)

Address offset: 0xC

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				RXE	7:0]										
								r	r	r	r	r	r	r	r

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:0 RXD[7:0]: Rx data

RXD is read-only and contains the last data byte that has been received from the CEC line.

30.7.5 CEC interrupt and status register (CEC_ISR)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	TXACK E	TXERR	TXUDR	TXEND	TXBR	ARBLS T	RXACK E	LBPE	SBPE	BRE	RXOV R	RXEND	RXBR
			rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:13 Reserved, must be kept at reset value.



Bit 12 TXACKE: Tx-missing acknowledge error

In transmission mode, TXACKE is set by hardware to inform application that no acknowledge was received. In case of broadcast transmission, TXACKE informs application that a negative acknowledge was received. TXACKE aborts message transmission and clears TXSOM and TXEOM controls.

TXACKE is cleared by software write at 1.

Bit 11 TXERR: Tx-error

In transmission mode, TXERR is set by hardware if the CEC initiator detects low impedance on the CEC line while it is released. TXERR aborts message transmission and clears TXSOM and TXEOM controls.

TXERR is cleared by software write at 1.

Bit 10 TXUDR: Tx-buffer underrun

In transmission mode, TXUDR is set by hardware if application was not in time to load TXDR before of next byte transmission. TXUDR aborts message transmission and clears TXSOM and TXEOM control bits.

TXUDR is cleared by software write at 1

Bit 9 TXEND: End of transmission

TXEND is set by hardware to inform application that the last byte of the CEC message has been successfully transmitted. TXEND clears the TXSOM and TXEOM control bits.

TXEND is cleared by software write at 1.

Bit 8 TXBR: Tx-byte request

TXBR is set by hardware to inform application that the next transmission data has to be written to TXDR. TXBR is set when the 4th bit of currently transmitted byte is sent. Application must write the next byte to TXDR within six nominal data-bit periods before transmission underrun error occurs (TXUDR).

TXBR is cleared by software write at 1.

Bit 7 ARBLST: Arbitration lost

ARBLST is set by hardware to inform application that CEC device is switching to reception due to arbitration lost event following the TXSOM command. ARBLST can be due either to a contending CEC device starting earlier or starting at the same time but with higher HEADER priority. After ARBLST assertion TXSOM bit keeps pending for next transmission attempt.

ARBLST is cleared by software write at 1.

Bit 6 RXACKE: Rx-missing acknowledge

In receive mode, RXACKE is set by hardware to inform application that no acknowledge was seen on the CEC line. RXACKE applies only for broadcast messages and in listen mode also for not directly addressed messages (destination address not enabled in OAR). RXACKE aborts message reception.

RXACKE is cleared by software write at 1.

Bit 5 LBPE: Rx-long bit period error

LBPE is set by hardware in case a data-bit waveform is detected with long bit period error. LBPE is set at the end of the maximum bit-extension tolerance allowed by RXTOL, in case falling edge is still longing. LBPE always stops reception of the CEC message. LBPE generates an error-bit on the CEC line if LBPEGEN = 1. In case of broadcast, error-bit is generated even in case of LBPEGEN = 0.

LBPE is cleared by software write at 1.

Bit 4 SBPE: Rx-short bit period error

SBPE is set by hardware in case a data-bit waveform is detected with short bit period error. SBPE is set at the time the anticipated falling edge occurs. SBPE generates an error-bit on the CEC line. SBPE is cleared by software write at 1.



RM0313 Rev 7 857/913

Bit 3 BRE: Rx-bit rising error

BRE is set by hardware in case a data-bit waveform is detected with bit rising error. BRE is set either at the time the misplaced rising edge occurs, or at the end of the maximum BRE tolerance allowed by RXTOL, in case rising edge is still longing. BRE stops message reception if BRESTP = 1. BRE generates an error-bit on the CEC line if BREGEN = 1.

BRE is cleared by software write at 1.

Bit 2 RXOVR: Rx-overrun

RXOVR is set by hardware if RXBR is not yet cleared at the time a new byte is received on the CEC line and stored into RXD. RXOVR assertion stops message reception so that no acknowledge is sent. In case of broadcast, a negative acknowledge is sent.

RXOVR is cleared by software write at 1.

Bit 1 RXEND: End of reception

RXEND is set by hardware to inform application that the last byte of a CEC message is received from the CEC line and stored into the RXD buffer. RXEND is set at the same time of RXBR. RXEND is cleared by software write at 1.

Bit 0 RXBR: Rx-byte received

The RXBR bit is set by hardware to inform application that a new byte has been received from the CEC line and stored into the RXD buffer.

RXBR is cleared by software write at 1.

30.7.6 CEC interrupt enable register (CEC IER)

Address offset: 0x14

Reset value: 0x0000 0000

Caution: It is mandatory to write CEC IER only when CECEN = 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	TXACK IE	TXERR IE	TXUDR IE	TXEND IE	TXBRI E	ARBLS TIE	RXACK IE	LBPEIE	SBPEI E	BREIE	RXOV RIE	RXEND IE	RXBRI E
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:13 Reserved, must be kept at reset value.

Bit 12 TXACKIE: Tx-missing acknowledge error interrupt enable

The TXACKEIE bit is set and cleared by software.

0: TXACKE interrupt disabled

1: TXACKE interrupt enabled

Bit 11 **TXERRIE**: Tx-error interrupt enable

The TXERRIE bit is set and cleared by software.

0: TXERR interrupt disabled

1: TXERR interrupt enabled

Bit 10 TXUDRIE: Tx-underrun interrupt enable

The TXUDRIE bit is set and cleared by software.

0: TXUDR interrupt disabled

1: TXUDR interrupt enabled



Bit 9 **TXENDIE**: Tx-end of message interrupt enable

The TXENDIE bit is set and cleared by software.

0: TXEND interrupt disabled

1: TXEND interrupt enabled

Bit 8 TXBRIE: Tx-byte request interrupt enable

The TXBRIE bit is set and cleared by software.

0: TXBR interrupt disabled

1: TXBR interrupt enabled

Bit 7 ARBLSTIE: Arbitration lost interrupt enable

The ARBLSTIE bit is set and cleared by software.

0: ARBLST interrupt disabled

1: ARBLST interrupt enabled

Bit 6 RXACKIE: Rx-missing acknowledge error interrupt enable

The RXACKIE bit is set and cleared by software.

0: RXACKE interrupt disabled

1: RXACKE interrupt enabled

Bit 5 LBPEIE: Long bit period error interrupt enable

The LBPEIE bit is set and cleared by software.

0: LBPE interrupt disabled

1: LBPE interrupt enabled

Bit 4 SBPEIE: Short bit period error interrupt enable

The SBPEIE bit is set and cleared by software.

0: SBPE interrupt disabled

1: SBPE interrupt enabled

Bit 3 BREIE: Bit rising error interrupt enable

The BREIE bit is set and cleared by software.

0: BRE interrupt disabled

1: BRE interrupt enabled

Bit 2 RXOVRIE: Rx-buffer overrun interrupt enable

The RXOVRIE bit is set and cleared by software.

0: RXOVR interrupt disabled

1: RXOVR interrupt enabled

Bit 1 RXENDIE: End of reception interrupt enable

The RXENDIE bit is set and cleared by software.

0: RXEND interrupt disabled

1: RXEND interrupt enabled

Bit 0 RXBRIE: Rx-byte received interrupt enable

The RXBRIE bit is set and cleared by software.

0: RXBR interrupt disabled

1: RXBR interrupt enabled



30.7.7 HDMI-CEC register map

Table 123. HDMI-CEC register map and reset values

		1		1		1	1	1				_	3	_	_		÷		т —	1			1		1		_	_	_		_		$\overline{}$
Offset	Register name	31	30	29	28	27	5 6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	3	7		0
0x00	CEC_CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXEOM	TXSOM	CECEN
	Reset value																														0	0	0
0x04	CEC_CFGR	LSTN							OA	R[1	4:0]	•	•	•	•	•		Res.	Res.	Res.	Res.	Res.	Res.	Res.	SFTOPT	BRDNOGEN	LBPEGEN	BREGEN	BRESTP	RXTOL	SF	T[2	:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								0	0	0	0	0	0	0	0	0
0x08	CEC_TXDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXD[7:0]							
	Reset value																									0	0	0	0	0	0	0	0
0x0C	CEC_RXDR	Res.	Res.	Res.	Res.	Res.	Res.								[7:0	7:0]																	
	Reset value																									0	0	0	0	0	0	0	0
0x10	CEC_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXACKE	TXERR	TXUDR	TXEND	TXBR	ARBLST	RXACKE	LBPE	SBPE	BRE	RXOVR	RXEND	RXBR
	Reset value																				0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	CEC_IER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXACKIE	TXERRIE	TXUDRIE	TXENDIE	TXBRIE	ARBLSTIE	RXACKIE	LBPEIE	SBPEIE	BREIE	RXOVRIE	RXENDIE	RXBRIE
	Reset value																				0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 for the register boundary addresses.

31 Debug support (DBG)

This section applies to the whole STM32F37xxx family, unless otherwise specified.

31.1 Overview

The STM32F37xxx built around a Cortex[®]-M4 with FPU core, which contains hardware extensions for advanced debugging features. The debug extensions allow the core to be stopped either on a given instruction fetch (breakpoint) or data access (watchpoint). When stopped, the core's internal state and the system's external state may be examined. Once examination is complete, the core and the system may be restored and program execution resumed.

The debug features are used by the debugger host when connecting to and debugging the STM32F37xxx MCUs.

Two interfaces for debug are available:

- Serial wire
- JTAG debug port




Figure 293. Block diagram of STM32F37xxx MCU and Cortex[®]-M4 with FPU-level debug support

1. The debug features embedded in the Cortex®-M4 with FPU core are a subset of the Arm® CoreSight™

577

RM0313 Rev 7 861/913

Debug support (DBG) RM0313

Design Kit.

The Arm Cortex[®]-M4 with FPU core provides integrated on-chip debug support. It is comprised of:

- SWJ-DP: Serial wire / JTAG debug port
- AHP-AP: AHB access port
- ITM: Instrumentation trace macrocell
- FPB: Flash patch breakpoint
- DWT: Data watchpoint trigger
- TPUI: Trace port unit interface (available on larger packages, where the corresponding pins are mapped)
- ETM: Embedded Trace Macrocell (available on larger packages, where the corresponding pins are mapped)

It also includes debug features dedicated to the STM32F37xxx:

- Flexible debug pinout assignment
- MCU debug box (support for low-power modes, control over peripheral clocks, etc.)

Note:

For further information on debug functionality supported by the Arm Cortex[®]-M4 with FPU core, refer to the Cortex[®]-M4 with FPU Technical Reference Manual and to the CoreSight™ Design Kit-r1p0 TRM (see Section 31.2: Reference Arm documentation).

31.2 Reference Arm documentation

- Cortex®-M4 with FPU Technical Reference Manual (TRM)
 It is available from http://infocenter.arm.com/
- Arm Debug Interface V5
- Arm® CoreSight™ Design Kit revision r1p1 Technical Reference Manual

31.3 SWJ debug port (serial wire and JTAG)

The STM32F37xxx core integrates the Serial Wire / JTAG Debug Port (SWJ-DP). It is an Arm standard CoreSight™ debug port that combines a JTAG-DP (5-pin) interface and a SW-DP (2-pin) interface.

- The JTAG Debug Port (JTAG-DP) provides a 5-pin standard JTAG interface to the AHP-AP port.
- The Serial Wire Debug Port (SW-DP) provides a 2-pin (clock + data) interface to the AHP-AP port.

In the SWJ-DP, the two JTAG pins of the SW-DP are multiplexed with some of the five JTAG pins of the JTAG-DP.




Figure 294. SWJ debug port

Figure 294 shows that the asynchronous TRACE output (TRACESWO) is multiplexed with TDO. This means that the asynchronous trace can only be used with SW-DP, not JTAG-DP.

31.3.1 Mechanism to select the JTAG-DP or the SW-DP

By default, the JTAG-Debug Port is active.

If the debugger host wants to switch to the SW-DP, it must provide a dedicated JTAG sequence on TMS/TCK (respectively mapped to SWDIO and SWCLK) which disables the JTAG-DP and enables the SW-DP. This way it is possible to activate the SWDP using only the SWCLK and SWDIO pins.

This sequence is:

- 1. Send more than 50 TCK cycles with TMS (SWDIO) =1
- 2. Send the 16-bit sequence on TMS (SWDIO) = 0111100111100111 (MSB transmitted first)
- 3. Send more than 50 TCK cycles with TMS (SWDIO) =1

31.4 Pinout and debug port pins

The STM32F37xxx MCUs are available in various packages with different numbers of available pins. As a result, some functionality (ETM) related to pin availability may differ between packages.

31.4.1 SWJ debug port pins

Five pins are used as outputs from the STM32F37xxx for the SWJ-DP as *alternate functions* of general-purpose I/Os. These pins are available on all packages.

SWJ-DP pin name		JTAG debug port		Pin assign			
SW3-DF pill flame	Туре	Description	Туре	Debug assignment	ment		
JTMS/SWDIO	I	JTAG Test Mode Selection	Ю	Serial Wire Data Input/Output	PA13		
JTCK/SWCLK	I	JTAG Test Clock	I	Serial Wire Clock	PA14		
JTDI	I	JTAG Test Data Input	-	-	PA15		
JTDO/TRACESWO	0	JTAG Test Data Output	-	TRACESWO if asynchronous trace is enabled	PB3		
NJTRST	I	JTAG Test nReset	-	-	PB4		

Table 124. SWJ debug port pins

31.4.2 Flexible SWJ-DP pin assignment

After RESET (SYSRESETn or PORESETn), all five pins used for the SWJ-DP are assigned as dedicated pins immediately usable by the debugger host (note that the trace outputs are not assigned except if explicitly programmed by the debugger host).

However, the STM32F37xxx MCU offers the possibility of disabling some or all of the SWJ-DP ports and so, of releasing (in gray in the table below) the associated pins for general-purpose I/O (GPIO) usage. For more details on how to disable SWJ-DP port pins, please refer to Section 8.3.2: I/O pin alternate function multiplexer and mapping.

	SWJ I/O pin assigned											
Available debug ports	PA13 / JTMS/ SWDIO	PA14 / JTCK/ SWCLK	PA15 / JTDI	PB3 / JTDO	PB4/ NJTRST							
Full SWJ (JTAG-DP + SW-DP) - Reset State	Х	Х	Χ	Χ	Х							
Full SWJ (JTAG-DP + SW-DP) but without NJTRST	Х	Х	Х	Х								
JTAG-DP Disabled and SW-DP Enabled	Х	Х			•							
JTAG-DP Disabled and SW-DP Disabled			Rele	ased								

Table 125. Flexible SWJ-DP pin assignment

31.4.3 Internal pull-up and pull-down on JTAG pins

It is necessary to ensure that the JTAG input pins are not floating since they are directly connected to flip-flops to control the debug mode features. Special care must be taken with the SWCLK/TCK pin, which is directly connected to the clock of some of these flip-flops.



To avoid any uncontrolled I/O levels, the device embeds internal pull-ups and pull-downs on the JTAG input pins:

NJTRST: Internal pull-upJTDI: Internal pull-up

JTMS/SWDIO: Internal pull-upTCK/SWCLK: Internal pull-down

Once a JTAG I/O is released by the user software, the GPIO controller takes control again. The reset states of the GPIO control registers put the I/Os in the equivalent state:

NJTRST: Input pull-up

• JTDI: Input pull-up

JTMS/SWDIO: Input pull-upJTCK/SWCLK: Input pull-down

JTDO: Input floating

The software can then use these I/Os as standard GPIOs.

Note:

The JTAG IEEE standard recommends adding pull-ups on TDI, TMS, and nTRST but there is no special recommendation for TCK. However, for JTCK, the device needs an integrated pull-down.

Having embedded pull-ups and pull-downs removes the need to add external resistors.

31.4.4 Using serial wire and releasing the unused debug pins as GPIOs

To use the serial wire DP to release some GPIOs, the user software must change the GPIO (PA15, PB3 and PB4) configuration mode in the GPIO_MODER register. This releases PA15, PB3, and PB4 which now become available as GPIOs.

When debugging, the host performs the following actions:

- Under system reset, all SWJ pins are assigned (JTAG-DP + SW-DP).
- Under system reset, the debugger host sends the JTAG sequence to switch from the JTAG-DP to the SW-DP.
- Still under system reset, the debugger sets a breakpoint on vector reset.
- The system reset is released and the Core halts.
- All the debug communications from this point are done using the SW-DP. The other JTAG pins can then be reassigned as GPIOs by the user software.

Note: For user software designs, note that:

To release the debug pins, remember that they will be first configured either in input-pull-up (nTRST, TMS, TDI) or pull-down (TCK) or output tri-state (TDO) for a certain duration after reset until the instant when the user software releases the pins.

When debug pins (JTAG or SW or TRACE) are mapped, changing the corresponding I/O pin configuration in the IOPORT controller has no effect.

31.5 STM32F37xxx JTAG TAP connection

The STM32F37xxx MCUs integrate two serially connected JTAG TAPs, the boundary scan TAP (IR is 5-bit wide) and the Cortex[®]-M4 with FPU TAP (IR is 4-bit wide).

To access the TAP of the Cortex®-M4 with FPU for debug purposes:

- 1. First, it is necessary to shift the BYPASS instruction of the boundary scan TAP.
- 2. Then, for each IR shift, the scan chain contains 9 bits (=5+4) and the unused TAP instruction must be shifted in using the BYPASS instruction.
- 3. For each data shift, the unused TAP, which is in BYPASS mode, adds 1 extra data bit in the data scan chain.

Note: Important: Once Serial-Wire is selected using the dedicated Arm JTAG sequence, the boundary scan TAP is automatically disabled (JTMS forced high).






Figure 295. JTAG TAP connections

31.6 ID codes and locking mechanism

There are several ID codes inside the STM32F37xxx MCUs. STMicroelectronics strongly recommends tool designers to lock their debuggers using the MCU DEVICE ID code located in the external PPB memory map at address 0xE0042000.

31.6.1 MCU device ID code

The STM32F37xxx MCUs integrate an MCU ID code. This ID identifies the STMicroelectronics MCU part-number and the die revision. It is part of the DBG_MCU component and is mapped on the external PPB bus (see *Section 31.16 on page 880*). This code is accessible using the JTAG debug port (4 to 5 pins) or the SW debug port (two pins) or by the user software. It is even accessible while the MCU is under system reset.

Only the DEV ID(11:0) should be used for identification by the debugger/programmer tools.

DBGMCU_IDCODE

Address: 0xE004 2000

Only 32-bits access is supported. Read-only

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	REV_ID														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		DEV_ID										
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

This code is read as 0xE004 2000 for Revision 1.0

Bits 31:16 REV_ID[15:0] Revision identifier

This field indicates the revision of the device.

0x1000: Revision A 0x2000 for revision B

...

Bits 15:12 Reserved, must be kept at reset value.

Bits 11:0 DEV_ID[11:0]: Device identifier

This field indicates the device and its revision.

The device ID is 0x432.

31.6.2 Boundary scan TAP

JTAG ID code

The TAP of the STM32F37xxx BSC (boundary scan) integrates a JTAG ID code equal to 0x06432041 0x4BA00477.

31.6.3 Cortex®-M4 with FPU TAP

The TAP of the Arm Cortex[®]-M4 with FPU integrates a JTAG ID code. This ID code is the Arm default one and has not been modified. This code is only accessible by the JTAG Debug Port.

This code is **0x4BA00477** (corresponds to Cortex[®]-M4 with FPU, see Section 31.2: Reference Arm documentation).

31.6.4 Cortex®-M4 with FPU JEDEC-106 ID code

The Arm Cortex[®]-M4 with FPU integrates a JEDEC-106 ID code. It is located in the 4KB ROM table mapped on the internal PPB bus at address 0xE00FF000_0xE00FFFF.

This code is accessible by the JTAG Debug Port (4 to 5 pins) or by the SW Debug Port (two pins) or by the user software.

31.7 JTAG debug port

A standard JTAG state machine is implemented with a 4-bit instruction register (IR) and five data registers (for full details, refer to the Cortex[®]-M4 with FPU Technical Reference Manual (TRM), for references, please see Section 31.2: Reference Arm documentation).

Table 126. JTAG debug port data registers


IR(3:0)	Data register	Details
1111	BYPASS [1 bit]	-
1110	IDCODE [32 bits]	ID CODE 0x3BA00477 (Arm Cortex [®] -M4 with FPU ID Code)
1010	DPACC [35 bits]	Debug port access register This initiates a debug port and allows access to a debug port register. When transferring data IN: Bits 34:3 = DATA[31:0] = 32-bit data to transfer for a write request Bits 2:1 = A[3:2] = 2-bit address of a debug port register. Bit 0 = RnW = Read request (1) or write request (0). When transferring data OUT: Bits 34:3 = DATA[31:0] = 32-bit data which is read following a read request Bits 2:0 = ACK[2:0] = 3-bit Acknowledge: 010 = OK/FAULT 001 = WAIT OTHER = reserved Refer to Table 127 for a description of the A(3:2) bits

Table 126. JTAG debug port data registers (continued)

IR(3:0)	Data register Details		
1011	APACC [35 bits]	Access port access register Initiates an access port and allows access to an access port register. - When transferring data IN: Bits 34:3 = DATA[31:0] = 32-bit data to shift in for a write request Bits 2:1 = A[3:2] = 2-bit address (sub-address AP registers). Bit 0 = RnW= Read request (1) or write request (0). - When transferring data OUT: Bits 34:3 = DATA[31:0] = 32-bit data which is read following a read request Bits 2:0 = ACK[2:0] = 3-bit Acknowledge: 010 = OK/FAULT 001 = WAIT OTHER = reserved There are many AP Registers (see AHB-AP) addressed as the combination of: - The shifted value A[3:2] - The current value of the DP SELECT register	
1000	ABORT [35 bits]	Abort register - Bits 31:1 = Reserved - Bit 0 = DAPABORT: write 1 to generate a DAP abort.	

Table 127. 32-bit debug port registers addressed through the shifted value A[3:2]

Address	A(3:2) value	Description
0x0	00	Reserved, must be kept at reset value.
0x4	01	DP CTRL/STAT register. Used to: Request a system or debug power-up Configure the transfer operation for AP accesses Control the pushed compare and pushed verify operations. Read some status flags (overrun, power-up acknowledges)
0x8	10	DP SELECT register: Used to select the current access port and the active 4-words register window. - Bits 31:24: APSEL: select the current AP - Bits 23:8: reserved - Bits 7:4: APBANKSEL: select the active 4-words register window on the current AP - Bits 3:0: reserved
0xC	11	DP RDBUFF register: Used to allow the debugger to get the final result after a sequence of operations (without requesting new JTAG-DP operation)



31.8 SW debug port

31.8.1 SW protocol introduction

This synchronous serial protocol uses two pins:

- SWCLK: clock from host to target
- SWDIO: bidirectional

The protocol allows two banks of registers (DPACC registers and APACC registers) to be read and written to.

Bits are transferred LSB-first on the wire.

For SWDIO bidirectional management, the line must be pulled-up on the board (100 k Ω recommended by Arm).

Each time the direction of SWDIO changes in the protocol, a turnaround time is inserted where the line is not driven by the host nor the target. By default, this turnaround time is one bit time, however this can be adjusted by configuring the SWCLK frequency.

31.8.2 SW protocol sequence

Each sequence consists of three phases:

- 1. Packet request (8 bits) transmitted by the host
- 2. Acknowledge the response (3 bits) transmitted by the target
- 3. Data transfer phase (33 bits) transmitted by the host or the target

Bit	Name	Description
0	Start	Must be "1"
1	APnDP	0: DP Access 1: AP Access
2	RnW	0: Write Request 1: Read Request
4:3	A(3:2)	Address field of the DP or AP registers (refer to <i>Table 127</i>)
5	Parity	Single bit parity of preceding bits
6	Stop	0
7	Park	Not driven by the host. Must be read as "1" by the target because of the pull-up

Table 128. Packet request (8-bits)

Refer to the $\mathsf{Cortex}^{\$}$ -M4 with FPU TRM for a detailed description of DPACC and APACC registers.

The packet request is always followed by the turnaround time (default 1 bit) where neither the host nor target drive the line.

Bit	Name	Description
		001: FAULT
02	ACK	010: WAIT
		100: OK

The ACK Response must be followed by a turnaround time only if it is a READ transaction or if a WAIT or FAULT acknowledge has been received.

Table 130. DATA transfer (33 bits)

Bit	Name	Description
031	WDATA or RDATA	Write or Read data
32	Parity	Single parity of the 32 data bits

The DATA transfer must be followed by a turnaround time only if it is a READ transaction.

31.8.3 SW-DP state machine (reset, idle states, ID code)

The State Machine of the SW-DP has an internal ID code, which identifies the SW-DP. It follows the JEP-106 standard. This ID code is the default Arm one and is set to **0x1BA01477** (corresponding to Cortex[®]-M4 with FPU).

Note: Note that the SW-DP state machine is inactive until the target reads this ID code.

- The SW-DP state machine is in RESET STATE either after power-on reset, or after the DP has switched from JTAG to SWD or after the line is high for more than 50 cycles
- The SW-DP state machine is in IDLE STATE if the line is low for at least two cycles after RESET state.
- After RESET state, it is mandatory to first enter into an IDLE state AND to perform a READ access of the DP-SW ID CODE register. Otherwise, the target will issue a FAULT acknowledge response on another transactions.

Further details of the SW-DP state machine can be found in the *Cortex*[®]-M4 with FPU *TRM* and the *CoreSight*[™] *Design Kit r1p0 TRM*.

31.8.4 DP and AP read/write accesses

- Read accesses to the DP are not posted: the target response can be immediate (if ACK=OK) or can be delayed (if ACK=WAIT).
- Read accesses to the AP are posted. This means that the result of the access is returned on the next transfer. If the next access to be done is NOT an AP access, then the DP-RDBUFF register must be read to obtain the result.
 The READOK flag of the DP-CTRL/STAT register is updated on every AP read access or RDBUFF read request to know if the AP read access was successful.
- The SW-DP implements a write buffer (for both DP or AP writes), that enables it to accept a write operation even when other transactions are still outstanding. If the write

- buffer is full, the target acknowledge response is "WAIT". Except for IDCODE read or CTRL/STAT read or ABORT write, which are accepted even if the write buffer is full.
- Because of the asynchronous clock domains SWCLK and HCLK, two extra SWCLK cycles are needed after a write transaction (after the parity bit) to make the write effective internally. These cycles should be applied while driving the line low (IDLE state)

This is particularly important when writing the CTRL/STAT for a power-up request. If the next transaction (requiring a power-up) occurs immediately, it will fail.

31.8.5 SW-DP registers

Access to these registers are initiated when APnDP=0

Table 131. SW-DP registers

A(3:2)	R/W	CTRLSEL bit of SELECT register	Register	Notes
00	Read	-	IDCODE	The manufacturer code is not set to ST code 0x2BA01477 (identifies the SW-DP)
00	Write	-	ABORT	-
01	Read/Write	0	DP- CTRL/STAT	Purpose is to: - request a system or debug power-up - configure the transfer operation for AP accesses - control the pushed compare and pushed verify operations. - read some status flags (overrun, power-up acknowledges)
01	Read/Write	1	WIRE CONTROL	Purpose is to configure the physical serial port protocol (like the duration of the turnaround time)
10	Read	-	READ RESEND	Enables recovery of the read data from a corrupted debugger transfer, without repeating the original AP transfer.
10	Write	-	SELECT	The purpose is to select the current access port and the active 4-words register window
11	Read/Write	-	READ BUFFER	This read buffer is useful because AP accesses are posted (the result of a read AP request is available on the next AP transaction). This read buffer captures data from the AP, presented as the result of a previous read, without initiating a new transaction

31.8.6 SW-AP registers

Access to these registers are initiated when APnDP=1



There are many AP Registers (see AHB-AP) addressed as the combination of:

- The shifted value A[3:2]
- The current value of the DP SELECT register

31.9 AHB-AP (AHB access port) - valid for both JTAG-DP and SW-DP

Features:

- System access is independent of the processor status.
- Either SW-DP or JTAG-DP accesses AHB-AP.
- The AHB-AP is an AHB master into the Bus Matrix. Consequently, it can access all the data buses (Dcode Bus, System Bus, internal and external PPB bus) but the ICode bus
- Bitband transactions are supported.
- AHB-AP transactions bypass the FPB.

The address of the 32-bits AHP-AP registers are 6-bits wide (up to 64 words or 256 bytes) and consists of:

- d) Bits [7:4] = the bits [7:4] APBANKSEL of the DP SELECT register
- e) Bits [3:2] = the 2 address bits of A(3:2) of the 35-bit packet request for SW-DP.

The AHB-AP of the Cortex[®]-M4 with FPU includes 9 x 32-bits registers:

Table 132. Cortex®-M4 with FPU AHB-AP registers

Address offset	Register name	Notes
0x00	AHB-AP Control and Status Word	Configures and controls transfers through the AHB interface (size, hprot, status on current transfer, address increment type
0x04	AHB-AP Transfer Address	-
0x0C	AHB-AP Data Read/Write	-
0x10	AHB-AP Banked Data 0	Directly maps the 4 aligned data words without rewriting the Transfer Address Register.
0x14	AHB-AP Banked Data 1	
0x18	AHB-AP Banked Data 2	
0x1C	AHB-AP Banked Data 3	
0xF8	AHB-AP Debug ROM Address	Base Address of the debug interface
0xFC	AHB-AP ID Register	-

Refer to the Cortex®-M4 with FPU TRM for further details.

31.10 Core debug

Core debug is accessed through the core debug registers. Debug access to these registers is by means of the *Advanced High-performance Bus* (AHB-AP) port. The processor can access these registers directly over the internal *Private Peripheral Bus* (PPB). It consists of 4 registers:

Register Description The 32-bit Debug Halting Control and Status Register **DHCSR** This provides status information about the state of the processor enable core debug halt and step the processor The 17-bit Debug Core Register Selector Register: **DCRSR** This selects the processor register to transfer data to or from. The 32-bit Debug Core Register Data Register: **DCRDR** This holds data for reading and writing registers to and from the processor selected by the DCRSR (Selector) register. The 32-bit Debug Exception and Monitor Control Register: **DEMCR** This provides Vector Catching and Debug Monitor Control. This register contains a bit named TRCENA which enable the use of a TRACE.

Table 133. Core debug registers

These registers are not reset by a system reset. They are only reset by a power-on reset. Refer to the Cortex[®]-M4 with FPU TRM for further details.

To Halt on reset, it is necessary to:

- enable the bit0 (VC_CORRESET) of the Debug and Exception Monitor Control Register
- enable the bit0 (C_DEBUGEN) of the Debug Halting Control and Status Register.

31.11 Capability of the debugger host to connect under system reset

The STM32F37xxx MCUs' reset system comprises the following reset sources:

- POR (power-on reset) which asserts a RESET at each power-up.
- Internal watchdog reset
- Software reset
- External reset

The Cortex[®]-M4 with FPU differentiates the reset of the debug part (generally PORRESETn) and the other one (SYSRESETn).

This way, it is possible for the debugger to connect under System Reset, programming the Core Debug Registers to halt the core when fetching the reset vector. Then the host can release the system reset and the core will immediately halt without having executed any instructions. In addition, it is possible to program any debug features under System Reset.

Note:

It is highly recommended for the debugger host to connect (set a breakpoint in the reset vector) under system reset.



RM0313 Rev 7 875/913

31.12 FPB (Flash patch breakpoint)

The FPB unit:

- implements hardware breakpoints
- patches code and data from code space to system space. This feature gives the
 possibility to correct software bugs located in the Code Memory Space.

The use of a Software Patch or a Hardware Breakpoint is exclusive.

The FPB consists of:

- 2 literal comparators for matching against literal loads from Code Space and remapping to a corresponding area in the System Space.
- 6 instruction comparators for matching against instruction fetches from Code Space. They can be used either to remap to a corresponding area in the System Space or to generate a Breakpoint Instruction to the core.

31.13 DWT (data watchpoint trigger)

The DWT unit consists of four comparators. They are configurable as:

- a hardware watchpoint or
- a trigger to an ETM or
- a PC sampler or
- a data address sampler

The DWT also provides some means to give some profiling information. For this, some counters are accessible to give the number of:

- Clock cycle
- Folded instructions
- Load store unit (LSU) operations
- Sleep cycles
- CPI (clock per instructions)
- Interrupt overhead

31.14 ITM (instrumentation trace macrocell)

31.14.1 General description

The ITM is an application-driven trace source that supports *printf* style debugging to trace *Operating System* (OS) and application events, and emits diagnostic system information. The ITM emits trace information as packets, which can be generated as:

- **Software trace.** Software can write directly to the ITM stimulus registers to emit packets.
- Hardware trace. The DWT generates these packets, and the ITM emits them.
- **Time stamping.** Timestamps are emitted relative to packets. The ITM contains a 21-bit counter to generate the timestamp. The Cortex[®]-M4 with FPU clock or the bit clock rate of the *Serial Wire Viewer* (SWV) output clocks the counter.



The packets emitted by the ITM are output to the TPIU (Trace Port Interface Unit). The formatter of the TPIU adds some extra packets (refer to TPIU) and then output the complete packets sequence to the debugger host.

The bit TRCEN of the Debug Exception and Monitor Control Register must be enabled before you program or use the ITM.

31.14.2 Time stamp packets, synchronization, and overflow packets

Time stamp packets encode time stamp information, generic control, and synchronization. It uses a 21-bit timestamp counter (with possible prescalers) which is reset at each time stamp packet emission. This counter can be either clocked by the CPU clock or the SWV clock.

A synchronization packet consists of 6 bytes equal to 0x80_00_00_00_00 which is emitted to the TPIU as 00 00 00 00 00 80 (LSB emitted first).

A synchronization packet is a timestamp packet control. It is emitted at each DWT trigger.

For this, the DWT must be configured to trigger the ITM: the bit CYCCNTENA (bit0) of the DWT Control Register must be set. In addition, the bit2 (SYNCENA) of the ITM Trace Control Register must be set.

Note:

If the SYNENA bit is not set, the DWT generates Synchronization triggers to the TPIU, which will send only TPIU synchronization packets and not ITM synchronization packets.

An overflow packet consists is a special timestamp packet which indicates that data has been written but the FIFO was full.

Table 134. Main ITM registers

Address	Register	Details
@E0000FB0	ITM lock access	Write 0xC5ACCE55 to unlock Write Access to the other ITM registers
		Bits 31-24 = Always 0
		Bits 23 = Busy
		Bits 22-16 = 7-bits ATB ID which identifies the source of the trace data.
		Bits 15-10 = Always 0
		Bits 9:8 = TSPrescale = Time Stamp Prescaler
05000500		Bits 7-5 = Reserved
@E0000E80	ITM trace control	Bit 4 = SWOENA = Enable SWV behavior (to clock the timestamp counter by the SWV clock).
		Bit 3 = DWTENA: Enable the DWT Stimulus
		Bit 2 = SYNCENA: this bit must be to 1 to enable the DWT to generate synchronization triggers so that the TPIU can then emit the synchronization packets.
		Bit 1 = TSENA (Timestamp Enable)
		Bit 0 = ITMENA: Global Enable Bit of the ITM



Address	Register	Details
		Bit 3: mask to enable tracing ports31:24
@E0000E40	ITM trace privilege	Bit 2: mask to enable tracing ports23:16
@E0000E40		Bit 1: mask to enable tracing ports15:8
		Bit 0: mask to enable tracing ports7:0
@E0000E00	ITM trace enable	Each bit enables the corresponding Stimulus port to generate trace.
@E0000000- E000007C	Stimulus port registers 0-31	Write the 32-bits data on the selected Stimulus Port (32 available) to be traced out.

Table 134. Main ITM registers (continued)

Example of configuration

To output a simple value to the TPIU:

- Configure the TPIU and assign TRACE I/Os by configuring the DBGMCU_CR (refer to Section 31.17.2: TRACE pin assignment and Section 31.16.3: Debug MCU configuration register)
- Write 0xC5ACCE55 to the ITM Lock Access Register to unlock the write access to the ITM registers
- Write 0x00010005 to the ITM Trace Control Register to enable the ITM with Sync enabled and an ATB ID different from 0x00
- Write 0x1 to the ITM Trace Enable Register to enable the Stimulus Port 0
- Write 0x1 to the ITM Trace Privilege Register to unmask stimulus ports 7:0
- Write the value to the output in the Stimulus Port Register 0: this can be done by software (using a printf function)

31.15 ETM (Embedded trace macrocell)

31.15.1 General description

The ETM enables the reconstruction of program execution. Data are traced using the Data Watchpoint and Trace (DWT) component or the Instruction Trace Macrocell (ITM) whereas instructions are traced using the Embedded Trace Macrocell (ETM).

The ETM transmits information as packets and is triggered by embedded resources. These resources must be programmed independently and the trigger source is selected using the Trigger Event Register (0xE0041008). An event could be a simple event (address match from an address comparator) or a logic equation between 2 events. The trigger source is one of the fourth comparators of the DWT module. The following events can be monitored:

- Clock cycle matching
- Data address matching

For more information on the trigger resources, refer to Section 31.13: DWT (data watchpoint trigger).

The packets transmitted by the ETM are output to the TPIU (Trace Port Interface Unit). The formatter of the TPIU adds some extra packets (refer to Section 31.17: TPIU (trace port interface unit)) and then outputs the complete packet sequence to the debugger host.

31.15.2 Signal protocol, packet types

This part is described in the chapter 7 ETMv3 Signal Protocol of the Arm IHI 0014N document.

31.15.3 Main ETM registers

For more information on registers, refer to the chapter 3 of the Arm IHI 0014N specification.

Address	Register	Details
0xE0041FB0	ETM Lock Access	Write 0xC5ACCE55 to unlock the write access to the other ETM registers.
0xE0041000	ETM Control	This register controls the general operation of the ETM, for instance how tracing is enabled.
0xE0041010	ETM Status	This register provides information about the current status of the trace and trigger logic.
0xE0041008	ETM Trigger Event	This register defines the event that will control trigger.
0xE004101C	ETM Trace Enable Control	This register defines which comparator is selected.
0xE0041020	ETM Trace Enable Event	This register defines the trace enabling event.
0xE0041024	ETM Trace Start/Stop	This register defines the traces used by the trigger source to start and stop the trace, respectively.

Table 135. Main ETM registers

31.15.4 Configuration example

To output a simple value to the TPIU:

- Configure the TPIU and enable the I/IO_TRACEN to assign TRACE I/Os in the STM32F37xxx debug configuration register.
- Write 0xC5ACCE55 to the ETM Lock Access Register to unlock the write access to the ITM registers
- Write 0x00001D1E to the control register (configure the trace)
- Write 0000406F to the Trigger Event register (define the trigger event)
- Write 0000006F to the Trace Enable Event register (define an event to start/stop)
- Write 00000001 to the Trace Start/stop register (enable the trace)
- Write 0000191E to the ETM Control Register (end of configuration)

31.16 MCU debug component (DBGMCU)

The MCU debug component helps the debugger provide support for:

- Low-power modes.
- Clock control for timers, watchdog, I2C, and bxCAN during a breakpoint.
- Control of the trace pins assignment.

31.16.1 Debug support for low-power modes

To enter low-power mode, the instruction WFI or WFE must be executed.

The MCU implements several low-power modes which can either deactivate the CPU clock or reduce the power of the CPU.

The core does not allow FCLK or HCLK to be turned off during a debug session. As these are required for the debugger connection, during a debug, they must remain active. The MCU integrates special means to allow the user to debug software in low-power modes.

For this, the debugger host must first set some debug configuration registers to change the low-power mode behavior:

- In Sleep mode, the DBG_SLEEP bit of DBGMCU_CR register must be previously set by the debugger. This will feed HCLK with the same clock that is provided to FCLK (system clock previously configured by the software).
- In Stop mode, the bit DBG_STOP must be previously set by the debugger. This will
 enable the internal RC oscillator clock to feed FCLK and HCLK in STOP mode.

Note:

When the device is in Debug Stop or Debug Sleep mode (configured through DBG_STOP or DBG_SLEEP bits in the DBGMCU_CR registers), the Systick timer is always running and cannot be frozen. As a consequence, different Systick timer values are observed if the application code is running with and without debugger.

31.16.2 Debug support for timers, watchdog, bxCAN and I²C

During a breakpoint, it is necessary to choose how the counter of timers and watchdog should behave:

- They can continue to count inside a breakpoint. This is usually required when a PWM is controlling a motor, for example.
- They can stop to count inside a breakpoint. This is required for watchdog purposes.

For the bxCAN, the user can choose to block the update of the receive register during a breakpoint.

For the I²C, the user can choose to block the SMBUS timeout during a breakpoint.

31.16.3 Debug MCU configuration register

This register allows the configuration of the MCU under DEBUG. This concerns:

- Low-power mode support
- Timer and watchdog counter support
- bxCAN communication support
- Trace pin assignment

This DBGMCU_CR is mapped on the External PPB bus at address 0xE0042004.



It is asynchronously reset by the PORESET (and not the system reset). It can be written by the debugger under system reset.

If the debugger host does not support these features, it is still possible for the user software to write to these registers.

DBGMCU_CR

Address: 0xE004 2004

Only 32-bit access supported

POR Reset: 0x0000 0000 (not reset by system reset)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		CE_ DE :0]	TRACE IOEN	Res.	Res.	DBG_ STAND BY	DBG_ STOP	DBG_ SLEEP							
								rw	rw	rw			rw	rw	rw

Bits 31:8 Reserved, must be kept at reset value.

Bits 7:5 TRACE_MODE[1:0] and TRACE_IOEN: Trace pin assignment control

- With TRACE IOEN=0:

TRACE_MODE=xx: TRACE pins not assigned (default state)

- With TRACE_IOEN=1:
 - TRACE_MODE=00: TRACE pin assignment for Asynchronous Mode
 - TRACE_MODE=01: TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 1
 - TRACE_MODE=10: TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 2
 - TRACE_MODE=11: TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 4

Bits 4:3 Reserved, must be kept at reset value.

Bit 2 DBG_STANDBY: Debug Standby mode

0: (FCLK=Off, HCLK=Off) The whole digital part is unpowered.

From software point of view, exiting from Standby is identical than fetching reset vector (except a few status bit indicated that the MCU is resuming from Standby)

1: (FCLK=On, HCLK=On) In this case, the digital part is not unpowered and FCLK and HCLK are provided by the internal RC oscillator which remains active. In addition, the MCU generate a system reset during Standby mode so that exiting from Standby is identical than fetching from reset

Bit 1 DBG_STOP: Debug Stop mode

0: (FCLK=Off, HCLK=Off) In STOP mode, the clock controller disables all clocks (including HCLK and FCLK). When exiting from STOP mode, the clock configuration is identical to the one after RESET (CPU clocked by the 8 MHz internal RC oscillator (HSI)). Consequently, the software must reprogram the clock controller to enable the PLL, the Xtal, etc.

1: (FCLK=On, HCLK=On) In this case, when entering STOP mode, FCLK and HCLK are provided by the internal RC oscillator which remains active in STOP mode. When exiting STOP mode, the software must reprogram the clock controller to enable the PLL, the Xtal, etc. (in the same way it would do in case of DBG_STOP=0)

Bit 0 DBG_SLEEP: Debug Sleep mode

0: (FCLK=On, HCLK=Off) In Sleep mode, FCLK is clocked by the system clock as previously configured by the software while HCLK is disabled.

In Sleep mode, the clock controller configuration is not reset and remains in the previously programmed state. Consequently, when exiting from Sleep mode, the software does not need to reconfigure the clock controller.

1: (FCLK=On, HCLK=On) In this case, when entering Sleep mode, HCLK is fed by the same clock that is provided to FCLK (system clock as previously configured by the software).



31.16.4 Debug MCU APB1 freeze register (DBGMCU_APB1_FZ)

The DBGMCU_APB1_FZ register is used to configure the MCU under DEBUG. It concerns the APB1 peripherals:

- Timer clock counter freeze
- I2C SMBUS timeout freeze
- Window watchdog and independent watchdog counter freeze support

This DBGMCU_APB1_FZ is mapped on the external PPB bus at address 0xE0042008.

The register is asynchronously reset by the POR (and not the system reset). It can be written by the debugger under system reset.

Address: 0xE004 2008

Only 32-bit access are supported.

Power on reset (POR): 0x0000 0000 (not reset by system reset)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	DBG_CAN_STOP	Res.	Res.	DBG_I2C2_SMBUS_TIMEOUT	DBG_I2C1_SMBUS_TIMEOUT	Res.	Res.	Res.	Res.	Res.
						rw			rw	rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	DBG_IWDG_STOP	DBG_WWDG_STOP	DBG_RTC_STOP	DBG_TIM18_STOP	DBG_TIM14_STOP	DBG_TIM13_STOP	DBG_TIM12_STOP	DBG_TIM7_STOP	DBG_TIM6_STOP	DBG_TIM5_STOP	DBG_TIM4_STOP	DBG_TIM3_STOP	DBG_TIM2_STOP
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 31:26 Reserved, must be kept at reset value.
 - Bit 25 DBG_CAN_STOP: CAN stopped when core is halted
 - 0: Same behavior as in normal mode
 - 1: The CAN receive registers are frozen
- Bits 24:23 Reserved, must be kept at reset value.
 - Bit 22 DBG_I2C2_SMBUS_TIMEOUT: SMBUS timeout mode stopped when core is halted
 - 0: Same behavior as in normal mode
 - 1: The SMBUS timeout is frozen
 - Bit 21 DBG_I2C1_SMBUS_TIMEOUT: SMBUS timeout mode stopped when core is halted
 - 0: Same behavior as in normal mode
 - 1: The SMBUS timeout is frozen
- Bits 20:13 Reserved, must be kept at reset value.

- Bit 12 DBG_IWDG_STOP: Independent watchdog stopped when core is halted
 - 0: The independent watchdog counter clock continues even if the core is halted
 - 1: The independent watchdog counter clock is stopped when the core is halted
- Bit 11 DBG WWDG STOP: Window watchdog stopped when core is halted
 - 0: The window watchdog counter clock continues even if the core is halted
 - 1: The window watchdog counter clock is stopped when the core is halted
- Bit 10 DBG_RTC_STOP: RTC stopped when core is halted
 - 0: The clock of the RTC counter is fed even if the core is halted
 - 1: The clock of the RTC counter is stopped when the core is halted
 - Note: This bit is available only in high density devices.
- Bit 9 **DBG_TIM18_STOP**: TIM18 counter stopped when core is halted
 - 0: The counter clock of TIM18 is fed even if the core is halted
 - 1: The counter clock of TIM18 is stopped when the core is halted
- Bit 8 DBG_TIM14_STOP: TIM14 counter stopped when core is halted
 - 0: The counter clock of TIM14 is fed even if the core is halted
 - 1: The counter clock of TIM14 is stopped when the core is halted
- Bit 7 **DBG_TIM13_STOP**: TIM13 counter stopped when core is halted
 - 0: The counter clock of TIM13 is fed even if the core is halted
 - 1: The counter clock of TIM13 is stopped when the core is halted
- Bit 6 **DBG_TIM12_STOP**: TIM12 counter stopped when core is halted
 - 0: The counter clock of TIM12 is fed even if the core is halted
 - 1: The counter clock of TIM12 is stopped when the core is halted
- Bit 5 **DBG TIM7 STOP**: TIM7 counter stopped when core is halted
 - 0: The counter clock of TIM7 is fed even if the core is halted
 - 1: The counter clock of TIM7 is stopped when the core is halted
- Bit 4 DBG_TIM6_STOP: TIM6 counter stopped when core is halted
 - 0: The counter clock of TIM6 is fed even if the core is halted
 - 1: The counter clock of TIM6 is stopped when the core is halted
- Bit 3 **DBG_TIM5_STOP**: TIM5 counter stopped when core is halted
 - 0: The counter clock of TIM5 is fed even if the core is halted
 - 1: The counter clock of TIM5 is stopped when the core is halted
- Bit 2 **DBG_TIM4_STOP**: TIM4 counter stopped when core is halted
 - 0: The counter clock of TIM4 is fed even if the core is halted
 - 1: The counter clock of TIM4 is stopped when the core is halted
- Bit 1 **DBG_TIM3_STOP**: TIM3 counter stopped when core is halted
 - 0: The counter clock of TIM3 is fed even if the core is halted
 - 1: The counter clock of TIM3 is stopped when the core is halted
- Bit 0 DBG TIM2 STOP: TIM2 counter stopped when core is halted
 - 0: The counter clock of TIM2 is fed even if the core is halted
 - 1: The counter clock of TIM2 is stopped when the core is halted

31.16.5 Debug MCU APB2 freeze register (DBGMCU_APB2_FZ)

The DBGMCU_APB2_FZ register is used to configure the MCU under DEBUG. It concerns APB2 peripherals:

Timer clock counter freeze

This register is mapped on the external PPB bus at address 0xE004 200C

It is asynchronously reset by the POR (and not the system reset). It can be written by the debugger under system reset.

Address: 0xE004 200C

Only 32-bit access is supported.

POR: 0x0000 0000 (not reset by system reset)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	DBG_TIM19_STOP	DBG_TIM17_STOP	DBG_TIM16_STOP	DBG_TIM15_STOP	Res.	Res.									
										rw	rw	rw	rw		

Bits 31:6 Reserved, must be kept at reset value.

Bits 5:2 **DBG_TIMx_STOP:** TIMx counter stopped when core is halted (x=15..19)

0: The clock of the involved timer counter is fed even if the core is halted

1: The clock of the involved timer counter is stopped when the core is halted

Bits 1:9 Reserved, must be kept at reset value.

31.17 TPIU (trace port interface unit)

31.17.1 Introduction

The TPIU acts as a bridge between the on-chip trace data from the ITM and the ETM.

The output data stream encapsulates the trace source ID, that is then captured by a *trace port analyzer* (TPA).

The core embeds a simple TPIU, especially designed for low-cost debug (consisting of a special version of the CoreSight™ TPIU).




Figure 296. TPIU block diagram

31.17.2 TRACE pin assignment

Asynchronous mode

The asynchronous mode requires 1 extra pin and is available on all packages. It is only available if using Serial Wire mode (not in JTAG mode).

		······································	-
TPUI pin name		Trace synchronous mode	STM32F37xxx pin
i Foi più name	Туре	Description	assignment

0

Table 136. Asynchronous TRACE pin assignment

Synchronous mode

TRACESWO

The synchronous mode requires from 2 to 6 extra pins depending on the data trace size and is only available in the larger packages. In addition it is available in JTAG mode and in Serial Wire mode and provides better bandwidth output capabilities than asynchronous trace.

TRACE Async Data Output

PB3

Table 137. Synchronous TRACE pin assignment

TPUI pin name		Trace synchronous mode	STM32F37xxx pin
11 of pill flame	Type	Description	assignment
TRACECK	0	TRACE Clock	PE2
TRACED[3:0]	0	TRACE Sync Data Outputs Can be 1, 2 or 4.	PE[6:3]

TPUI TRACE pin assignment

By default, these pins are NOT assigned. They can be assigned by setting the TRACE_IOEN and TRACE_MODE bits in the **MCU Debug component configuration register**. This configuration has to be done by the debugger host.

In addition, the number of pins to assign depends on the trace configuration (asynchronous or synchronous).

- Asynchronous mode: 1 extra pin is needed
- **Synchronous mode**: from 2 to 5 extra pins are needed depending on the size of the data trace port register (1, 2 or 4):
 - TRACECK
 - TRACED(0) if port size is configured to 1, 2 or 4
 - TRACED(1) if port size is configured to 2 or 4
 - TRACED(2) if port size is configured to 4
 - TRACED(3) if port size is configured to 4

To assign the TRACE pin, the debugger host must program the bits TRACE_IOEN and TRACE_MODE[1:0] of the Debug MCU configuration Register (DBGMCU_CR). By default the TRACE pins are not assigned.

This register is mapped on the external PPB and is reset by the PORESET (and not by the SYSTEM reset). It can be written by the debugger under SYSTEM reset.

	/ICU_CR gister	Pins		TF	RACE I/O pir	n assigned		
TRACE IOEN	TRACE_ MODE[1: 0]	assigned for:	PB3 / JTDO/ TRACESWO	PE2 / TRACEC K	PE3 / TRACED[0]	PE4 / TRACED[1]	PE5 / TRACED[2]	PE6 / TRACED[3]
0	XX	No Trace (default state)	Released (1)			-		
1	00	Asynchronou s Trace	TRACESWO	-	-	(us	Released sable as GPI	O)
1	01	Synchronous Trace 1 bit		TRACEC K	TRACED[0]	-	-	-
1	10	Synchronous Trace 2 bit	Released ⁽¹⁾	TRACEC K	TRACED[0]	TRACED[1]	-	-
1	11	Synchronous Trace 4 bit		TRACEC K	TRACED[0]	TRACED[1]	TRACED[2]	TRACED[3]

Table 138. Flexible TRACE pin assignment

Note: By default, the TRACECLKIN input clock of the TPIU is tied to GND. It is assigned to HCLK two clock cycles after the bit TRACE_IOEN has been set.



^{1.} When Serial Wire mode is used, it is released. But when JTAG is used, it is assigned to JTDO.

The debugger must then program the Trace Mode by writing the PROTOCOL[1:0] bits in the SPP R (Selected Pin Protocol) register of the TPIU.

- PROTOCOL=00: Trace Port Mode (synchronous)
- PROTOCOL=01 or 10: Serial Wire (Manchester or NRZ) Mode (asynchronous mode).
 Default state is 01

It then also configures the TRACE port size by writing the bits [3:0] in the CPSPS_R (Current Sync Port Size Register) of the TPIU:

- 0x1 for 1 pin (default state)
- 0x2 for 2 pins
- 0x8 for 4 pins

31.17.3 TPUI formatter

The formatter protocol outputs data in 16-byte frames:

- seven bytes of data
- eight bytes of mixed-use bytes consisting of:
 - 1 bit (LSB) to indicate it is a DATA byte ('0) or an ID byte ('1).
 - 7 bits (MSB) which can be data or change of source ID trace.
- one byte of auxiliary bits where each bit corresponds to one of the eight mixed-use bytes:
 - if the corresponding byte was a data, this bit gives bit0 of the data.
 - if the corresponding byte was an ID change, this bit indicates when that ID change takes effect.

Note: Refer to the Arm® CoreSight™ Architecture Specification v1.0 (Arm IHI 0029B) for further information.

31.17.4 TPUI frame synchronization packets

The TPUI can generate two types of synchronization packets:

- The Frame Synchronization packet (or Full Word Synchronization packet)
 It consists of the word: 0x7F_FF_FF_FF (LSB emitted first). This sequence cannot occur at any other time provided that the ID source code 0x7F has not been used.
 It is output periodically **between** frames.
 - In continuous mode, the TPA must discard all these frames once a synchronization frame has been found.
- The Half-Word Synchronization packet
 - It consists of the half word: 0x7F FF (LSB emitted first).
 - It is output periodically *between or within* frames.

These packets are only generated in continuous mode and enable the TPA to detect that the TRACE port is in IDLE mode (no TRACE to be captured). When detected by the TPA, it must be discarded.

31.17.5 Transmission of the synchronization frame packet

There is no Synchronization Counter register implemented in the TPIU of the core. Consequently, the synchronization trigger can only be generated by the **DWT**. Refer to the



registers DWT Control Register (bits SYNCTAP[11:10]) and the DWT Current PC Sampler Cycle Count Register.

The TPUI Frame synchronization packet (0x7F_FF_FF) is emitted:

- after each TPIU reset release. This reset is synchronously released with the rising edge of the TRACECLKIN clock. This means that this packet is transmitted when the TRACE_IOEN bit in the DBGMCU_CFG register is set. In this case, the word 0x7F_FF_FF is not followed by any formatted packet.
- at each DWT trigger (assuming DWT has been previously configured). Two cases occur:
 - If the bit SYNENA of the ITM is reset, only the word 0x7F_FF_FF is emitted without any formatted stream, which follows.
 - If the bit SYNENA of the ITM is set, then the ITM synchronization packets will follow (0x80 00 00 00 00 00), formatted by the TPUI (trace source ID added).

31.17.6 Synchronous mode

The trace data output size can be configured to 4, 2 or 1 pin: TRACED(3:0)

The output clock is output to the debugger (TRACECK)

Here, TRACECLKIN is driven internally and is connected to HCLK only when TRACE is used.

Note:

In this synchronous mode, it is not required to provide a stable clock frequency.

The TRACE I/Os (including TRACECK) are driven by the rising edge of TRACLKIN (equal to HCLK). Consequently, the output frequency of TRACECK is equal to HCLK/2.

31.17.7 Asynchronous mode

This is a low cost alternative to output the trace using only 1 pin: this is the asynchronous output pin TRACESWO. Obviously there is a limited bandwidth.

TRACESWO is multiplexed with JTDO when using the SW-DP pin. This way, this functionality is available in all STM32F37xxx packages.

This asynchronous mode requires a constant frequency for TRACECLKIN. For the standard UART (NRZ) capture mechanism, 5% accuracy is needed. The Manchester encoded version is tolerant up to 10%.

31.17.8 TRACECLKIN connection inside the STM32F37xxx

In the STM32F37xxx, this TRACECLKIN input is internally connected to HCLK. This means that when in asynchronous trace mode, the application is restricted to use to time frames where the CPU frequency is stable.

Note:

Important: when using asynchronous trace: it is important to be aware that:

The default clock of the STM32F37xxx MCUs is the internal RC oscillator. Its frequency under reset is different from the one after reset release. This is because the RC calibration is the default one under system reset and is updated at each system reset release.

Consequently, the trace port analyzer (TPA) should not enable the trace (with the TRACE_IOEN bit) under system reset, because a Synchronization Frame Packet will be issued with a different bit time than trace packets, which will be transmitted after reset release.



RM0313 Rev 7 889/913

31.17.9 TPIU registers

The TPIU APB registers can be read and written only if the bit TRCENA of the Debug Exception and Monitor Control Register (DEMCR) is set. Otherwise, the registers are read as zero (the output of this bit enables the PCLK of the TPIU).

Table 139. Important TPIU registers

Address	Register	Description
0xE0040004	Current port size	Allows the trace port size to be selected: Bit 0: Port size = 1 Bit 1: Port size = 2 Bit 2: Port size = 3, not supported Bit 3: Port Size = 4 Only 1 bit must be set. By default, the port size is one bit. (0x00000001)
0xE00400F0	Selected pin protocol	Allows the Trace Port Protocol to be selected: Bit1:0= 00: Sync Trace Port Mode 01: Serial Wire Output - manchester (default value) 10: Serial Wire Output - NRZ 11: reserved
0xE0040304	Formatter and flush control	Bit 31-9 = always '0 Bit 8 = TrigIn = always '1 to indicate that triggers are indicated Bit 7-4 = always 0 Bit 3-2 = always 0 Bit 1 = EnFCont. In Sync Trace mode (Select_Pin_Protocol register bit1:0=00), this bit is forced to '1: the formatter is automatically enabled in continuous mode. In asynchronous mode (Select_Pin_Protocol register bit1:0 <> 00), this bit can be written to activate or not the formatter. Bit 0 = always 0 The resulting default value is 0x102 Note: In synchronous mode, because the TRACECTL pin is not mapped outside the chip, the formatter is always enabled in continuous mode -this way the formatter inserts some control
0xE0040300	Formatter and flush status	packets to identify the source of the trace packets). Not used in Cortex®-M4 with FPU, always read as 0x00000008

31.17.10 Example of configuration

- Set the bit TRCENA in the Debug Exception and Monitor Control Register (DEMCR)
- Write the TPIU Current Port Size Register to the desired value (default is 0x1 for a 1-bit port size)
- Write TPIU Formatter and Flush Control Register to 0x102 (default value)
- Write the TPIU Select Pin Protocol to select the sync or async mode. Example: 0x2 for async NRZ mode (UART like)
- Write the DBGMCU control register to 0x20 (bit IO_TRACEN) to assign TRACE I/Os for async mode. A TPIU Sync packet is emitted at this time (FF_FF_FF_7F)
- Configure the ITM and write the ITM Stimulus register to output a value

31.18 DBG register map

The following table summarizes the Debug registers.

Table 140. DBG register map and reset values

			_	_	_	_		_	-	-	-	Э.	_	-	_	_	_	_		_		_	-	_	_	_	_	_	_	_	_	_	
Addr.	Register	31	30	29	28	27	76	25	24	23	77	21	20	19	18	47	16	15	14	13	12	11	10	6	8	2	9	9	7	8	7	1	0
0×E0042000	DBGMCU_ IDCODE							ı	REV	/_ID)							Res.	Res.	Res.	Res.					ı	DΕ\	/_ID)				
	Reset value ⁽¹⁾	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х					Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
0×E0042004	DBGMCU_CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TBACE MODEL1:01		TRACE_IOEN	Res.	Res.	DBG_STANDBY	DBG_STOP	DBG_SLEEP						
	Reset value																									0	0	0			0	0	0
0xE004 2008	DBGMCU_ APB1_FZ	Res.	Res.	Res.	Res.	Res.	Res.	DBG_CAN_STOP	Res.	Res.	DBG_I2C2_SMBUS_TIMEOUT	DBG_I2C1_SMBUS_TIMEOUT	Res.	DBG_IWDG_STOP	DBG_WWDG_STOP	DBG_RTC_STOP	Res.	Res.	Res.	Res.	DBG_TIM7_STOP	DBG_TIM6_STOP	Res.	DBG_TIM4_STOP	DBG_TIM3_STOP	DBG_TIM2_STOP							
	Reset value							0			0	0									0	0	0					0	0		0	0	0



Table 140. DBG register map and reset values (continued)

Addr.	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	2	9	2	4	3	2	1	0
0xE004 200C	DBGMCU_ APB2_FZ	Res.	DBG_TIM19_STOP	DBG_TIM17_STOP	DBG_TIM16_STOP	DBG_TIM15_STOP	Res.	Res.																									
	Reset value																											0	0	0	0		

^{1.} The reset value is product dependent. For more information, refer to Section 31.6.1: MCU device ID code.

32 Device electronic signature

The device electronic signature is stored in the System memory area of the Flash memory module, and can be read using the debug interface or by the CPU. It contains factory-programmed identification and calibration data that allow the user firmware or other external devices to automatically match to the characteristics of the STM32F37xxx microcontroller.

32.1 Unique device ID register (96 bits)

The unique device identifier is ideally suited:

- for use as serial numbers (for example USB string serial numbers or other end applications)
- for use as part of the security keys in order to increase the security of code in Flash memory while using and combining this unique ID with software cryptographic primitives and protocols before programming the internal Flash memory
- to activate secure boot processes, etc.

The 96-bit unique device identifier provides a reference number which is unique for any device and in any context. These bits cannot be altered by the user.

Base address: 0x1FFF F7AC

Address offset: 0x00

Read only = 0xXXXX XXXX where X is factory-programmed

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							UID	[31:16]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							UII	D[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Address offset: 0x04

Bits 31:0 UID[31:0]: X and Y coordinates on the wafer expressed in BCD format

Read only = 0xXXXX XXXX where X is factory-programmed

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							UID	[63:48]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						_	UID	[47:32]		_	_		_		_
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:8 UID[63:40]: LOT_NUM[23:0]

Lot number (ASCII encoded)

Bits 7:0 UID[39:32]: WAF_NUM[7:0]

Wafer number (8-bit unsigned number)

Address offset: 0x08

Read only = 0xXXXX XXXX where X is factory-programmed

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UID[95:80]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	UID[79:64]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 UID[95:64]: LOT_NUM[55:24] Lot number (ASCII encoded)

32.2 Flash memory size data register

Base address: 0x1FFF Address offset: 0x00

Read only = 0xXXXX where X is factory-programmed

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLASH_SIZE														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 15:0 FLASH_SIZE[15:0]: Flash memory size

This bitfield indicates the size of the device Flash memory expressed in Kbytes. As an example, 0x040 corresponds to 64 Kbytes.

33 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.



RM0313 Rev 7 895/913

Revision history RM0313

34 Revision history

Table 141. Document revision history

Date	Revision	Changes
05-Sep-2012	1	Initial release.
05-Dec-2013	2	Documentation conventions: Updated Section 1.3: Glossary. System architecture and memory overview: Updated Figure 1: System architecture Added "(ICODE and DCODE)" for internal Flash memory in Section 2.1: System architecture Embedded Flash memory: Updated Section : Unlocking the flash memory, Table 3: Flash memory read protection status, Table 6: Flash interface - register map and reset values, Table 9: Description of the option bytes. Renamed "FORCE_OPTLOAD" to "OBL_LAUNCH". PWR: Updated Figure 7: Power supply overview. Updated Bit 3 in Section 6.4.2: Power control/status register (PWR_CSR) and Section 6.4.3: PWR register map. Added a note in Section : Entering Stop mode. Updated Table 15: Stop mode. Updated Section : Supply voltages. Added a Caution note in Section 6.3.6: Standby mode. RCC: Updated Figure 7.1: Reset Updated Figure 7.1: Reset Updated Figure 12: Clock tree part 1 and Section 7.4.4: APB2 peripheral reset register (RCC_APB2RSTR), Bit 0. Renamed "FORCE_OBL" to "OBL_LAUNCH". Updated APB1 peripheral reset register (RCC_APB1RSTR) and Section 7.4.14: RCC register map. SYSCFG: Updated Section 9.1.2: SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1), Section 9.1.3: SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2), Section 9.1.4: SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3) and Section 9.1.5: SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4).

RM0313 Revision history

Table 141. Document revision history (continued)

Date	Revision	Changes
		DMA
		Updated Section : DMA1 controller and Section : DMA2 controller.
		Interrupts and events:
		Replaced reference to "Cortex®-M4" by "PM0214 programming manual" in Section 11.1.1: NVIC main features.
		Updated Software interrupt event register (EXTI_SWIER) and Pending register (EXTI_PR).
		Updated Figure 26: Extended interrupt/event GPIO mapping and Table 29: Extended interrupt/event controller register map and reset values. SDADC:
		Updated Figure 37: Switch configuration in single-ended mode, Figure 38: Switch configuration in differential mode, Figure 39: Switch configuration in mixed mode (example 1) and Figure 40: Switch configuration in mixed mode (example 2).
		Replaced all "SDADC CONFRX" by "SDADC CONFXR"
		Updated Section 13.5.7: Launching calibration and determining the offset values.
		DAC:
	2	Updated Figure 43: DAC1 block diagram and Figure 44: DAC2 block diagram: replaced "AEIC_9" by "EXT_9"
05-Dec-2013	(continued)	l., . , . , . , . , . , . , . , . , . ,
		Replaced "AIEC" by "EXTI".
		Updated Table 42: DAC register map and reset values. COMP:
		Updated Figure 52: Comparator 1 and 2 block diagrams.
		Updated "COMP_INP_DAC" description.
		Updated Table 43: COMP register map and reset values. IWDG:
		Updated Figure 163: Independent watchdog block diagram. USART:
		Updated note in Section : Single byte communication.
		Updated Mode 2 and Mode 3 description in Section 25.5.6: Auto baud rate detection
		Removed note on bit 19(RWU) in Section 25.7.8: USART interrupt and status register (USART_ISR) on page 700.
		Updated Section 25.5.10: LIN (local interconnection network) mode.
		Updated Figure 198: USART block diagram and added two notes.
		Replaced "BRR[3:0] = 0x3<<1=0x1" by "BRR[3:0] = 0x3>>1=0x1" in Section : How to derive USARTDIV from USART_BRR register values when OVER8=0.

Revision history RM0313

Table 141. Document revision history (continued)

Date	Revision	Changes
05-Dec-2013	2 (continued)	Replaced in Bit 2 MMRQ Section 25.7.7: USART request register (USART_RQR) "resets the RWU flag" by "sets the RWU flag" Added 'In Smartcard, LIN and IrDA modes, only Oversampling by 16 is supported' in Section 25.5.4: Baud rate generation Corrected and updated stop bits in Figure 199: Word length programming SPI/I2S: Updated Section 26.6: SPI interrupts and Section 26.7.7: I2S slave mode. TSC: Added Table 103: Interrupt control bits. Replaced "Power-on reset value" with "Reset value" in Section 27.6.2: TSC interrupt enable register (TSC_IER). DBG: Updated Section 31.16.4: Debug MCU APB1 freeze register (DBGMCU_APB1_FZ). General-purpose times: Updated Section 18.1: TIM15/16/17 introduction, Section 18.3: TIM16 and TIM17 main features, Figure 124: TIM16 and TIM17 block diagram, Section 17.4.3: Clock selection, Section 18.6.1: TIM16&TIM17 control register 1 (TIMx_CR1), Section 18.6.3: TIM16&TIM17 DMA/interrupt enable register (TIMx_DIER), Section 18.6.4: TIM16&TIM17 status register (TIMx_SR), Section 18.6.5: TIM16&TIM17 register map and reset values. I2C: Corrected Figure 185: Transfer sequence flow for I2C master transmitter for N > 255 bytes. Removed maximum values of parameter "Data hold time" and added row "Data valid time" in Table 71: I2C-SMBus specification data setup and hold times. Updated Section I2C timings. Updated Figure 169: Setup and hold timings. Reclassified section "I2C register map" from 2.8 to 24.7.12. Added Caution: "If wakeup from Stop is disabled" in Section 24.4.15: Wake-up from Stop mode on address match. Added Section 24.7: I2C debug mode to and renamed it Master event control using DMA.

RM0313 Revision history

Table 141. Document revision history (continued)

Date	Revision	Changes
		Modified sub-section Slave clock stretching (NOSTRETCH = 0). Updated Table 74: Examples of timing settings for fl2CCLK = 8 MHz. Updated Figure 167: I2C block diagram.
		RTC: Replaced "power-on reset" with "backup domain reset" throughout
		Section 23: Real-time clock (RTC). Removed "the backup registers are reset when a tamper detection event occurs" in Section 23.2: RTC main features.
05-Dec-2013	2 (continued)	Updated RTC backup registers (RTC_BKPxR) and RTC initialization and status register (RTC_ISR) register.
		GPIO: Updated GPIO port output speed register (GPIOx_OSPEEDR) (x = A to F), GPIO port input data register (GPIOx_IDR) (x = A to F), GPIO port output data register (GPIOx_ODR) (x = A to F) GPIO port output type register (GPIOx_OTYPER) (x = A to F), GPIO port mode register (GPIOx_MODER) (x = A to F), GPIO port output speed register (GPIOx_OSPEEDR) (x = A to F), GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to F), GPIO register map
07-May-2014	3	Removed "STM32F38xx" in all the document. This declination of the product line is now called STM32F378xx. Replaced "Backup domain" by "RTC domain" in all the document except in Section 6.1.3 title. Updated OBL_LAUNCH bit description in Section 1.5.5: Flash control register (FLASH_CR). Updated Section 5.2: CRC main features. Replaced VDDA_MON by VDDA_MONITOR in Section 1.5.7: Option byte register (FLASH_OBR), Table 6: Flash interface - register map and reset values, and Table 9: Description of the option bytes. Updated Section 6.1.3: Battery backup domain and Section 6.2.1: Power on reset (POR)/power down reset (PDR). Updated Table 19: Port bit configuration table. Updated Section 8.3.7: I/O alternate function input/output, Section 8.3.8: External interrupt/wake-up lines and Section 8.3.12: Analog configuration. Updated bit IDRy description in Section 8.4.5: GPIO port input data register (GPIOx_IDR) (x = A to F). Updated bit ODRy description in Section 8.4.6: GPIO port output data register (GPIOx_ODR) (x = A to F). Updated Section 9.1.1: SYSCFG configuration register 1 (SYSCFG_CFGR1). Updated last bullet in Section 10.2: BDMA main features. Updated Section 12.10: Battery voltage monitoring.

899/913

Revision history RM0313

Table 141. Document revision history (continued)

Date	Revision	ision Changes				
Date 07-May-2014		Updated Section 14.2: DAC1/2 main features, Section 14.5.2: DAC channel conversion, Section 14.6.2: DAC channel conversion in dual mode, Section 14.6.3: Description of dual conversion modes, Section 14.6.5: DAC trigger selection, Section 14.7: Noise generation, Section 14.8: Triangle-wave generation, MAMP2, WAVE2, MAMP1 and WAVE1 bit descriptions in Section 14.10.1: DAC control register (DAC_CR). Updated Section 15.1: Introduction, Section 15.3.4: Comparator LOCK mechanism. Replaced "TIM16" by "TIM16_OC1" and "TIM17" by "TIM17_OC1" in Table 53: TIMx Internal trigger connection. Updated IC1F bit description in Section 16.4.7: TIMx capture/compare mode register 1 (TIMx_CCMR1). Updated Table 99: Frame formats and MSBFIRST bit description in Section 25.7.2: USART control register 2 (USART_CR2). Updated Section 19: Infrared interface (IRTIM) and Figure 152: IRTIM internal hardware connections with TIM16 and TIM17. Updated Section 21.3.1: IWDG block diagram, Section 21.3.5: Debug mode, PR bit description in Section 21.4.1: IWDG key register (IWDG_KR). Updated Section 23.3.1: RTC block diagram, Section 23.3.4: Real-time clock and calendar, Section 23.3.12: RTC smooth digital calibration. Updated Section 24.4.10: I2C_TIMINGR register configuration examples, added access type to all register descriptions in Section : . Updated Section 26.2: SPI main features, moved Section 26.7.10: DMA features, updated bit LSBFIRST description in Section 26.9.1: SPI control register 1 (SPIx_CR1), updated reset value in Section 26.9.2: SPI control register 2 (SPIx_CR2).				
07-May-2014	-	Updated Section 23.5: RTC interrupts. Updated Section 24.4.10: I2C_TIMINGR register configuration				
07-May-2014		Updated Section 24.4.10: I2C_TIMINGR register configuration				
		Updated Note: Updated CTSE bit description in Section 25.7.3: USART				
		features, updated bit LSBFIRST description in Section 26.9.1: SPI control register 1 (SPIx_CR1), updated reset value in Section 26.9.2:				
		Updated Section Table 98.: Capacitive sensing GPIOs available on STM32F378xx devices.				
		Added "512 Bytes of dedicated packet buffer memory SRAM" in Section 29.2: USB main features.				
		Added Section 29.3: USB implementation, updated Section 29.4: USB functional description.				
		Updated Table 1354: STM32G4 Series USB implementation.				
		Updated Section 30.4.1: SFT option bit, Section 30.5.4: Short bit period error (SBPE), bit OAR in Section 30.7.2: CEC configuration register (CEC_CFGR), bit RXACKE in Section 30.7.5: CEC interrupt and status register (CEC_ISR).				
		Updated Section 31.4.4: Using serial wire and releasing the unused debug pins as GPIOs				



Table 141. Document revision history (continued)

Date	Revision	Changes
		Updated c7amba_aditf Section 12.1: ADC introduction and Section 12.12: ADC registers with 18 multiplexed channels and add Tconv value. Updated c7amba_sdadc1: Section 13.3: SDADC main factures and Section 13.5: SDADC
		-Section 13.2: SDADC main features and Section 13.5: SDADC functional description changing VREF in VREFSD(+) and VSSA in VREFSD
		- Section 13.5.8: Launching conversions putiing the highest channel (channel 8, if selected.).
		Added note below in GOLDFISH_MEM Table 9: Description of the option bytes.
		Updated UE bit description in Section 25.7.1: USART control register 1 (USART_CR1).
08-Apr-2015	4	Updated Section 22.3.4: How to program the watchdog timeout WWDG formula precision.
		Updated Section 25.7.6: USART receiver timeout register (USART_RTOR).
		Removed note and updated REACK bit description in USART_ISR register of Section 25.7.8: USART interrupt and status register (USART_ISR).
		Updated Section 25.7.1: USART control register 1 (USART_CR1) description adding "in Smartcard mode" in Bit 3 description.
		Updated all Low-power modes of GOLDFISH_PWR Section 6.3: Low-power modes.
		Updated Figure 41: Equivalent input circuit for input channel.
		Updated Section 7.4.9: RTC domain control register (RCC_BDCR) LSEDRV Bits 4:3 description.

Table 141. Document revision history (continued)

Date	Revision	Changes	
		TIMER section:	
		- Updated Section 16.4.3: TIMx slave mode control register (TIMx_SMCR) SMS bit description.	
		 Updated Section 16.4.7: TIMx capture/compare mode register 1 (TIMx_CCMR1) IC1F[3:0] bit description, replacing 'N events' by 'N consecutive events'. 	
		 Updated Section 16.4.3: TIMx slave mode control register (TIMx_SMCR) ETF[3:0] bit description, replacing 'N events' by 'N consecutive events'. 	
		 Updated Section 20.4.2: TIM6/7/18 control register 2 (TIMx_CR2) MMS bit description and added note about the clock of the slave timer. 	
		 Updated Section 21.3.13: One-pulse mode modifying "IC2S=01" by "CC2S=01". 	
		 Updated Section 22.4.18: Slave mode: Combined reset + trigger mode (TIM15 only) adding (TIM15 only) on the title. 	
		 Updated Section 17.6.11: TIM14 option register (TIM14_OR) and Section 17.6.12: TIM13/14 register map changing the address at '0x50'. 	
		 Removed TIM2_OR register in Section 16.4: TIM2 to TIM5/TIM19 registers and Section 16.5: TIMx register map. 	
		 Updated Section 18.6.16: TIM16&TIM17 register map: the bits 4, 5, 6, 7 of the TIMx_CR2 register are reserved. 	
		WWDG section:	
21-Jun-2016	5	 Updated Figure 163: Independent watchdog block diagram replacing '6-BIT DOWNCOUNTERR (CNT)' by '7-BIT DOWNCOUNTERR (CNT)'. 	
		USART section:	
		Updated Section 25: Universal synchronous/asynchronous receiver	
		- transmitter (USART/UART) with the new USART IP section.	
		Updated Section 25.5.17: Wake-up from Stop mode using USART	
		- adding paragraph "how to determine the maximum USART baudrate".	
		 – Updated whole USART document replacing any occurrence of: nCTS 	
		– by CTS, nRTS by RTS, SCLK by CK.	
		Updated Section 25.8.9: USART interrupt flag clear register	
		(USART_ICR) replacing "w" by "rc_wl".Updated Section 25.8.8: USART interrupt and status register	
		USART_ISR) RTOF field replacing USARTx_CR2 by USARTx_CR1.	
		- Updated Section 25.8.3: USART control register 3 (USART_CR3)	
		- 'ONEBIT' bit 11 description adding a note.	
		 – Updated Section 25: Universal synchronous/asynchronous receiver 	
		- transmitter (USART/UART) changing register name	
		- USARTx_regname in USART_regname.	
		 – Updated Section 23.3.15: Calibration clock output. 	
		– Added caution at the end of Section 23.6.3: RTC control register– (RTC_CR).	
		- Updated caution at the end of Section 23.6.16: RTC tamper and	
		alternate function configuration register (RTC_TAFCR).	
		Updated Section 25.5.17: Wake-up from Stop mode using USART.	

902/913 RM0313 Rev 7



Table 141. Document revision history (continued)

Dete		Changes	
Date	Revision	Changes	
		RTC section:	
		Updated WUCKSEL bits in Figure 166: RTC block diagram.	
		 Updated Section 23.3.7: RTC initialization and configuration programming the wakeup timer. 	
		 Updated Section 23.6.4: RTC initialization and status register (RTC_ISR) bit 2 WUTWF. 	
		 Added case of RTC clocked by LSE in Section 23.3.9: Resetting the RTC. 	
		 Updated caution at the end of Section 23.6.16: RTC tamper and alternate function configuration register (RTC_TAFCR). 	
		 Updated Section 23.3.15: Calibration clock output. 	
		 Added caution at the end of Section 23.6.3: RTC control register (RTC_CR). 	
		 Updated Section 23.6.16: RTC tamper and alternate function configuration register (RTC_TAFCR) and Section 23.6.20: RTC register map adding bits corresponding to TAMP3. 	
		Power control section:	
		 Added Section 6.1.2: Correct grounding for analog applications. description and Figure 8: Recommended SDADC grounding. 	
		Updated Figure 7: Power supply overview.	
		RCC section:	
21-Jun-2016	5 (continued)	Updated Section 9.4.9: RTC domain control register (RCC_BDCR) with LSEDRV[1:0] bits: '01' and '10' combinations swapped.	
		Updated Section 9.2.9: RTC clock adding "the RTC remains clocked and functional under system reset" when the RTC clock is LSE.	
		Updated Section 7.4.10: Control/status register (RCC_CSR) and Section 7.4.14: RCC register map adding V18PWRRSTF bit 23.	
		DAC section:	
		- Updated Section 14.5.3: DAC output voltage.	
		 Updated Section 14.6.1: DAC data format removing single mode description. 	
		 Removed content of Section 14.6.4: DAC output voltage and Section 14.6.5: DAC trigger selection and reference made to Single mode. 	
		- Removed introductory sentence in Section 14.5.1: DAC data format.	
		 Updated Table 39: DACx pins name and note. 	
		CAN section:	
		Updated Section 28.7.7: Bit timing Section : CAN bit timing register (CAN_BTR) replacing tCAN by tq	
		ADC section:	
		Updated Section 12.12.7: ADC watchdog high threshold register (ADC_HTR) and Section 12.12.8: ADC watchdog low threshold register (ADC_LTR) adding note.	
		SDADC section:	
		Updated Section 13.2: SDADC main features.	
		 Updated Section 13.5.5: Differential and single-ended modes 	

Table 141. Document revision history (continued)

Date	Revision	Changes
		I2C2 section:
		Updated Figure 169: Setup and hold timings.
		- Updated Section 24.4.5: I2C initialization updating and adding notes in
		Section : I2C timings.
		 Updated Section 24.7.5: Timing register (I2C_TIMINGR) SCLDEL[3:0] and SDADEL[3:0] bits description.
		 Updated Section 24.4.5: I2C initialization, Section 24.4.9: I2C master mode and Section 24.7.5: Timing register (I2C_TIMINGR) adding the sentence "The STM32CubeMX tool calculates and provides the I2C_TIMIGR content in the I2C configuration window".
		SPI section:
		- Updated Section 26.5.2: Communications between one master and one slave and Section 26.5.3: Standard multislave communication figures 340, 341, 342 and 343.
		- Notes updated and added below the figures.
		- Added Section 26.5.4: Multimaster communication.
		Embedded Flash memory:
		Updated Section 4.5.1: Flash access control register (FLASH_ACR) bits LATENCY[2:0] replacing SYSCLK by HCLK.
		Interrupts and events section:
21-Jun-2016	5 (continued)	Updated Section 11.2.6: External and internal interrupt/event line mapping adding 'on STM32F373 only' and modifying the note for EXT lines.
		Updated Section 11.3.3: Rising trigger selection register (EXTI_RTSR), Section 11.3.4: Falling trigger selection register (EXTI_FTSR), Section 11.3.5: Software interrupt event register (EXTI_SWIER), Section 11.3.6: Pending register (EXTI_PR) and Section 11.3.7: EXTI register map bits 18/20/21/22.
		Touch sensing controller section:
		Updated Section 27.3.4: Charge transfer acquisition sequence adding note about the TSC control register configuration forbidden.
		Updated Section 27.6.1: TSC control register (TSC_CR) adding note for CTPL[3:0] bits and PGPSC[2:0] bits.
		Removed capacitive sensing GPIOs section adding L1REQ bit
		description.
		USB section:
		 Updated Section: USB control register (USB_CNTR) adding L1REQM bit5, L1RESUME bit7 description.
		 Updated Section : USB interrupt status register (USB_ISTR)
		DEBUG section:
		 Updated Section 31.6.3: Cortex®-M4 with FPU TAP: sentence about DEV_ID[11:0] moved before DBGMCU_IDCPODE register bit description.

Table 141. Document revision history (continued)

	141. Document revision history (continued) Changes
	•
19-Mar-2018 6	Document convention section: Added Section 1.1: General information with Arm logo SDADC section: Updated Section 13.5.4: Channel selection, Section 13.5.8: Launching conversions and Section 13.5.9: Continuous and fast continuous modes. Updated Section 13.6.3: SDADC control register 2 (SDADC_CR2) JCONT bit description. Updated Section 13.6.6: SDADC injected channel group selection register (SDADC_JCHGR) JCHG 8:0] bit description. USB section: Updated Table 108: STM32F37xxx USB implementation removing last column 1024 bytes SRAM All LPM related bits marked as reserved: Updated Section 29.6.1: Common registers USB control registers (USB_CNTR). Updated Section 29.6.1: Common registers USB interrupt status registers (USB_ISTR). Updated Section 29.6.3: USB register map. USART section: Updated Section 25: Universal synchronous/asynchronous receiver transmitter (USART/UART). Updated Section 25.4: USART baud rate generation note, replacing '0d16' by '16d'. Updated notes related to reserved bit/bitfield depending on USART/LPUART feature in USART_CR1, USART_CR2, USART_CR3, USART_ISR, USART_ICR, LPUART_CR3 and LPUART_ISR. General-purpose timer section: Updated Figure 123: TIM15 block diagram. Updated Section 18.4.12: Using the break function about the source for break (BRK) channel description. Updated Section 23.6.3: RTC control register (RTC_CR) WUTE bit description adding note. Updated Section 23.6.3: RTC block diagram WUXKSEL dividers and RTC_WUTR 'ck_spre' input. Updated Section 23.6.19: RTC backup registers (RTC_BKPxR) BKP[31:0] bit description.

Table 141. Document revision history (continued)

Data		Table 141. Document revision history (continued)	
Date	Revision	Changes	
		 I2C2 section: Updated Section 24: Inter-integrated circuit (I2C) interface Updated Figure 169: Setup and hold timings. Updated Section 24.4.10: I2C_TIMINGR register configuration examples 'in order to get more accurate configuration values, the STM32CubeMX tool (I2C configuration) should be used'. RCC section:. 	
19-Mar-2018	6 (continued)	 Updated Section 7.1.2: System reset. Memory section: Added Figure 2: Memory map. MEM section: Updated Section 1.2.3: Flash program and erase operations: Flash memory page erase paragraph step1. Option byte programming paragraph 'WRPRTERR' by 'PGERR' bit. DMA section: Updated using the new DMA document. BXCAN section: Updated Section 28: Controller area network (bxCAN) 	
13-Sep-2023	7	Introduction section: Updated the Introduction and the Related documents sections in Section: Introduction. Documentation conventions section: Added the Section 1.1: General information MEM section: Updated the Table 10: Description of the option bytes (0x1FFF F808). Updated the Table 5: Access status versus protection level and execution modes Corrected a typo in Section 3.5.1: Flash access control register (FLASH_ACR) Updated the Section 3.3: Memory protection for flash lower case. Updated the Section 3.3.1: Read protection (RDP) to replace a note. CRC section: Added a note to the Section 5.3.3: CRC operation. CRC_POL[31] value turned to binary in the Section 5.4.6: CRC register map Added note in Section 5.4.5: CRC polynomial (CRC_POL) to clarify what are even and odd polynomials. Added CRC register access granularity in Section 5.2: CRC main features and Section 5.4: CRC registers. Updated Figure 6: CRC calculation unit block diagram	

Table 141. Document revision history (continued)

		141. Document revision history (continued)
Date	Revision	Changes
		PWR section: Updated the Section 6.4.1: Power control register (PWR_CR) (PLS, PVDE).
		RCC section: Updated bits 22 to 17 to replace IOP by GPIO in Section 7.4.6: AHB peripheral clock enable register (RCC_AHBENR). Updated bit 0 to add COMP in Section 7.4.7: APB2 peripheral clock enable register (RCC_APB2ENR).
		GPIO section: Updated the Section 8.3: GPIO functional description Updated the Section 8.3.2: I/O pin alternate function multiplexer and mapping
13-Sep-2023		DMA section: Added the caution message in Section 10.3.2: DMA request mapping Updated Section 10.4.4: DMA channels: Updated Table 25: Programmable data width and endian behavior (when PINC = MINC = 1) Updated the Section 10.6: DMA registers.
10 000 2020	7	Interrupts section: Updated the reset value for Section 11.3.6: Pending register (EXTI_PR)
		ADC section: Removed ADC supply requirements from Table 30: ADC pins. Updated Section 12.4: Calibration
		SDAC section: Updated Section 13.6.3: SDADC control register 2 (SDADC_CR2) JCONT bit description. Updated Section 13.6.6: SDADC injected channel group selection register (SDADC_JCHGR) JCHG 8:0] bit description
		COMP section: Updated Section 15.3.3: COMP reset and clocks Updated the COMP1MODE[1:0] description in Section 15.5.1: COMP control and status register (COMP_CSR).
		Timer sections: Updated Table 45: TIMx internal trigger connection Updated Figure 114: Capture/compare channel 1 main circuit.



Table 141. Document revision history (continued)

Date	Revision	Changes
		_
	Revision	Watchdog sections: Updated Section 21.3.1: IWDG block diagram, Section 21.3.6: Debug mode. Updated Section 22.3: WWDG functional description, Section 22.3.3: Controlling the down-counter. Added Section 22.4: WWDG interrupts. Updated Section 22.5.2: WWDG configuration register (WWDG_CFR), Section 22.5.1: WWDG control register (WWDG_CR), Section 22.5.3: WWDG status register (WWDG_SR). Updated Figure 164: Watchdog block diagram. RTC section: Updated the Section 23.3.8: Reading the calendar (RTCCLK periods) and Section 23.3.16: Alarm output. Updated Section 23.5: RTC interrupts. (RTC_DR), (RTC_WPR), (RTC_SUBSTER) (RTC_DR), (RTC_WPR), (RTC_SUBSTER) (RTC_DR), (RTC_WPR), (RTC_SUBSTER) (RTC_DR), (RTC_WPR),
		(RTC_SHIFTR), (RTC_TSDR), (RTC_TSSSR), Updated Section 23.6.1: RTC time register (RTC_TR) and Section 23.6.4: RTC initialization and status register (RTC_ISR) Updated the Section Table 66:: RTC register map and reset values
13-Sep-2023	7 (continued)	I2C section: Added Table 68: I2C input/output pins and Table 69: I2C internal input/output signals Updated the Figure 179: Transfer bus diagrams for I2C slave receiver
		(mandatory events only) Updated Section 24.3: I2C implementation.
		Updated the Section 24.4.1: I2C block diagram, Section 24.4.7: Data transfer (Hardware transfer management)
		Updated the Section 24.7.1: I2C control register 1 (I2C_CR1), Section 24.7.2: I2C control register 2 (I2C_CR2), Section 24.7.3: I2C own address 1 register (I2C_OAR1), Section 24.7.6: I2C timeout register (I2C_TIMEOUTR), Section 24.7.7: I2C interrupt and status register (I2C_ISR), Section 24.7.8: I2C interrupt clear register (I2C_ICR) and Section 24.7.9: I2C PEC register (I2C_PECR)
		Updated Figure 176: Transfer bus diagrams for I2C slave transmitter (mandatory events only), Figure 179: Transfer bus diagrams for I2C slave receiver (mandatory events only), Figure 186: Transfer bus diagrams for I2C master transmitter (mandatory events only), and Figure 186: Transfer bus diagrams for I2C master transmitter (mandatory events only).
		Updated Table 74: Examples of timing settings for fl2CCLK = 8 MHz, Table 75: Examples of timing settings for fl2CCLK = 16 MHz, and Table 76: Examples of timing settings for fl2CCLK = 48 MHz
		Updated Figure 173: Slave initialization flow

Table 141. Document revision history (continued)

	Table 141. Document revision history (continued)	
Date	Revision	Changes
		USART/UART section:
		USART_TDR reset value changed from undefined to 0x0000 0000
		Changed title into <i>Universal synchronous/asynchronous receiver transmitter (USART/UART)</i> .
		Updated <i>Figure 217: Reception using DMA</i> : changed USART_TDR into USART_RDR. Updated USART and LPUART block diagrams.
		Updated Section 25.8: USART registers and Section: to indicate that USART and LPUART registers are accessed by words.
		Updated the Section 25.5.4: USART baud rate generation (example 1)
		Replaced USART_CR3 by USART_RQR register in Section 25.8.8: USART interrupt and status register (USART_ISR).
		Added ABRE bit in ABRRQ bit definition of Section 25.8.7: USART request register (USART_RQR)
		Updated Section 25: Universal synchronous/asynchronous receiver transmitter (USART/UART) (kHz, baud, kbaud).
		Updated description of RTS signal behavior and USART_CR3.RTSE bit in Section 25.8.3: USART control register 3 (USART_CR3).
		Updated description of CRTS signal behavior and USART_CR3.CTSE bit in Section 25.8.3: USART control register 3 (USART_CR3).
		Updated ORE and FE bit descriptions in USART_ISR and LPUART_ISR.
		SPI/I2S section:
13-Sep-2023	7 (continued)	Updated Section 26.5.9: Data transmission and reception procedures 'Communication using DMA (direct memory addressing)' paragraph. Table 98: SPI/I2S register map and reset values split into 2 tables:
		Table 96. SP1/125 register map and reset values split little 2 tables.
		TSC section:
		Updated Section 27.3.4: Charge transfer acquisition sequence.
		Updated Section 27.3.5: Spread spectrum feature.
		Updated Section 27.3.9: I/O hysteresis and analog switch control.
		Updated address offset range syntax in Section 27.6.10: TSC I/O group x counter register (TSC_IOGxCR).
		USB section:
		Updated Section 29.6: USB and USB SRAM registers.
		Updated Section 29.6.2: Buffer descriptor table.
		Updated Section 29.5.5: Suspend/Resume events.
		Updated Table 110: Bulk double-buffering memory buffers usage
		Debug section:
		Removed a note in the Section 31.4.2: Flexible SWJ-DP pin assignment
		Important security notice in Section 33: Important security notice
		Minor terminology changes applied to the whole document.



RM0313 Rev 7 909/913

Index RM0313

Index

A	CRC_DR75
ADC CR1217	CRC_IDR75
–	CRC_INIT
ADC_CR2	CRC_POL77
ADC_DR	_
ADC_HTR223	В
ADC_JDRx	D
ADC_JOFRx222	DAC_CR
ADC_JSQR227	DAC DHR12L1
ADC_LTR223	DAC DHR12L2
ADC_SMPR1	DAC DHR12LD
ADC SMPR2222	DAC DHR12R1
ADC_SQR1224	DAC DHR12R2
ADC_SQR2225	DAC_DHR12RD
ADC_SQR3	—
ADC_SR	DAC_DHR8R1287
ABO_0R210	DAC_DHR8R2
	DAC_DHR8RD
C	DAC_DOR1
CAN BTR797	DAC_DOR2
CAN ESR796	DAC_SR290
CAN FA1R805	DAC_SWTRIGR
–	DBGMCU_APB1_FZ
CAN_FFA1R804	DBGMCU_APB2_FZ 885
CAN_FiRx806	DBGMCU_CR
CAN_FM1R803	DBGMCU IDCODE868
CAN_FMR803	DMA_CCRx
CAN_FS1R804	DMA_CMARx189
CAN_IER794	DMA_CNDTRx
CAN_MCR787	DMA_CPARx
CAN_MSR789	DMA IFCR
CAN_RDHxR802	DMA ISR
CAN_RDLxR802	DIVIA_101\(\tau_101\)101
CAN_RDTxR801	
CAN_RF0R793	E
CAN RF1R793	EXTI_EMR
CAN RIXR801	EXTI_FTSR
CAN TDHxR800	
CAN_TDLxR	EXTI_IMR
CAN TDTxR	EXTI_PR
CAN TIXR	EXTI_RTSR
CAN_TSR790	EXTI_SWIER
CEC_CFGR	
	F
CEC_CR853	
CEC_IER858	FLASH_ACR
CEC_ISR856	FLASH_CR64
CEC_RXDR856	FLASH_KEYR62
CEC_TXDR856	FLASH_OPTKEYR63
COMP_CSR	FLASH_SR63
CRC_CR76	

RM0313 Index

G	RTC_ALRMAR	543
	RTC_ALRMASSR	
GPIOx_AFRI	RTC_ALRMBR	544
GPIOx_AFRL	RTC_ALRMBSSR	555
GPIOx_BRR	RTC_BKPxR	556
GPIOx_BSRR	RTC_CALR5	550
GPIOx_IDR	RTC_CR	535
GPIOx_LCKR	RTC_DR	533
GPIOx_MODER	RTC_ISR	538
GPIOx_ODR	RTC_PRER	541
GPIOx_OSPEEDR	RTC_SHIFTR	546
GPIOx_OTYPER	RTC_SSR	
GPIOx_PUPDR154	RTC_TAFCR	
	RTC_TR5	
1	RTC_TSDR	
I2C CR1610	RTC_TSSSR	
I2C CR2	RTC_TSTR	
I2C ICR	RTC_WPR	
-	RTC_WUTR	
I2C_ISR	·	
I2C_OAR1	C	
I2C_OAR2	S	
I2C_PECR	SDADC_CLRISR	255
I2C_RXDR	SDADC_CONFOR	257
I2C_TIMEOUTR	SDADC_CONF1R	258
I2C_TIMINGR	SDADC_CONF2R	259
I2C_TXDR	SDADC_CONFCHR12	
IWDG_KR503	SDADC_CONFCHR22	
IWDG_PR504	SDADC_CR1	247
IWDG_RLR505	SDADC_CR2	250
IWDG_SR	SDADC_ISR	253
IWDG_WINR507	SDADC_JCHGR2	256
	SDADC_JDATA12R	263
P	SDADC_JDATA13R	
PWR_CR95	SDADC_JDATAR	
PWR_CSR97	SDADC RDATA13R	266
1 WIX_00IX91	SDADC RDATAR	262
_	SPIx CR1	738
R	SPIx_CR2	740
RCC AHBENR125	SPIx_CRCPR	744
RCC AHBRSTR136	SPIx_DR	744
RCC_APB1ENR	SPIx_I2SCFGR	
RCC_APB1RSTR123	SPIx_I2SPR	
RCC_APB2ENR127	SPIx_RXCRCR	
RCC_APB2RSTR121	SPIx_SR	
RCC_BDCR	SPIx_TXCRCR	
RCC_CFGR115	SYSCFG_EXTICR11	
RCC_CFGR2	SYSCFG EXTICR2	
RCC_CFGR3	SYSCFG EXTICR3	
RCC_CIR119	SYSCFG EXTICR4	
RCC CR113	SYSCFG MEMRMP	
RCC_CSR	_	

Index RM0313

T	U
TIM14 OR412	USART BRR 679
TIM15 ARR459	USART CR1
TIM15 BDTR461	USART_CR2
TIM15_CCER	USART CR3 675
TIM15_CCMR1	USART GTPR679
TIM15_CCR1460	USART ICR
TIM15_CCR2461	USART ISR
TIM15_CNT459	USART RDR
TIM15 CR1445	USART RQR
TIM15_CR2446	USART_RTOR680
TIM15 DCR463	USART TDR
TIM15 DIER450	USB ADDRn RX
TIM15 DMAR	USB ADDRn TX
TIM15 EGR452	USB BTABLE
TIM15 PSC	USB_CNTR
TIM15 RCR	USB COUNTn RX
TIM15_SMCR448	USB_COUNTn_TX
TIM15 SR451	USB DADDR
TIM2 OR412	USB EPnR
TIMx_ARR	USB FNR
TIMX_BDTR481	USB ISTR
TIMx_CCER	OOD_1011(
TIMx_CCMR1	
TIMX_CCMR2356	W
TIMx_CCR1	WWDG_CFR513
TIMx_CCR2360, 400	WWDG_CR
TIMx_CCR3	WWDG_SR
TIMX_CCR4	
TIMX_COT4	
TIMx_CR1 359, 399, 410, 479, 497 TIMx_CR1 344, 389, 403, 412, 467, 495	
TIMX_CR1 344, 369, 403, 412, 407, 493	
–	
TIMx_DCR	
TIMx_DIER	
TIMX_EGR	
TIMX_EGR	
TIMX_PSC	
-	
TIMx_SMCR	
TIMx_SR 350, 392, 404, 471, 497	
TSC_CR	
TSC_ICR	
TSC_IER	
TSC_IOASCR	
TSC_IOCCR	
TSC_IOGCSR	
TSC_IOGxCR	
TSC_IOHCR	
TSC_IOSCR	
TSC_ISR762	

IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved



RM0313 Rev 7 913/913